Analysis & Synthesis report for C5G
Sun Nov 29 13:05:44 2015
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state
 11. State Machine - |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state
 12. State Machine - |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state
 13. State Machine - |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state
 14. State Machine - |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state
 15. Registers Protected by Synthesis
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram
 24. Source assignments for RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram
 25. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component
 26. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated
 27. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p
 28. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p
 29. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram
 30. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_h9l:rs_dgwp
 31. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12
 32. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_i9l:ws_dgrp
 33. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15
 34. Source assignments for MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst
 35. Source assignments for MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst
 36. Source assignments for MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync
 37. Source assignments for MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync
 38. Source assignments for MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst
 39. Source assignments for MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync
 40. Source assignments for MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5
 41. Source assignments for MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if
 42. Source assignments for MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr
 43. Source assignments for MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch
 44. Source assignments for MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst
 45. Source assignments for MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset
 46. Source assignments for MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown
 47. Source assignments for MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy
 48. Source assignments for MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset
 49. Source assignments for MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready
 50. Source assignments for MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_ee12:auto_generated
 51. Parameter Settings for User Entity Instance: RS232:r0|RS232_rs232_0:rs232_0
 52. Parameter Settings for User Entity Instance: RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer
 53. Parameter Settings for User Entity Instance: RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters
 54. Parameter Settings for User Entity Instance: RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO
 55. Parameter Settings for User Entity Instance: RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO
 56. Parameter Settings for User Entity Instance: RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer
 57. Parameter Settings for User Entity Instance: RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters
 58. Parameter Settings for User Entity Instance: RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO
 59. Parameter Settings for User Entity Instance: RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO
 60. Parameter Settings for User Entity Instance: NCO:u0|NCO_nco_ii_0:nco_ii_0
 61. Parameter Settings for User Entity Instance: CICU:cic_0|CICU_cic_ii_0:cic_ii_0
 62. Parameter Settings for User Entity Instance: FIFO:FIFO_inst|dcfifo:dcfifo_component
 63. Parameter Settings for User Entity Instance: MODULATOR:m_0|DSM:dsm_0
 64. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst
 65. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls
 66. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst
 67. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst
 68. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst
 69. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst
 70. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma
 71. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma
 72. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst
 73. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs
 74. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch
 75. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface
 76. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs
 77. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface
 78. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm
 79. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst
 80. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst
 81. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst
 82. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst
 83. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst
 84. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync
 85. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter
 86. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset
 87. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av
 88. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync
 89. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst
 90. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst
 91. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog
 92. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv
 93. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif
 94. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync
 95. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl
 96. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm
 97. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif
 98. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq
 99. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_arbiter_acq:mutex_inst
100. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_direct:direct.sc_direct
101. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_direct:direct.sc_direct|alt_arbiter_acq:mutex_inst
102. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_cal_seq:cal_seq
103. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic
104. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5
105. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if
106. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr
107. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch
108. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr
109. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux
110. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb
111. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[1].pif_arb
112. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_reconfig_bundle_to_basic:bundle
113. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst
114. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset
115. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown
116. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy
117. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset
118. Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready
119. Parameter Settings for Inferred Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0
120. scfifo Parameter Settings by Entity Instance
121. dcfifo Parameter Settings by Entity Instance
122. altsyncram Parameter Settings by Entity Instance
123. Port Connectivity Checks: "MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0"
124. Port Connectivity Checks: "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0"
125. Port Connectivity Checks: "MODULATOR:m_0|tx:tx_0"
126. Port Connectivity Checks: "FIFO:FIFO_inst"
127. Port Connectivity Checks: "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core"
128. Port Connectivity Checks: "CICU:cic_0|CICU_cic_ii_0:cic_ii_0"
129. Port Connectivity Checks: "CICU:cic_0"
130. Port Connectivity Checks: "NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_sel:rot"
131. Port Connectivity Checks: "NCO:u0"
132. Port Connectivity Checks: "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters"
133. Port Connectivity Checks: "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"
134. Port Connectivity Checks: "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer"
135. Port Connectivity Checks: "RS232:r0"
136. Post-Synthesis Netlist Statistics for Top Partition
137. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
138. Elapsed Time Per Partition
139. Analysis & Synthesis Messages
140. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 29 13:05:43 2015       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; C5G                                         ;
; Top-level Entity Name           ; C5G                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5067                                        ;
; Total pins                      ; 32                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 285,024                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 1                                           ;
; Total HSSI PMA TX Serializers   ; 1                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; C5G                ; C5G                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                            ; Library     ;
+------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; FIFO.vhd                                                                                 ; yes             ; User Wizard-Generated File                            ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd                                                                                 ;             ;
; CICU/synthesis/CICU.vhd                                                                  ; yes             ; User VHDL File                                        ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.vhd                                                                  ; CICU        ;
; CICU/synthesis/submodules/auk_dspip_math_pkg.vhd                                         ; yes             ; User VHDL File                                        ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_math_pkg.vhd                                         ; CICU        ;
; CICU/synthesis/submodules/auk_dspip_lib_pkg.vhd                                          ; yes             ; User VHDL File                                        ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_lib_pkg.vhd                                          ; CICU        ;
; CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd                      ; yes             ; Encrypted User VHDL File                              ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd                      ; CICU        ;
; CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd                      ; yes             ; Encrypted User VHDL File                              ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd                      ; CICU        ;
; CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd                            ; yes             ; Encrypted User VHDL File                              ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd                            ; CICU        ;
; CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd                          ; yes             ; Encrypted User VHDL File                              ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd                          ; CICU        ;
; CICU/synthesis/submodules/auk_dspip_delay.vhd                                            ; yes             ; User VHDL File                                        ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_delay.vhd                                            ; CICU        ;
; CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv                                      ; yes             ; Encrypted User SystemVerilog HDL File                 ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv                                      ; CICU        ;
; CICU/synthesis/submodules/auk_dspip_differentiator.vhd                                   ; yes             ; Encrypted User VHDL File                              ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd                                   ; CICU        ;
; CICU/synthesis/submodules/auk_dspip_integrator.vhd                                       ; yes             ; Encrypted User VHDL File                              ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd                                       ; CICU        ;
; CICU/synthesis/submodules/auk_dspip_upsample.vhd                                         ; yes             ; Encrypted User VHDL File                              ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd                                         ; CICU        ;
; CICU/synthesis/submodules/counter_module.sv                                              ; yes             ; Encrypted User SystemVerilog HDL File                 ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/counter_module.sv                                              ; CICU        ;
; CICU/synthesis/submodules/alt_cic_int_siso.sv                                            ; yes             ; Encrypted User SystemVerilog HDL File                 ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv                                            ; CICU        ;
; CICU/synthesis/submodules/alt_cic_core.sv                                                ; yes             ; Encrypted User SystemVerilog HDL File                 ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv                                                ; CICU        ;
; CICU/synthesis/submodules/CICU_cic_ii_0.sv                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv                                               ; CICU        ;
; NCO/synthesis/NCO.vhd                                                                    ; yes             ; User VHDL File                                        ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/NCO.vhd                                                                    ; NCO         ;
; NCO/synthesis/submodules/NCO_nco_ii_0_sin.hex                                            ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0_sin.hex                                            ; NCO         ;
; NCO/synthesis/submodules/NCO_nco_ii_0_cos.hex                                            ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0_cos.hex                                            ; NCO         ;
; NCO/synthesis/submodules/NCO_nco_ii_0.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v                                                  ; NCO         ;
; NCO/synthesis/submodules/sid_2c_1p.v                                                     ; yes             ; Encrypted User Verilog HDL File                       ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/sid_2c_1p.v                                                     ; NCO         ;
; NCO/synthesis/submodules/asj_nco_mob_rw.v                                                ; yes             ; Encrypted User Verilog HDL File                       ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_mob_rw.v                                                ; NCO         ;
; NCO/synthesis/submodules/asj_gar.v                                                       ; yes             ; Encrypted User Verilog HDL File                       ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_gar.v                                                       ; NCO         ;
; NCO/synthesis/submodules/asj_nco_isdr.v                                                  ; yes             ; Encrypted User Verilog HDL File                       ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v                                                  ; NCO         ;
; NCO/synthesis/submodules/asj_nco_apr_dxx.v                                               ; yes             ; Encrypted User Verilog HDL File                       ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_apr_dxx.v                                               ; NCO         ;
; NCO/synthesis/submodules/segment_arr_tdl.v                                               ; yes             ; Encrypted User Verilog HDL File                       ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_arr_tdl.v                                               ; NCO         ;
; NCO/synthesis/submodules/segment_sel.v                                                   ; yes             ; Encrypted User Verilog HDL File                       ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_sel.v                                                   ; NCO         ;
; NCO/synthesis/submodules/asj_dxx_g.v                                                     ; yes             ; Encrypted User Verilog HDL File                       ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx_g.v                                                     ; NCO         ;
; NCO/synthesis/submodules/asj_dxx.v                                                       ; yes             ; Encrypted User Verilog HDL File                       ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx.v                                                       ; NCO         ;
; NCO/synthesis/submodules/asj_xnqg.v                                                      ; yes             ; Encrypted User Verilog HDL File                       ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_xnqg.v                                                      ; NCO         ;
; NCO/synthesis/submodules/asj_nco_as_m_cen.v                                              ; yes             ; Encrypted User Verilog HDL File                       ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v                                              ; NCO         ;
; NCO/synthesis/submodules/asj_altqmcpipe.v                                                ; yes             ; Encrypted User Verilog HDL File                       ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v                                                ; NCO         ;
; RS232/synthesis/RS232.vhd                                                                ; yes             ; User VHDL File                                        ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/RS232.vhd                                                                ; RS232       ;
; RS232/synthesis/submodules/altera_up_rs232_counters.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_counters.v                                    ; RS232       ;
; RS232/synthesis/submodules/altera_up_rs232_in_deserializer.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_in_deserializer.v                             ; RS232       ;
; RS232/synthesis/submodules/altera_up_rs232_out_serializer.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_out_serializer.v                              ; RS232       ;
; RS232/synthesis/submodules/altera_up_sync_fifo.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_sync_fifo.v                                         ; RS232       ;
; RS232/synthesis/submodules/RS232_rs232_0.v                                               ; yes             ; User Verilog HDL File                                 ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/RS232_rs232_0.v                                               ; RS232       ;
; tx_reset.vhd                                                                             ; yes             ; User Wizard-Generated File                            ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset.vhd                                                                             ; tx_reset    ;
; tx_reconfig.vhd                                                                          ; yes             ; User Wizard-Generated File                            ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig.vhd                                                                          ; tx_reconfig ;
; tx_native.vhd                                                                            ; yes             ; User Wizard-Generated File                            ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native.vhd                                                                            ; tx_native   ;
; tx.vhd                                                                                   ; yes             ; User VHDL File                                        ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx.vhd                                                                                   ;             ;
; MODULATOR.vhd                                                                            ; yes             ; User VHDL File                                        ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd                                                                            ;             ;
; FSHIFT.vhd                                                                               ; yes             ; User VHDL File                                        ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FSHIFT.vhd                                                                               ;             ;
; DSM.vhd                                                                                  ; yes             ; User VHDL File                                        ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/DSM.vhd                                                                                  ;             ;
; tx_native/altera_xcvr_functions.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_functions.sv                                                       ; tx_native   ;
; tx_native/sv_reconfig_bundle_merger.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/sv_reconfig_bundle_merger.sv                                                   ; tx_native   ;
; tx_native/av_xcvr_h.sv                                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_h.sv                                                                   ; tx_native   ;
; tx_native/av_xcvr_avmm_csr.sv                                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_avmm_csr.sv                                                            ; tx_native   ;
; tx_native/av_tx_pma_ch.sv                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_tx_pma_ch.sv                                                                ; tx_native   ;
; tx_native/av_tx_pma.sv                                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_tx_pma.sv                                                                   ; tx_native   ;
; tx_native/av_pma.sv                                                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pma.sv                                                                      ; tx_native   ;
; tx_native/av_pcs_ch.sv                                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs_ch.sv                                                                   ; tx_native   ;
; tx_native/av_pcs.sv                                                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs.sv                                                                      ; tx_native   ;
; tx_native/av_xcvr_avmm.sv                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_avmm.sv                                                                ; tx_native   ;
; tx_native/av_xcvr_native.sv                                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_native.sv                                                              ; tx_native   ;
; tx_native/av_xcvr_plls.sv                                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_plls.sv                                                                ; tx_native   ;
; tx_native/av_reconfig_bundle_to_xcvr.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_reconfig_bundle_to_xcvr.sv                                                  ; tx_native   ;
; tx_native/av_hssi_8g_tx_pcs_rbc.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_8g_tx_pcs_rbc.sv                                                       ; tx_native   ;
; tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv                                            ; tx_native   ;
; tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv                                            ; tx_native   ;
; tx_native/alt_xcvr_resync.sv                                                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_resync.sv                                                             ; tx_native   ;
; tx_native/altera_xcvr_native_av_functions_h.sv                                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_native_av_functions_h.sv                                           ; tx_native   ;
; tx_native/altera_xcvr_native_av.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_native_av.sv                                                       ; tx_native   ;
; tx_native/altera_xcvr_data_adapter_av.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_data_adapter_av.sv                                                 ; tx_native   ;
; tx_reset/altera_xcvr_functions.sv                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_functions.sv                                                        ; tx_reset    ;
; tx_reset/alt_xcvr_resync.sv                                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/alt_xcvr_resync.sv                                                              ; tx_reset    ;
; tx_reset/altera_xcvr_reset_control.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv                                                    ; tx_reset    ;
; tx_reset/alt_xcvr_reset_counter.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/alt_xcvr_reset_counter.sv                                                       ; tx_reset    ;
; tx_reconfig/altera_xcvr_functions.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_xcvr_functions.sv                                                     ; tx_reconfig ;
; tx_reconfig/av_xcvr_h.sv                                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_h.sv                                                                 ; tx_reconfig ;
; tx_reconfig/alt_xcvr_resync.sv                                                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_resync.sv                                                           ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig_h.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_h.sv                                                       ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig.sv                                                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv                                                         ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig_cal_seq.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cal_seq.sv                                                 ; tx_reconfig ;
; tx_reconfig/alt_xreconf_cif.sv                                                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_cif.sv                                                           ; tx_reconfig ;
; tx_reconfig/alt_xreconf_uif.sv                                                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_uif.sv                                                           ; tx_reconfig ;
; tx_reconfig/alt_xreconf_basic_acq.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_basic_acq.sv                                                     ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig_analog.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog.sv                                                  ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig_analog_av.sv                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog_av.sv                                               ; tx_reconfig ;
; tx_reconfig/alt_xreconf_analog_datactrl_av.sv                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_analog_datactrl_av.sv                                            ; tx_reconfig ;
; tx_reconfig/alt_xreconf_analog_rmw_av.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_analog_rmw_av.sv                                                 ; tx_reconfig ;
; tx_reconfig/alt_xreconf_analog_ctrlsm.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_analog_ctrlsm.sv                                                 ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv                                     ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv                                  ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig_direct.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_direct.sv                                                  ; tx_reconfig ;
; tx_reconfig/alt_arbiter_acq.sv                                                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_arbiter_acq.sv                                                           ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig_basic.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_basic.sv                                                   ; tx_reconfig ;
; tx_reconfig/av_xrbasic_l2p_addr.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_addr.sv                                                       ; tx_reconfig ;
; tx_reconfig/av_xrbasic_l2p_rom.sv                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_rom.sv                                                        ; tx_reconfig ;
; tx_reconfig/av_xrbasic_lif_csr.sv                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif_csr.sv                                                        ; tx_reconfig ;
; tx_reconfig/av_xrbasic_lif.sv                                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif.sv                                                            ; tx_reconfig ;
; tx_reconfig/av_xcvr_reconfig_basic.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_basic.sv                                                    ; tx_reconfig ;
; tx_reconfig/alt_xcvr_arbiter.sv                                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_arbiter.sv                                                          ; tx_reconfig ;
; tx_reconfig/altera_wait_generate.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_wait_generate.v                                                       ; tx_reconfig ;
; tx_reconfig/alt_xcvr_csr_selector.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv                                                     ; tx_reconfig ;
; tx_reconfig/av_reconfig_bundle_to_basic.sv                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_reconfig_bundle_to_basic.sv                                               ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; tx_reconfig ;
; C5G.vhd                                                                                  ; yes             ; User VHDL File                                        ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd                                                                                  ;             ;
; scfifo.tdf                                                                               ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf                                                                          ;             ;
; a_regfifo.inc                                                                            ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                       ;             ;
; a_dpfifo.inc                                                                             ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                        ;             ;
; a_i2fifo.inc                                                                             ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                        ;             ;
; a_fffifo.inc                                                                             ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                        ;             ;
; a_f2fifo.inc                                                                             ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                        ;             ;
; aglobal151.inc                                                                           ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                      ;             ;
; db/scfifo_q9a1.tdf                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_q9a1.tdf                                                                       ;             ;
; db/a_dpfifo_d1a1.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf                                                                     ;             ;
; db/altsyncram_t0i1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_t0i1.tdf                                                                   ;             ;
; db/cmpr_6l8.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cmpr_6l8.tdf                                                                          ;             ;
; db/cntr_h2b.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_h2b.tdf                                                                          ;             ;
; db/cntr_u27.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_u27.tdf                                                                          ;             ;
; db/cntr_i2b.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_i2b.tdf                                                                          ;             ;
; lpm_add_sub.tdf                                                                          ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                     ;             ;
; addcore.inc                                                                              ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/addcore.inc                                                                         ;             ;
; look_add.inc                                                                             ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/look_add.inc                                                                        ;             ;
; bypassff.inc                                                                             ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                                                                        ;             ;
; altshift.inc                                                                             ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                                                                        ;             ;
; alt_stratix_add_sub.inc                                                                  ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                             ;             ;
; db/add_sub_hth.tdf                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/add_sub_hth.tdf                                                                       ;             ;
; altsyncram.tdf                                                                           ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                      ;             ;
; stratix_ram_block.inc                                                                    ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                               ;             ;
; lpm_mux.inc                                                                              ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                         ;             ;
; lpm_decode.inc                                                                           ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                      ;             ;
; a_rdenreg.inc                                                                            ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                       ;             ;
; altrom.inc                                                                               ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                                          ;             ;
; altram.inc                                                                               ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                                          ;             ;
; altdpram.inc                                                                             ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                                        ;             ;
; db/altsyncram_7vf1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_7vf1.tdf                                                                   ;             ;
; db/altsyncram_2vf1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_2vf1.tdf                                                                   ;             ;
; lpm_counter.tdf                                                                          ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                     ;             ;
; lpm_constant.inc                                                                         ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                    ;             ;
; lpm_add_sub.inc                                                                          ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                     ;             ;
; cmpconst.inc                                                                             ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cmpconst.inc                                                                        ;             ;
; lpm_compare.inc                                                                          ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                     ;             ;
; lpm_counter.inc                                                                          ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                     ;             ;
; dffeea.inc                                                                               ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/dffeea.inc                                                                          ;             ;
; alt_counter_stratix.inc                                                                  ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                             ;             ;
; db/cntr_ski.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_ski.tdf                                                                          ;             ;
; db/scfifo_old1.tdf                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf                                                                       ;             ;
; db/a_dpfifo_9r51.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf                                                                     ;             ;
; db/altsyncram_ldn1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ldn1.tdf                                                                   ;             ;
; db/cmpr_2l8.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cmpr_2l8.tdf                                                                          ;             ;
; db/cntr_d2b.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_d2b.tdf                                                                          ;             ;
; db/cntr_q27.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_q27.tdf                                                                          ;             ;
; db/cntr_e2b.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_e2b.tdf                                                                          ;             ;
; db/scfifo_fnd1.tdf                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_fnd1.tdf                                                                       ;             ;
; db/a_dpfifo_r061.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_r061.tdf                                                                     ;             ;
; db/altsyncram_7hn1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_7hn1.tdf                                                                   ;             ;
; db/cmpr_3l8.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cmpr_3l8.tdf                                                                          ;             ;
; db/cntr_r27.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_r27.tdf                                                                          ;             ;
; db/cntr_f2b.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_f2b.tdf                                                                          ;             ;
; dcfifo.tdf                                                                               ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                          ;             ;
; a_graycounter.inc                                                                        ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                   ;             ;
; a_fefifo.inc                                                                             ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                        ;             ;
; a_gray2bin.inc                                                                           ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                      ;             ;
; dffpipe.inc                                                                              ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/dffpipe.inc                                                                         ;             ;
; alt_sync_fifo.inc                                                                        ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                   ;             ;
; altsyncram_fifo.inc                                                                      ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                 ;             ;
; db/dcfifo_khl1.tdf                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf                                                                       ;             ;
; db/a_graycounter_dg6.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_graycounter_dg6.tdf                                                                 ;             ;
; db/a_graycounter_9ub.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_graycounter_9ub.tdf                                                                 ;             ;
; db/altsyncram_kfa1.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf                                                                   ;             ;
; db/alt_synch_pipe_h9l.tdf                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/alt_synch_pipe_h9l.tdf                                                                ;             ;
; db/dffpipe_2v8.tdf                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dffpipe_2v8.tdf                                                                       ;             ;
; db/alt_synch_pipe_i9l.tdf                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/alt_synch_pipe_i9l.tdf                                                                ;             ;
; db/dffpipe_3v8.tdf                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dffpipe_3v8.tdf                                                                       ;             ;
; db/cmpr_1v5.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cmpr_1v5.tdf                                                                          ;             ;
; alt_cal_av.v                                                                             ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v                                                                        ;             ;
; pzdyqx.vhd                                                                               ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/15.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                          ;             ;
; sld_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                         ; altera_sld  ;
; db/ip/sldd5822a23/alt_sld_fab.v                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/alt_sld_fab.v                                                          ; alt_sld_fab ;
; db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v                                   ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v                                   ; alt_sld_fab ;
; db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv                            ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv                            ; alt_sld_fab ;
; db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                         ; alt_sld_fab ;
; db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                       ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                       ; alt_sld_fab ;
; db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                         ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                         ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                    ;             ;
; sld_rom_sr.vhd                                                                           ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                      ;             ;
; db/altsyncram_ee12.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ee12.tdf                                                                   ;             ;
; db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif                                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif                                           ;             ;
+------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 2739              ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 4107              ;
;     -- 7 input functions                    ; 21                ;
;     -- 6 input functions                    ; 260               ;
;     -- 5 input functions                    ; 214               ;
;     -- 4 input functions                    ; 248               ;
;     -- <=3 input functions                  ; 3364              ;
;                                             ;                   ;
; Dedicated logic registers                   ; 5067              ;
;                                             ;                   ;
; I/O pins                                    ; 32                ;
; Total MLAB memory bits                      ; 0                 ;
; Total block memory bits                     ; 285024            ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;                                             ;                   ;
; Total PLLs                                  ; 1                 ;
;     -- Channel PLLs                         ; 1                 ;
;                                             ;                   ;
; HSSI TX PCSs                                ; 1                 ;
; HSSI PMA TX Serializers                     ; 1                 ;
; Maximum fan-out node                        ; CLOCK_125_p~input ;
; Maximum fan-out                             ; 4529              ;
; Total fan-out                               ; 34722             ;
; Average fan-out                             ; 3.71              ;
+---------------------------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |C5G                                                                                                                                    ; 4107 (13)         ; 5067 (29)    ; 285024            ; 0          ; 32   ; 0            ; |C5G                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |CICU:cic_0|                                                                                                                         ; 2783 (0)          ; 4040 (0)     ; 352               ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0                                                                                                                                                                                                                                                                                                                                 ; cicu         ;
;       |CICU_cic_ii_0:cic_ii_0|                                                                                                          ; 2783 (18)         ; 4040 (0)     ; 352               ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0                                                                                                                                                                                                                                                                                                          ; CICU         ;
;          |alt_cic_core:core|                                                                                                            ; 2765 (0)          ; 4040 (0)     ; 352               ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                                                                                                        ; CICU         ;
;             |alt_cic_int_siso:int_one|                                                                                                  ; 2677 (7)          ; 3984 (3)     ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one                                                                                                                                                                                                                                                               ; CICU         ;
;                |auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|                                                                     ; 10 (10)           ; 18 (10)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff                                                                                                                                                                                                            ; cicu         ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                                                 ; cicu         ;
;                |auk_dspip_differentiator:COMB_LOOP[10].auk_dsp_diff|                                                                    ; 120 (119)         ; 239 (120)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[10].auk_dsp_diff                                                                                                                                                                                                           ; cicu         ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 1 (1)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[10].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                                                ; cicu         ;
;                |auk_dspip_differentiator:COMB_LOOP[11].auk_dsp_diff|                                                                    ; 120 (119)         ; 239 (120)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[11].auk_dsp_diff                                                                                                                                                                                                           ; cicu         ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 1 (1)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[11].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                                                ; cicu         ;
;                |auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|                                                                     ; 11 (10)           ; 129 (120)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff                                                                                                                                                                                                            ; cicu         ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 1 (1)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                                                 ; cicu         ;
;                |auk_dspip_differentiator:COMB_LOOP[2].auk_dsp_diff|                                                                     ; 120 (119)         ; 239 (120)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[2].auk_dsp_diff                                                                                                                                                                                                            ; cicu         ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 1 (1)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                                                 ; cicu         ;
;                |auk_dspip_differentiator:COMB_LOOP[3].auk_dsp_diff|                                                                     ; 120 (119)         ; 239 (120)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[3].auk_dsp_diff                                                                                                                                                                                                            ; cicu         ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 1 (1)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                                                 ; cicu         ;
;                |auk_dspip_differentiator:COMB_LOOP[4].auk_dsp_diff|                                                                     ; 120 (119)         ; 239 (120)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[4].auk_dsp_diff                                                                                                                                                                                                            ; cicu         ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 1 (1)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                                                 ; cicu         ;
;                |auk_dspip_differentiator:COMB_LOOP[5].auk_dsp_diff|                                                                     ; 120 (119)         ; 239 (120)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[5].auk_dsp_diff                                                                                                                                                                                                            ; cicu         ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 1 (1)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                                                 ; cicu         ;
;                |auk_dspip_differentiator:COMB_LOOP[6].auk_dsp_diff|                                                                     ; 120 (120)         ; 239 (120)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[6].auk_dsp_diff                                                                                                                                                                                                            ; cicu         ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[6].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                                                 ; cicu         ;
;                |auk_dspip_differentiator:COMB_LOOP[7].auk_dsp_diff|                                                                     ; 120 (120)         ; 239 (120)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[7].auk_dsp_diff                                                                                                                                                                                                            ; cicu         ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[7].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                                                 ; cicu         ;
;                |auk_dspip_differentiator:COMB_LOOP[8].auk_dsp_diff|                                                                     ; 120 (119)         ; 239 (120)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[8].auk_dsp_diff                                                                                                                                                                                                            ; cicu         ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 1 (1)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[8].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                                                 ; cicu         ;
;                |auk_dspip_differentiator:COMB_LOOP[9].auk_dsp_diff|                                                                     ; 120 (120)         ; 239 (120)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[9].auk_dsp_diff                                                                                                                                                                                                            ; cicu         ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[9].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                                                 ; cicu         ;
;                |auk_dspip_integrator:integrator_loop[0].auK_integrator|                                                                 ; 119 (119)         ; 119 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[0].auK_integrator                                                                                                                                                                                                        ; cicu         ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[0].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                              ; cicu         ;
;                |auk_dspip_integrator:integrator_loop[10].auK_integrator|                                                                ; 119 (119)         ; 119 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[10].auK_integrator                                                                                                                                                                                                       ; cicu         ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[10].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                             ; cicu         ;
;                |auk_dspip_integrator:integrator_loop[11].auK_integrator|                                                                ; 119 (119)         ; 119 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[11].auK_integrator                                                                                                                                                                                                       ; cicu         ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[11].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                             ; cicu         ;
;                |auk_dspip_integrator:integrator_loop[1].auK_integrator|                                                                 ; 119 (119)         ; 119 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[1].auK_integrator                                                                                                                                                                                                        ; cicu         ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[1].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                              ; cicu         ;
;                |auk_dspip_integrator:integrator_loop[2].auK_integrator|                                                                 ; 120 (119)         ; 119 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[2].auK_integrator                                                                                                                                                                                                        ; cicu         ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 1 (1)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[2].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                              ; cicu         ;
;                |auk_dspip_integrator:integrator_loop[3].auK_integrator|                                                                 ; 119 (119)         ; 119 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[3].auK_integrator                                                                                                                                                                                                        ; cicu         ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[3].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                              ; cicu         ;
;                |auk_dspip_integrator:integrator_loop[4].auK_integrator|                                                                 ; 119 (119)         ; 119 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[4].auK_integrator                                                                                                                                                                                                        ; cicu         ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[4].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                              ; cicu         ;
;                |auk_dspip_integrator:integrator_loop[5].auK_integrator|                                                                 ; 119 (119)         ; 119 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator                                                                                                                                                                                                        ; cicu         ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                              ; cicu         ;
;                |auk_dspip_integrator:integrator_loop[6].auK_integrator|                                                                 ; 119 (119)         ; 119 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[6].auK_integrator                                                                                                                                                                                                        ; cicu         ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[6].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                              ; cicu         ;
;                |auk_dspip_integrator:integrator_loop[7].auK_integrator|                                                                 ; 119 (119)         ; 119 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[7].auK_integrator                                                                                                                                                                                                        ; cicu         ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[7].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                              ; cicu         ;
;                |auk_dspip_integrator:integrator_loop[8].auK_integrator|                                                                 ; 119 (119)         ; 119 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[8].auK_integrator                                                                                                                                                                                                        ; cicu         ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[8].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                              ; cicu         ;
;                |auk_dspip_integrator:integrator_loop[9].auK_integrator|                                                                 ; 119 (119)         ; 119 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[9].auK_integrator                                                                                                                                                                                                        ; cicu         ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)             ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[9].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                              ; cicu         ;
;                |counter_module:counter_fs_inst|                                                                                         ; 13 (13)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_fs_inst                                                                                                                                                                                                                                ; CICU         ;
;                |counter_module:latency_cnt_inst|                                                                                        ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst                                                                                                                                                                                                                               ; CICU         ;
;             |auk_dspip_avalon_streaming_controller:avalon_controller|                                                                   ; 25 (5)            ; 16 (1)       ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                                                                                                                ; cicu         ;
;                |auk_dspip_avalon_streaming_small_fifo:ready_FIFO|                                                                       ; 20 (20)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                                                                                                               ; cicu         ;
;             |auk_dspip_avalon_streaming_sink:input_sink|                                                                                ; 27 (0)            ; 18 (1)       ; 64                ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                                                                                                             ; cicu         ;
;                |scfifo:sink_FIFO|                                                                                                       ; 27 (0)            ; 17 (0)       ; 64                ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO                                                                                                                                                                                                                            ; work         ;
;                   |scfifo_old1:auto_generated|                                                                                          ; 27 (1)            ; 17 (1)       ; 64                ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated                                                                                                                                                                                                 ; work         ;
;                      |a_dpfifo_9r51:dpfifo|                                                                                             ; 26 (15)           ; 16 (8)       ; 64                ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo                                                                                                                                                                            ; work         ;
;                         |altsyncram_ldn1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|altsyncram_ldn1:FIFOram                                                                                                                                                    ; work         ;
;                         |cntr_d2b:rd_ptr_msb|                                                                                           ; 3 (3)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|cntr_d2b:rd_ptr_msb                                                                                                                                                        ; work         ;
;                         |cntr_e2b:wr_ptr|                                                                                               ; 4 (4)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|cntr_e2b:wr_ptr                                                                                                                                                            ; work         ;
;                         |cntr_q27:usedw_counter|                                                                                        ; 4 (4)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|cntr_q27:usedw_counter                                                                                                                                                     ; work         ;
;             |auk_dspip_avalon_streaming_source:output_source_0|                                                                         ; 36 (2)            ; 22 (1)       ; 288               ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                                                                                                                                                      ; cicu         ;
;                |scfifo:source_FIFO|                                                                                                     ; 34 (0)            ; 21 (0)       ; 288               ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO                                                                                                                                                                                                                   ; work         ;
;                   |scfifo_fnd1:auto_generated|                                                                                          ; 34 (3)            ; 21 (1)       ; 288               ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated                                                                                                                                                                                        ; work         ;
;                      |a_dpfifo_r061:dpfifo|                                                                                             ; 31 (17)           ; 20 (9)       ; 288               ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo                                                                                                                                                                   ; work         ;
;                         |altsyncram_7hn1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 288               ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo|altsyncram_7hn1:FIFOram                                                                                                                                           ; work         ;
;                         |cntr_e2b:rd_ptr_msb|                                                                                           ; 4 (4)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo|cntr_e2b:rd_ptr_msb                                                                                                                                               ; work         ;
;                         |cntr_f2b:wr_ptr|                                                                                               ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo|cntr_f2b:wr_ptr                                                                                                                                                   ; work         ;
;                         |cntr_r27:usedw_counter|                                                                                        ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo|cntr_r27:usedw_counter                                                                                                                                            ; work         ;
;    |MODULATOR:m_0|                                                                                                                      ; 820 (0)           ; 466 (0)      ; 4096              ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |DSM:dsm_0|                                                                                                                       ; 70 (70)           ; 45 (45)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|DSM:dsm_0                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |FSHIFT:fshift_0|                                                                                                                 ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|FSHIFT:fshift_0                                                                                                                                                                                                                                                                                                              ; work         ;
;       |tx:tx_0|                                                                                                                         ; 750 (0)           ; 419 (0)      ; 4096              ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |tx_native:tx_native_inst0|                                                                                                    ; 23 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0                                                                                                                                                                                                                                                                                            ; tx_native    ;
;             |altera_xcvr_native_av:tx_native_inst|                                                                                      ; 23 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst                                                                                                                                                                                                                                                       ; tx_native    ;
;                |av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|                     ; 13 (0)            ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst                                                                                                                                                    ; tx_native    ;
;                   |av_pcs:inst_av_pcs|                                                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs                                                                                                                                 ; tx_native    ;
;                      |av_pcs_ch:ch[0].inst_av_pcs_ch|                                                                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch                                                                                                  ; tx_native    ;
;                         |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                                                     ; tx_native    ;
;                         |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface                               ; tx_native    ;
;                         |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface                               ; tx_native    ;
;                   |av_pma:inst_av_pma|                                                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma                                                                                                                                 ; tx_native    ;
;                      |av_tx_pma:av_tx_pma|                                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma                                                                                                             ; tx_native    ;
;                         |av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst                                                              ; tx_native    ;
;                   |av_xcvr_avmm:inst_av_xcvr_avmm|                                                                                      ; 13 (4)            ; 8 (1)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm                                                                                                                     ; tx_native    ;
;                      |av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|                                                   ; 9 (9)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst                                                      ; tx_native    ;
;                |av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|                         ; 10 (3)            ; 8 (1)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls                                                                                                                                                        ; tx_native    ;
;                   |av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|                                                                  ; 7 (7)             ; 7 (5)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst                                                                                                     ; tx_native    ;
;                      |alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst|                                                          ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst                                             ; tx_native    ;
;          |tx_reconfig:tx_reconfig_inst0|                                                                                                ; 712 (0)           ; 384 (0)      ; 4096              ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0                                                                                                                                                                                                                                                                                        ; tx_reconfig  ;
;             |alt_xcvr_reconfig:tx_reconfig_inst|                                                                                        ; 712 (1)           ; 384 (2)      ; 4096              ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst                                                                                                                                                                                                                                                     ; tx_reconfig  ;
;                |alt_xcvr_arbiter:arbiter|                                                                                               ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter                                                                                                                                                                                                                            ; tx_reconfig  ;
;                |alt_xcvr_reconfig_basic:basic|                                                                                          ; 263 (0)           ; 132 (0)      ; 4096              ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic                                                                                                                                                                                                                       ; tx_reconfig  ;
;                   |av_xcvr_reconfig_basic:a5|                                                                                           ; 263 (21)          ; 132 (15)     ; 4096              ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5                                                                                                                                                                                             ; tx_reconfig  ;
;                      |alt_xcvr_arbiter:pif[0].pif_arb|                                                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb                                                                                                                                                             ; tx_reconfig  ;
;                      |alt_xcvr_arbiter:pif[1].pif_arb|                                                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[1].pif_arb                                                                                                                                                             ; tx_reconfig  ;
;                      |av_xrbasic_lif:lif[0].logical_if|                                                                                 ; 240 (80)          ; 115 (5)      ; 4096              ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if                                                                                                                                                            ; tx_reconfig  ;
;                         |av_xrbasic_lif_csr:lif_csr|                                                                                    ; 144 (134)         ; 110 (98)     ; 4096              ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr                                                                                                                                 ; tx_reconfig  ;
;                            |av_xrbasic_l2p_addr:l2paddr|                                                                                ; 10 (10)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr                                                                                                     ; tx_reconfig  ;
;                            |av_xrbasic_l2p_rom:l2pch|                                                                                   ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch                                                                                                        ; tx_reconfig  ;
;                               |altsyncram:rom_l2p_ch_rtl_0|                                                                             ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0                                                                            ; work         ;
;                                  |altsyncram_ee12:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_ee12:auto_generated                                             ; work         ;
;                         |csr_mux:pif_tbus_mux|                                                                                          ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux                                                                                                                                       ; tx_reconfig  ;
;                |alt_xcvr_reconfig_cal_seq:cal_seq|                                                                                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_cal_seq:cal_seq                                                                                                                                                                                                                   ; tx_reconfig  ;
;                |alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|                                                                 ; 447 (0)           ; 246 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset                                                                                                                                                                                              ; tx_reconfig  ;
;                   |alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|                                                     ; 447 (165)         ; 246 (96)     ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av                                                                                                                              ; tx_reconfig  ;
;                      |alt_arbiter_acq:mutex_inst|                                                                                       ; 18 (18)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst                                                                                                   ; tx_reconfig  ;
;                      |alt_cal_av:alt_cal_inst|                                                                                          ; 264 (260)         ; 150 (142)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst                                                                                                      ; work         ;
;                         |alt_cal_edge_detect:pd0_det|                                                                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det                                                                          ; work         ;
;                         |alt_cal_edge_detect:pd180_det|                                                                                 ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det                                                                        ; work         ;
;                         |alt_cal_edge_detect:pd270_det|                                                                                 ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det                                                                        ; work         ;
;                         |alt_cal_edge_detect:pd90_det|                                                                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det                                                                         ; work         ;
;                |alt_xcvr_resync:inst_reconfig_reset_sync|                                                                               ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync                                                                                                                                                                                                            ; tx_reconfig  ;
;          |tx_reset:tx_reset_inst0|                                                                                                      ; 15 (0)            ; 19 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0                                                                                                                                                                                                                                                                                              ; tx_reset     ;
;             |altera_xcvr_reset_control:tx_reset_inst|                                                                                   ; 15 (1)            ; 19 (1)       ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst                                                                                                                                                                                                                                                      ; tx_reset     ;
;                |alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|                                                                     ; 9 (9)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown                                                                                                                                                                                                   ; tx_reset     ;
;                |alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|                                                       ; 4 (4)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset                                                                                                                                                                                     ; tx_reset     ;
;                |alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset|                                                                     ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset                                                                                                                                                                                                   ; tx_reset     ;
;                |alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|                                                                   ; 1 (1)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy                                                                                                                                                                                                 ; tx_reset     ;
;    |NCO:u0|                                                                                                                             ; 140 (0)           ; 255 (0)      ; 278528            ; 0          ; 0    ; 0            ; |C5G|NCO:u0                                                                                                                                                                                                                                                                                                                                     ; nco          ;
;       |NCO_nco_ii_0:nco_ii_0|                                                                                                           ; 140 (0)           ; 255 (0)      ; 278528            ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                                                                               ; NCO          ;
;          |asj_altqmcpipe:ux000|                                                                                                         ; 30 (1)            ; 30 (1)       ; 0                 ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                          ; NCO          ;
;             |lpm_add_sub:acc|                                                                                                           ; 29 (0)            ; 29 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                          ; work         ;
;                |add_sub_hth:auto_generated|                                                                                             ; 29 (29)           ; 29 (29)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                                                                                               ; work         ;
;          |asj_dxx:ux002|                                                                                                                ; 34 (34)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                                                                                                                 ; NCO          ;
;          |asj_dxx_g:ux001|                                                                                                              ; 14 (14)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                               ; NCO          ;
;          |asj_gar:ux007|                                                                                                                ; 0 (0)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007                                                                                                                                                                                                                                                                                                 ; NCO          ;
;          |asj_nco_as_m_cen:ux0120|                                                                                                      ; 0 (0)             ; 0 (0)        ; 139264            ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                                       ; NCO          ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0 (0)             ; 0 (0)        ; 139264            ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                      ; work         ;
;                |altsyncram_7vf1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 139264            ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_7vf1:auto_generated                                                                                                                                                                                                                       ; work         ;
;          |asj_nco_as_m_cen:ux0121|                                                                                                      ; 0 (0)             ; 0 (0)        ; 139264            ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121                                                                                                                                                                                                                                                                                       ; NCO          ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0 (0)             ; 0 (0)        ; 139264            ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                      ; work         ;
;                |altsyncram_2vf1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 139264            ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_2vf1:auto_generated                                                                                                                                                                                                                       ; work         ;
;          |asj_nco_isdr:ux710isdr|                                                                                                       ; 5 (1)             ; 5 (1)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr                                                                                                                                                                                                                                                                                        ; NCO          ;
;             |lpm_counter:lpm_counter_component|                                                                                         ; 4 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component                                                                                                                                                                                                                                                      ; work         ;
;                |cntr_ski:auto_generated|                                                                                                ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ski:auto_generated                                                                                                                                                                                                                              ; work         ;
;          |asj_nco_mob_rw:ux122|                                                                                                         ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                                          ; NCO          ;
;          |segment_arr_tdl:tdl|                                                                                                          ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl                                                                                                                                                                                                                                                                                           ; NCO          ;
;          |segment_sel:rot|                                                                                                              ; 19 (19)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_sel:rot                                                                                                                                                                                                                                                                                               ; NCO          ;
;          |sid_2c_1p:sid2c|                                                                                                              ; 38 (38)           ; 104 (104)    ; 0                 ; 0          ; 0    ; 0            ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c                                                                                                                                                                                                                                                                                               ; NCO          ;
;    |RS232:r0|                                                                                                                           ; 168 (0)           ; 129 (0)      ; 2048              ; 0          ; 0    ; 0            ; |C5G|RS232:r0                                                                                                                                                                                                                                                                                                                                   ; rs232        ;
;       |RS232_rs232_0:rs232_0|                                                                                                           ; 168 (2)           ; 129 (0)      ; 2048              ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0                                                                                                                                                                                                                                                                                                             ; RS232        ;
;          |altera_up_rs232_in_deserializer:RS232_In_Deserializer|                                                                        ; 73 (4)            ; 60 (10)      ; 1024              ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer                                                                                                                                                                                                                                                       ; RS232        ;
;             |altera_up_rs232_counters:RS232_In_Counters|                                                                                ; 22 (22)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters                                                                                                                                                                                                            ; RS232        ;
;             |altera_up_sync_fifo:RS232_In_FIFO|                                                                                         ; 47 (0)            ; 33 (0)       ; 1024              ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO                                                                                                                                                                                                                     ; RS232        ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 47 (0)            ; 33 (0)       ; 1024              ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                    ; work         ;
;                   |scfifo_q9a1:auto_generated|                                                                                          ; 47 (0)            ; 33 (0)       ; 1024              ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                                                                                                                                         ; work         ;
;                      |a_dpfifo_d1a1:dpfifo|                                                                                             ; 47 (24)           ; 33 (13)      ; 1024              ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                                                                                                                                    ; work         ;
;                         |altsyncram_t0i1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram                                                                                                                            ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                    ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter                                                                                                                             ; work         ;
;          |altera_up_rs232_out_serializer:RS232_Out_Serializer|                                                                          ; 93 (23)           ; 69 (19)      ; 1024              ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                                                                                                                                                         ; RS232        ;
;             |altera_up_rs232_counters:RS232_Out_Counters|                                                                               ; 22 (22)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                                                                                                                                             ; RS232        ;
;             |altera_up_sync_fifo:RS232_Out_FIFO|                                                                                        ; 48 (0)            ; 33 (0)       ; 1024              ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                                                                                                                                                      ; RS232        ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 48 (0)            ; 33 (0)       ; 1024              ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                     ; work         ;
;                   |scfifo_q9a1:auto_generated|                                                                                          ; 48 (0)            ; 33 (0)       ; 1024              ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                                                                                                                                          ; work         ;
;                      |a_dpfifo_d1a1:dpfifo|                                                                                             ; 48 (25)           ; 33 (13)      ; 1024              ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                                                                                                                                     ; work         ;
;                         |altsyncram_t0i1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram                                                                                                                             ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                 ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                     ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter                                                                                                                              ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 92 (0)            ; 72 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 92 (12)           ; 72 (9)       ; 0                 ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)           ; 28 (8)       ; 0                 ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 12 (12)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)            ; 76 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)            ; 76 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)            ; 76 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)            ; 76 (5)       ; 0                 ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)            ; 71 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)           ; 71 (43)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                      ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------+
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|altsyncram_ldn1:FIFOram|ALTSYNCRAM                                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 10           ; 8            ; 10           ; 80     ; None                                           ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo|altsyncram_7hn1:FIFOram|ALTSYNCRAM                                                                                               ; AUTO       ; Simple Dual Port ; 16           ; 19           ; 16           ; 19           ; 304    ; None                                           ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_ee12:auto_generated|ALTSYNCRAM ; M10K block ; True Dual Port   ; 128          ; 32           ; 128          ; 32           ; 4096   ; db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif ;
; NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_7vf1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO       ; ROM              ; 8192         ; 17           ; --           ; --           ; 139264 ; NCO_nco_ii_0_sin.hex                           ;
; NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_2vf1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO       ; ROM              ; 8192         ; 17           ; --           ; --           ; 139264 ; NCO_nco_ii_0_cos.hex                           ;
; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM                                                                                ; AUTO       ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                                           ;
; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM                                                                                 ; AUTO       ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name              ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+---------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                ; N/A     ; N/A          ; Licensed      ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                ; N/A     ; N/A          ; Licensed      ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                ; N/A     ; N/A          ; Licensed      ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                ; N/A     ; N/A          ; Licensed      ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                ; N/A     ; N/A          ; Licensed      ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; altera_cic_ii             ; 15.1    ; N/A          ; N/A           ; |C5G|CICU:cic_0                                                                                                                                                                                                                                                          ; CICU.qsys       ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                                 ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                                         ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                                        ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                                      ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one                                                                                                                                                                                        ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff                                                                                                                                     ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff                                                                                                                                     ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[2].auk_dsp_diff                                                                                                                                     ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[3].auk_dsp_diff                                                                                                                                     ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[4].auk_dsp_diff                                                                                                                                     ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[5].auk_dsp_diff                                                                                                                                     ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[6].auk_dsp_diff                                                                                                                                     ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[7].auk_dsp_diff                                                                                                                                     ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[8].auk_dsp_diff                                                                                                                                     ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[9].auk_dsp_diff                                                                                                                                     ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[10].auk_dsp_diff                                                                                                                                    ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[11].auk_dsp_diff                                                                                                                                    ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_ch_inst                                                                                                                                                         ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_fs_inst                                                                                                                                                         ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_upsample:first_upsample                                                                                                                                                      ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[0].auK_integrator                                                                                                                                 ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[1].auK_integrator                                                                                                                                 ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[2].auK_integrator                                                                                                                                 ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[3].auK_integrator                                                                                                                                 ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[4].auK_integrator                                                                                                                                 ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator                                                                                                                                 ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[6].auK_integrator                                                                                                                                 ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[7].auK_integrator                                                                                                                                 ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[8].auK_integrator                                                                                                                                 ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[9].auK_integrator                                                                                                                                 ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[10].auK_integrator                                                                                                                                ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[11].auK_integrator                                                                                                                                ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst                                                                                                                                                        ;                 ;
; Altera ; CIC Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                                                                               ;                 ;
; Altera ; FIFO                      ; 15.1    ; N/A          ; N/A           ; |C5G|FIFO:FIFO_inst                                                                                                                                                                                                                                                      ; FIFO.vhd        ;
; Altera ; altera_xcvr_native_cv     ; 15.1    ; N/A          ; N/A           ; |C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0                                                                                                                                                                                                                     ; tx_native.vhd   ;
; Altera ; alt_xcvr_reconfig         ; 15.1    ; N/A          ; N/A           ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0                                                                                                                                                                                                                 ; tx_reconfig.vhd ;
; Altera ; altera_xcvr_reset_control ; 15.1    ; N/A          ; N/A           ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0                                                                                                                                                                                                                       ; tx_reset.vhd    ;
; N/A    ; Qsys                      ; 15.1    ; N/A          ; N/A           ; |C5G|RS232:r0                                                                                                                                                                                                                                                            ; RS232.qsys      ;
; N/A    ; altera_nco_ii             ; 15.1    ; N/A          ; N/A           ; |C5G|NCO:u0                                                                                                                                                                                                                                                              ; NCO.qsys        ;
; Altera ; NCO Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_sel:rot                                                                                                                                                                                                                        ;                 ;
; Altera ; NCO Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c                                                                                                                                                                                                                        ;                 ;
; Altera ; NCO Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl                                                                                                                                                                                                                    ;                 ;
; Altera ; NCO Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_xnqg:u011                                                                                                                                                                                                                          ;                 ;
; Altera ; NCO Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                                   ;                 ;
; Altera ; NCO Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                                                                                                        ;                 ;
; Altera ; NCO Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                                          ;                 ;
; Altera ; NCO Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007                                                                                                                                                                                                                          ;                 ;
; Altera ; NCO Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                ;                 ;
; Altera ; NCO Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121                                                                                                                                                                                                                ;                 ;
; Altera ; NCO Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122                                                                                                                                                                                                                   ;                 ;
; Altera ; NCO Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219                                                                                                                                                                                                                 ;                 ;
; Altera ; NCO Compiler              ; N/A     ; N/A          ; OpenCore Plus ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr                                                                                                                                                                                                                 ;                 ;
+--------+---------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+----------------------------------------+----------------------+----------------------+-------------------------+-----------------------------------+----------------------------------+-----------------------------------+---------------------------------------+-------------------------------------------+-----------------------------------------+----------------------------------------+------------------------------+---------------------------+-----------------------------------+--------------------+------------+
; Name                                      ; state.ST_CLR_RECONFIG_BASIC_PADDR_MODE ; state.ST_RELEASE_REQ ; state.ST_START_AGAIN ; state.ST_CHECK_CTRLLOCK ; state.ST_READ_RECONFIG_BASIC_DATA ; state.ST_SET_RECONFIG_BASIC_READ ; state.ST_SET_RECONFIG_BASIC_WRITE ; state.ST_WRITE_DATA_TO_RECONFIG_BASIC ; state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG ; state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK ; state.ST_SET_RECONFIG_BASIC_PADDR_MODE ; state.ST_CHECK_PHY_ADD_LEGAL ; state.ST_READ_PHY_ADDRESS ; state.ST_WRITE_RECONFIG_BASIC_LCH ; state.ST_REQ_MUTEX ; state.0000 ;
+-------------------------------------------+----------------------------------------+----------------------+----------------------+-------------------------+-----------------------------------+----------------------------------+-----------------------------------+---------------------------------------+-------------------------------------------+-----------------------------------------+----------------------------------------+------------------------------+---------------------------+-----------------------------------+--------------------+------------+
; state.0000                                ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 0          ;
; state.ST_REQ_MUTEX                        ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 1                  ; 1          ;
; state.ST_WRITE_RECONFIG_BASIC_LCH         ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 1                                 ; 0                  ; 1          ;
; state.ST_READ_PHY_ADDRESS                 ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 1                         ; 0                                 ; 0                  ; 1          ;
; state.ST_CHECK_PHY_ADD_LEGAL              ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 1                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_SET_RECONFIG_BASIC_PADDR_MODE    ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 1                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK   ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 1                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 1                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_WRITE_DATA_TO_RECONFIG_BASIC     ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 1                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_SET_RECONFIG_BASIC_WRITE         ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 1                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_SET_RECONFIG_BASIC_READ          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 1                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_READ_RECONFIG_BASIC_DATA         ; 0                                      ; 0                    ; 0                    ; 0                       ; 1                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_CHECK_CTRLLOCK                   ; 0                                      ; 0                    ; 0                    ; 1                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_START_AGAIN                      ; 0                                      ; 0                    ; 1                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_RELEASE_REQ                      ; 0                                      ; 1                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_CLR_RECONFIG_BASIC_PADDR_MODE    ; 1                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
+-------------------------------------------+----------------------------------------+----------------------+----------------------+-------------------------+-----------------------------------+----------------------------------+-----------------------------------+---------------------------------------+-------------------------------------------+-----------------------------------------+----------------------------------------+------------------------------+---------------------------+-----------------------------------+--------------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state ;
+------------------------+------------------------+----------------------+--------------------+---------------------+----------------------+--------------------+--------------------+------------------+----------------+------------------------------------------------------------------------------------+
; Name                   ; state.STATE_GO_WRAGAIN ; state.STATE_LOCK_CHK ; state.STATE_RMW_WR ; state.STATE_RMW_GO2 ; state.STATE_RMW_WAIT ; state.STATE_RMW_RD ; state.STATE_RMW_GO ; state.STATE_READ ; state.STATE_GO ; state.STATE_IDLE                                                                   ;
+------------------------+------------------------+----------------------+--------------------+---------------------+----------------------+--------------------+--------------------+------------------+----------------+------------------------------------------------------------------------------------+
; state.STATE_IDLE       ; 0                      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                ; 0              ; 0                                                                                  ;
; state.STATE_GO         ; 0                      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                ; 1              ; 1                                                                                  ;
; state.STATE_READ       ; 0                      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 1                ; 0              ; 1                                                                                  ;
; state.STATE_RMW_GO     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 1                  ; 0                ; 0              ; 1                                                                                  ;
; state.STATE_RMW_RD     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                    ; 1                  ; 0                  ; 0                ; 0              ; 1                                                                                  ;
; state.STATE_RMW_WAIT   ; 0                      ; 0                    ; 0                  ; 0                   ; 1                    ; 0                  ; 0                  ; 0                ; 0              ; 1                                                                                  ;
; state.STATE_RMW_GO2    ; 0                      ; 0                    ; 0                  ; 1                   ; 0                    ; 0                  ; 0                  ; 0                ; 0              ; 1                                                                                  ;
; state.STATE_RMW_WR     ; 0                      ; 0                    ; 1                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                ; 0              ; 1                                                                                  ;
; state.STATE_LOCK_CHK   ; 0                      ; 1                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                ; 0              ; 1                                                                                  ;
; state.STATE_GO_WRAGAIN ; 1                      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                ; 0              ; 1                                                                                  ;
+------------------------+------------------------+----------------------+--------------------+---------------------+----------------------+--------------------+--------------------+------------------+----------------+------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+----------------------------------------------+---------------------------------------------+---------------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+----------------------------+-------------------------------+-------------------------------+------------------------------+------------------------------+---------------------------+----------------------------+--------------------------+-------------------------+----------------------------+------------------------+-----------------------+----------------------------+----------------------------+---------------------------+-----------------------------+---------------------------------+----------------------------+---------------------------+------------------+---------------------+------------------------+-----------------------------+--------------+
; Name                                         ; state.RELEASE_PHY_RESET_OVERRIDE_START_STATE ; state.RELEASE_PHY_RESET_OVERRIDE_DATA_STATE ; state.RELEASE_PHY_RESET_OVERRIDE_ADDR_STATE ; state.SET_PHY_RESET_OVERRIDE_START_STATE ; state.SET_PHY_RESET_OVERRIDE_DATA_STATE ; state.SET_PHY_RESET_OVERRIDE_ADDR_STATE ; state.RELEASE_OC_CALEN_DONE_STATE ; state.RELEASE_OC_CALEN_START_STATE ; state.RELEASE_OC_CALEN_DATA_STATE ; state.START_OC_CALEN_STATE ; state.SET_OC_CALEN_DATA_STATE ; state.SET_OC_CALEN_ADDR_STATE ; state.GET_TESTBUS_DATA_STATE ; state.GET_TESTBUS_ADDR_STATE ; state.WAIT_FOR_NEXT_STATE ; state.RELEASE_PMUTEX_STATE ; state.CHECK_PMUTEX_STATE ; state.READ_PMUTEX_STATE ; state.ACQUIRE_PMUTEX_STATE ; state.WRITE_DONE_STATE ; state.READ_DATA_STATE ; state.ADDRESS_OFFSET_STATE ; state.CHECK_REQ_DATA_STATE ; state.READ_REQ_DATA_STATE ; state.REQUEST_CONTROL_STATE ; state.SET_ADDR_OFFSET_REQ_STATE ; state.CHECK_PHY_ADDR_STATE ; state.READ_PHY_ADDR_STATE ; state.BUSY_STATE ; state.CONTROL_STATE ; state.WRITE_DATA_STATE ; state.LOGICAL_ADDRESS_STATE ; state.000000 ;
+----------------------------------------------+----------------------------------------------+---------------------------------------------+---------------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+----------------------------+-------------------------------+-------------------------------+------------------------------+------------------------------+---------------------------+----------------------------+--------------------------+-------------------------+----------------------------+------------------------+-----------------------+----------------------------+----------------------------+---------------------------+-----------------------------+---------------------------------+----------------------------+---------------------------+------------------+---------------------+------------------------+-----------------------------+--------------+
; state.000000                                 ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 0            ;
; state.LOGICAL_ADDRESS_STATE                  ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 1                           ; 1            ;
; state.WRITE_DATA_STATE                       ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 1                      ; 0                           ; 1            ;
; state.CONTROL_STATE                          ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 1                   ; 0                      ; 0                           ; 1            ;
; state.BUSY_STATE                             ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 1                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.READ_PHY_ADDR_STATE                    ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 1                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.CHECK_PHY_ADDR_STATE                   ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 1                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.SET_ADDR_OFFSET_REQ_STATE              ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 1                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.REQUEST_CONTROL_STATE                  ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 1                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.READ_REQ_DATA_STATE                    ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 1                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.CHECK_REQ_DATA_STATE                   ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 1                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.ADDRESS_OFFSET_STATE                   ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 1                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.READ_DATA_STATE                        ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 1                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.WRITE_DONE_STATE                       ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 1                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.ACQUIRE_PMUTEX_STATE                   ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 1                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.READ_PMUTEX_STATE                      ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 1                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.CHECK_PMUTEX_STATE                     ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 1                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_PMUTEX_STATE                   ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 1                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.WAIT_FOR_NEXT_STATE                    ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 1                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.GET_TESTBUS_ADDR_STATE                 ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 1                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.GET_TESTBUS_DATA_STATE                 ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 1                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.SET_OC_CALEN_ADDR_STATE                ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 1                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.SET_OC_CALEN_DATA_STATE                ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 1                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.START_OC_CALEN_STATE                   ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 1                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_OC_CALEN_DATA_STATE            ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 1                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_OC_CALEN_START_STATE           ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 1                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_OC_CALEN_DONE_STATE            ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 1                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.SET_PHY_RESET_OVERRIDE_ADDR_STATE      ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 1                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.SET_PHY_RESET_OVERRIDE_DATA_STATE      ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 1                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.SET_PHY_RESET_OVERRIDE_START_STATE     ; 0                                            ; 0                                           ; 0                                           ; 1                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_PHY_RESET_OVERRIDE_ADDR_STATE  ; 0                                            ; 0                                           ; 1                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_PHY_RESET_OVERRIDE_DATA_STATE  ; 0                                            ; 1                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_PHY_RESET_OVERRIDE_START_STATE ; 1                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
+----------------------------------------------+----------------------------------------------+---------------------------------------------+---------------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+----------------------------+-------------------------------+-------------------------------+------------------------------+------------------------------+---------------------------+----------------------------+--------------------------+-------------------------+----------------------------+------------------------+-----------------------+----------------------------+----------------------------+---------------------------+-----------------------------+---------------------------------+----------------------------+---------------------------+------------------+---------------------+------------------------+-----------------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state ;
+------------------------+------------------------+------------------+----------------------+---------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                   ; ret_state.PDOF_TEST_RD ; ret_state.CH_ADV ; ret_state.DPRIO_WAIT ; ret_state.CAL_PD_WR ; ret_state.IDLE ; ret_state.PDOF_TEST_WR                                                                                                            ;
+------------------------+------------------------+------------------+----------------------+---------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+
; ret_state.IDLE         ; 0                      ; 0                ; 0                    ; 0                   ; 0              ; 0                                                                                                                                 ;
; ret_state.CAL_PD_WR    ; 0                      ; 0                ; 0                    ; 1                   ; 1              ; 0                                                                                                                                 ;
; ret_state.DPRIO_WAIT   ; 0                      ; 0                ; 1                    ; 0                   ; 1              ; 0                                                                                                                                 ;
; ret_state.CH_ADV       ; 0                      ; 1                ; 0                    ; 0                   ; 1              ; 0                                                                                                                                 ;
; ret_state.PDOF_TEST_RD ; 1                      ; 0                ; 0                    ; 0                   ; 1              ; 0                                                                                                                                 ;
; ret_state.PDOF_TEST_WR ; 0                      ; 0                ; 0                    ; 0                   ; 1              ; 1                                                                                                                                 ;
+------------------------+------------------------+------------------+----------------------+---------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state   ;
+--------------------+--------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+--------------------+-------------------+---------------+------------+--------------------+
; Name               ; state.PDOF_TEST_RD ; state.DPRIO_WRITE ; state.DPRIO_READ ; state.CH_ADV ; state.TEST_INPUT ; state.SAMPLE_TB ; state.DPRIO_WAIT ; state.CAL_PD_WR ; state.CHECK_PLL_RD ; state.TESTBUS_SET ; state.CH_WAIT ; state.IDLE ; state.PDOF_TEST_WR ;
+--------------------+--------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+--------------------+-------------------+---------------+------------+--------------------+
; state.IDLE         ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 0          ; 0                  ;
; state.CH_WAIT      ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 1             ; 1          ; 0                  ;
; state.TESTBUS_SET  ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 1                 ; 0             ; 1          ; 0                  ;
; state.CHECK_PLL_RD ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 1                  ; 0                 ; 0             ; 1          ; 0                  ;
; state.CAL_PD_WR    ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 1               ; 0                  ; 0                 ; 0             ; 1          ; 0                  ;
; state.DPRIO_WAIT   ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 1                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                  ;
; state.SAMPLE_TB    ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 1               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                  ;
; state.TEST_INPUT   ; 0                  ; 0                 ; 0                ; 0            ; 1                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                  ;
; state.CH_ADV       ; 0                  ; 0                 ; 0                ; 1            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                  ;
; state.DPRIO_READ   ; 0                  ; 0                 ; 1                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                  ;
; state.DPRIO_WRITE  ; 0                  ; 1                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                  ;
; state.PDOF_TEST_RD ; 1                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                  ;
; state.PDOF_TEST_WR ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 1                  ;
+--------------------+--------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+--------------------+-------------------+---------------+------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|upper_16_sel                                                           ; yes                                                              ; yes                                        ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|done             ; yes                                                              ; yes                                        ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|p0addr           ; yes                                                              ; yes                                        ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[0] ; yes                                                              ; yes                                        ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[1] ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                                              ;
+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                                                                                                                                                                               ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; to_uart_data[0]                                     ; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff ; yes                    ;
; to_uart_data[1]                                     ; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff ; yes                    ;
; to_uart_data[2]                                     ; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff ; yes                    ;
; to_uart_data[3]                                     ; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff ; yes                    ;
; to_uart_data[4]                                     ; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff ; yes                    ;
; to_uart_data[5]                                     ; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff ; yes                    ;
; to_uart_data[6]                                     ; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff ; yes                    ;
; to_uart_data[7]                                     ; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff ; yes                    ;
; uart[7]                                             ; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff ; yes                    ;
; uart[6]                                             ; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff ; yes                    ;
; uart[5]                                             ; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff ; yes                    ;
; uart[4]                                             ; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff ; yes                    ;
; uart[3]                                             ; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff ; yes                    ;
; uart[2]                                             ; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff ; yes                    ;
; uart[1]                                             ; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff ; yes                    ;
; uart[0]                                             ; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                                                                                                                                                                                   ;                        ;
+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[0]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_direct:direct.sc_direct|reg_arb_req                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_addr_offset[0..5]                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_writedata[0..31]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_go                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|start                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|start0q                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|av_readdata[3..15]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst|resync_chains[0].sync_r[0] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|av_readdata[1,4..15]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|DSM:dsm_0|d_q[0..17]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[1]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|lpbk_lock                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|uif_busy                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|lpbk_go                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|lpbk_done                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst|resync_chains[0].sync_r[1] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|lpbk_lock_ack                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[0..8]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[0..8]                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[0..8]                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0..8]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0..8]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0..8]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0..8]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a0                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a1                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a2                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a3                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a4                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a5                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a6                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a7                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a8                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|parity9                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|sub_parity10a[0,1]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a1                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a2                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a3                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a4                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a5                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a6                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a7                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a8                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|parity6                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|sub_parity7a[0,1]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det|alt_edge_det_ff0                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det|alt_edge_det_ff0                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det|alt_edge_det_ff0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det|alt_edge_det_ff0                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[10]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_opcode[1]                                                                         ; Merged with MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_opcode[2] ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_mode[1]                                                                                                                                            ; Merged with MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[9]                                                         ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[1,6]                                                                                                                               ; Merged with MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[9]                                                         ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_mode[2]                                                                                                                                            ; Merged with MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[9]                                                         ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[3,7,8]                                                                                                                             ; Merged with MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[9]                                                         ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_mode[0]                                                                                                                                            ; Merged with MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[9]                                                         ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[0,2,4,5]                                                                                                                           ; Merged with MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[9]                                                         ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|lch_dly[0..8]                                                                                                     ; Merged with MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[9]                                                         ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[6..11]                                                                                                                    ; Merged with MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[5]                                                ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[3..9]                                                                                                                                                                                                                                             ; Merged with MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[2]                                                                                                                                                                        ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|reg_grant_last[2..8]                                                                                                                                                                                                                                                             ; Merged with MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|reg_grant_last[9]                                                                                                                                                                                        ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[9]                                                                                                                                 ; Merged with MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|lch_dly[9]                                ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[1..9,11..31]                                                                                                                                                                                                                                                                         ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[10]                                                                                                                                                                                                          ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[2,3]                                                                                                                      ; Merged with MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[1]                                                ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[17..31]                                                                                                                                 ; Merged with MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[16]                                                             ;
; MODULATOR:m_0|DSM:dsm_0|d_q[20]                                                                                                                                                                                                                                                                                                                                         ; Merged with MODULATOR:m_0|DSM:dsm_0|d_q[19]                                                                                                                                                                                                                                                                 ;
; NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[1,2,6..8,11..14,16..31]                                                                                                                                                                                                                                                                               ; Merged with NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                                                                                                                                                                                                            ;
; NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3..5,9,15]                                                                                                                                                                                                                                                                                            ; Merged with NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                                                                                                                                                                           ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][101]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][102]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][103]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][104]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][105]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][106]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][107]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][108]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][109]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][10]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][110]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][111]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][112]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][113]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][114]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][115]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][116]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][117]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][118]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][11]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][12]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][13]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][14]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][15]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][16]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][17]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][18]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][19]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][20]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][21]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][22]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][23]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][24]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][25]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][26]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][27]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][28]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][29]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][30]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][31]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][32]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][33]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][34]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][35]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][36]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][37]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][38]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][39]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][40]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][41]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][42]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][43]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][44]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][45]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][46]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][47]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][48]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][49]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][50]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][51]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][52]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][53]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][54]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][55]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][60]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][61]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][62]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][63]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][64]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][65]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][66]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][67]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][68]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][69]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][70]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][71]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][72]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][73]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][74]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][75]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][76]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][77]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][78]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][79]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][7]                                                                                                                                                                               ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][80]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][81]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][82]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][83]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][84]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][85]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][86]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][87]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][88]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][89]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][8]                                                                                                                                                                               ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][90]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][91]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][92]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][93]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][94]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][95]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][96]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][97]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][98]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][99]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][9]                                                                                                                                                                               ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[31]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[31]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[31]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[30]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[30]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[30]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[29]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[29]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[29]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[28]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[28]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[28]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[27]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[27]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[27]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[26]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[26]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[26]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[25]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[25]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[25]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[24]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[24]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[24]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[23]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[23]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[23]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[22]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[22]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[22]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[21]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[21]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[21]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[20]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[20]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[20]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[19]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[19]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[19]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[18]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[18]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[18]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[17]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[17]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[17]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[16]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[16]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[16]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[15]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[15]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[14]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[14]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[13]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[13]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[12]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[12]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[11]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[11]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[10]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[10]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[9]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[9]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[8]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[8]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[7]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[7]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[6]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[6]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[5]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[5]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[4]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[4]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[3]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[3]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[2]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[2]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[1]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[1]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[10..31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[0]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[0]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|lch_dly[9]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_opcode[2]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[5]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[10]                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_ch_inst|count[0]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|reg_grant_last[9]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[3..9]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[0..2]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_RMW_GO                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state~4                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state~5                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state~6                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state~7                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state~4                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state~5                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state~6                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state~7                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state~4                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state~5                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state~6                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state~7                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state~8                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state~9                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state~2                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state~3                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state~4                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state~5                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state~8                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state~9                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state~10                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state~11                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_GO                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_RMW_GO2                                                                    ; Merged with MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_go        ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_READ                                                                       ; Merged with MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_lock      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_RMW_RD                                                                     ; Merged with MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_lock      ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][101]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][102]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][103]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][104]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][105]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][106]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][107]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][108]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][109]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][10]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][110]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][111]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][112]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][113]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][114]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][115]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][116]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][117]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][118]                                                                                                                                                                             ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][11]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][12]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][13]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][14]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][15]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][16]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][17]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][18]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][19]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][20]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][21]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][22]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][23]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][24]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][25]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][26]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][27]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][28]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][29]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][30]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][31]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][32]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][33]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][34]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][35]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][36]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][37]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][38]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][39]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][40]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][41]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][42]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][43]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][44]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][45]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][46]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][47]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][48]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][49]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][50]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][51]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][52]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][53]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][54]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][55]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][56]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][57]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][58]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][59]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][60]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][61]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][62]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][63]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][64]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][65]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][66]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][67]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][68]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][69]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][70]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][71]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][72]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][73]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][74]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][75]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][76]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][77]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][78]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][79]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][80]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][81]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][82]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][83]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][84]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][85]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][86]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][87]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][88]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][89]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][8]                                                                                                                                                                               ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][90]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][91]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][92]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][93]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][94]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][95]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][96]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][97]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][98]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][99]                                                                                                                                                                              ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][9]                                                                                                                                                                               ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][100]                                                                                                     ;
; CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|dout[8..99,101..118]                                                                                                                                                                                                                    ; Merged with CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|dout[100]                                                                                                                                                       ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_SET_RECONFIG_BASIC_PADDR_MODE                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_lock                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_GO_WRAGAIN                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_RMW_WAIT                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_go                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_REQ_MUTEX                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_START_AGAIN                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|phy_addr_is_set                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_opcode[0]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_RMW_WR                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|waitrequest_to_ctrl                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_LOCK_CHK                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|mutex_req                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[0]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_write                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_address[0..2]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[1,2]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_read                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_WRITE_RECONFIG_BASIC_LCH                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_WRITE_DATA_TO_RECONFIG_BASIC                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CLR_RECONFIG_BASIC_PADDR_MODE                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_IDLE                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|lch_legal                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[1]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_SET_RECONFIG_BASIC_WRITE                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_READ_PHY_ADDRESS                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|reg_grant_last[1]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CHECK_PHY_ADD_LEGAL                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|illegal_phy_ch                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_SET_RECONFIG_BASIC_READ                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_READ_RECONFIG_BASIC_DATA                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CHECK_CTRLLOCK                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_RELEASE_REQ                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.0000                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; Total Number of Removed Registers = 825                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                           ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_direct:direct.sc_direct|reg_arb_req                                                                                                                                                                                                                            ; Stuck at GND                   ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[31],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[30],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[29],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[28],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[28],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[28],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[27],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[27],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[27],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[26],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[26],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[26],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[25],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[25],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[25],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[24],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[24],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[24],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[23],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[23],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[23],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[22],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[22],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[22],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[21],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[21],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[21],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[20],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[20],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[20],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[19],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[19],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[19],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[18],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[18],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[18],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[17],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[17],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[17],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[16],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[16],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[16],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[15],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[15],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[14],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[14],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[13],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[13],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[12],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[12],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[11],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[11],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[10],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[10],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[9],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[9],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[8],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[8],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[7],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[7],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[6],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[6],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[5],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[5],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[4],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[4],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[3],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[3],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[2],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[2],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[1],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[1],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[31],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[30],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[29],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[28],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[27],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[26],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[25],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[24],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[23],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[22],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[21],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[20],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[19],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[18],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[17],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[16],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[15],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[14],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[13],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[12],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[11],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[10],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[0],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[0],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[9],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[8],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[7],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[6],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[5],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[4],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[3],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_address[0],                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[2],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|lch_legal                                                                                                         ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_SET_RECONFIG_BASIC_PADDR_MODE                                                                            ; Stuck at GND                   ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|phy_addr_is_set,                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|mutex_req,                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_address[1],                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_address[2],                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[1],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_read,                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_WRITE_DATA_TO_RECONFIG_BASIC,                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CLR_RECONFIG_BASIC_PADDR_MODE,                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CHECK_PHY_ADD_LEGAL,                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK,                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG,                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_SET_RECONFIG_BASIC_READ,                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_READ_RECONFIG_BASIC_DATA,                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CHECK_CTRLLOCK,                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.0000                                                                                                        ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_addr_offset[5]                                                                                                                                     ; Stuck at GND                   ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|lpbk_lock,                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port clock_enable ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|lpbk_go,                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|lpbk_lock_ack,                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[31],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[31],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_lock,                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_START_AGAIN,                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_RELEASE_REQ                                                                                              ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_writedata[31]                                                                                                                                      ; Stuck at GND                   ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[30],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port clock_enable ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[30],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[29],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[29]                                                                                                                                  ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_RMW_WAIT                                                                   ; Stuck at GND                   ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_go,                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_REQ_MUTEX,                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_RMW_WR,                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_LOCK_CHK                                                                   ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_go                                                                                                                                                 ; Stuck at GND                   ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_opcode[2],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_opcode[0],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|waitrequest_to_ctrl                                                                                               ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[8]                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[8],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a8                                                                                                                                                                                                                                                                ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[7]                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[7],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a7                                                                                                                                                                                                                                                                ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[6],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a6                                                                                                                                                                                                                                                                ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[5],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a5                                                                                                                                                                                                                                                                ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[4],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a4                                                                                                                                                                                                                                                                ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[3],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a3                                                                                                                                                                                                                                                                ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[2],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a2                                                                                                                                                                                                                                                                ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[1],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a1                                                                                                                                                                                                                                                                ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[0],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                                ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a0                                                                                                                                                                                                                                                                ;
; MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[0]                                                                                                                                                                                                   ; Stuck at GND                   ; MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[1]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                         ;
; MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst|resync_chains[0].sync_r[0] ; Stuck at GND                   ; MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst|resync_chains[0].sync_r[1] ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                         ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|uif_busy                                                                               ; Lost Fanouts                   ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|illegal_phy_ch                                                                                                    ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[8]                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a8                                                                                                                                                                                                                                                                ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[7]                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a7                                                                                                                                                                                                                                                                ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[6]                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a6                                                                                                                                                                                                                                                                ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[5]                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a5                                                                                                                                                                                                                                                                ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[4]                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a4                                                                                                                                                                                                                                                                ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[3]                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a3                                                                                                                                                                                                                                                                ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[2]                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a2                                                                                                                                                                                                                                                                ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[1]                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a1                                                                                                                                                                                                                                                                ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                                ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[2]                                                                                                                                                                                                                                                ; Stuck at GND                   ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|reg_grant_last[9]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                         ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_GO_WRAGAIN                                                                 ; Stuck at GND                   ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_IDLE                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                         ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[1]                                                                                                                                                                                                                                                ; Stuck at GND                   ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|reg_grant_last[1]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5067  ;
; Number of registers using Synchronous Clear  ; 4483  ;
; Number of registers using Synchronous Load   ; 101   ;
; Number of registers using Asynchronous Clear ; 345   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4630  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|pif_ser_shift_load                                                                                                                                                               ; 1       ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|pif_interface_sel                                                                                                                                                                ; 1       ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync|resync_chains[0].sync_r[1]                                                                                                                                                                      ; 113     ;
; MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset                                                                                                                                                                  ; 1       ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|ifsel_notdone_resync                                                                                                                                                                                                                     ; 224     ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync|resync_chains[0].sync_r[0]                                                                                                                                                                      ; 1       ;
; MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|r_reset_stat                                                                                                                                                                           ; 1       ;
; MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset|resync_chains[0].sync_r[1]                                                                                                                                                             ; 8       ;
; MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset|resync_chains[0].sync_r[0]                                                                                                                                                             ; 1       ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_cal_seq:cal_seq|tx_cal_busy                                                                                                                                                                                            ; 1       ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det|alt_edge_det_ff1                                              ; 1       ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det|alt_edge_det_ff1                                             ; 1       ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det|alt_edge_det_ff1                                            ; 1       ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det|alt_edge_det_ff1                                            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 17                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                                                                                                               ; Megafunction                                                                                                                                                                                                                                         ; Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|l2p_rom_rddata_a[0..3]  ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|rom_l2p_ch_rtl_0 ; RAM  ;
; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|l2p_rom_rddata_b[0..31] ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|rom_l2p_ch_rtl_0 ; RAM  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[5]                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[1]                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[3]                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[0]           ;
; 3:1                ; 238 bits  ; 476 LEs       ; 0 LEs                ; 476 LEs                ; Yes        ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[11].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][114]                                                                     ;
; 3:1                ; 238 bits  ; 476 LEs       ; 0 LEs                ; 476 LEs                ; Yes        ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[10].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][80]                                                                      ;
; 3:1                ; 238 bits  ; 476 LEs       ; 0 LEs                ; 476 LEs                ; Yes        ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[9].auk_dsp_diff|dout[0]                                                                                                                          ;
; 3:1                ; 238 bits  ; 476 LEs       ; 0 LEs                ; 476 LEs                ; Yes        ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[8].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][53]                                                                       ;
; 3:1                ; 238 bits  ; 476 LEs       ; 0 LEs                ; 476 LEs                ; Yes        ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[7].auk_dsp_diff|dout[72]                                                                                                                         ;
; 3:1                ; 238 bits  ; 476 LEs       ; 0 LEs                ; 476 LEs                ; Yes        ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[6].auk_dsp_diff|dout[111]                                                                                                                        ;
; 3:1                ; 238 bits  ; 476 LEs       ; 0 LEs                ; 476 LEs                ; Yes        ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][47]                                                                       ;
; 3:1                ; 238 bits  ; 476 LEs       ; 0 LEs                ; 476 LEs                ; Yes        ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][4]                                                                        ;
; 3:1                ; 238 bits  ; 476 LEs       ; 0 LEs                ; 476 LEs                ; Yes        ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][50]                                                                       ;
; 3:1                ; 238 bits  ; 476 LEs       ; 0 LEs                ; 476 LEs                ; Yes        ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][115]                                                                      ;
; 3:1                ; 238 bits  ; 476 LEs       ; 0 LEs                ; 476 LEs                ; Yes        ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][77]                                                                       ;
; 3:1                ; 127 bits  ; 254 LEs       ; 0 LEs                ; 254 LEs                ; Yes        ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|dout[41]                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[2]                              ;
; 3:1                ; 179 bits  ; 358 LEs       ; 0 LEs                ; 358 LEs                ; Yes        ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[11]                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                                                                                                                                                                         ;
; 3:1                ; 1441 bits ; 2882 LEs      ; 0 LEs                ; 2882 LEs               ; Yes        ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[2].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][78]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]                                                                                                  ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G|modulator_in[13]                                                                                                                                                                                                                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[12]                           ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[10]                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[2]                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[26]                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[9]                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[8]                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[8]                                                                                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_fs_inst|count[1]                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[0]                                                                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[4]                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |C5G|in_data[7]                                                                                                                                                                                                                                                       ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_1[3]                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr_load_cntr[0]                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[0]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[4]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[8]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[12]                ;
; 10:1               ; 17 bits   ; 102 LEs       ; 34 LEs               ; 68 LEs                 ; Yes        ; |C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[4]                                                                                                                                                                                                            ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_remap_addr[3]                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0_l[1]               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90_l[3]              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180_l[3]             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|counter[4]                 ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[10]                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[13]                              ;
; 14:1               ; 5 bits    ; 45 LEs        ; 20 LEs               ; 25 LEs                 ; Yes        ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[7]                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270                  ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|Selector3  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|Selector10 ;
; 28:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------+
; Assignment                      ; Value ; From ; To           ;
+---------------------------------+-------+------+--------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -            ;
+---------------------------------+-------+------+--------------+


+------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------+
; Assignment                            ; Value ; From ; To                                ;
+---------------------------------------+-------+------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                 ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                           ;
+---------------------------------------+-------+------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_h9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_i9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                                                                                           ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                                                                                                                                         ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                                                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                            ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                                                                 ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; done                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL    ; LOW   ; -    ; done                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; recal_counter[0]                                                                                                                                                                                                          ;
; POWER_UP_LEVEL    ; LOW   ; -    ; recal_counter[0]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; recal_counter[1]                                                                                                                                                                                                          ;
; POWER_UP_LEVEL    ; LOW   ; -    ; recal_counter[1]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; p0addr                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL    ; LOW   ; -    ; p0addr                                                                                                                                                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                                                                    ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5 ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pif_ser_shift_load                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; pif_interface_sel                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[0]                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[1]                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[2]                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[3]                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[4]                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[5]                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[6]                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[7]                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[8]                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[9]                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[10]                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[11]                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; init_done                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; upper_16_sel                                                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr ;
+------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                         ; Value ; From ; To                                                                                                                                                                            ;
+------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION ; ON    ; -    ; -                                                                                                                                                                             ;
; AUTO_ROM_RECOGNITION               ; ON    ; -    ; -                                                                                                                                                                             ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; -                                                                                                                                                                             ;
; AUTO_RAM_RECOGNITION               ; ON    ; -    ; -                                                                                                                                                                             ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_lch[4]                                                                                                                                                                    ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_lch[3]                                                                                                                                                                    ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_lch[2]                                                                                                                                                                    ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_lch[1]                                                                                                                                                                    ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_lch[0]                                                                                                                                                                    ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_plock                                                                                                                                                                     ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_write_incr                                                                                                                                                                ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_is_phys_addr                                                                                                                                                              ;
+------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch ;
+------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                         ; Value ; From ; To                                                                                                                                                                                                     ;
+------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION ; ON    ; -    ; -                                                                                                                                                                                                      ;
; AUTO_ROM_RECOGNITION               ; ON    ; -    ; -                                                                                                                                                                                                      ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; -                                                                                                                                                                                                      ;
; AUTO_RAM_RECOGNITION               ; ON    ; -    ; -                                                                                                                                                                                                      ;
+------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst                 ;
+--------------------------------------------------+-------+------+------------------------------------------------------------+
; Assignment                                       ; Value ; From ; To                                                         ;
+--------------------------------------------------+-------+------+------------------------------------------------------------+
; MERGE_TX_PLL_DRIVEN_BY_REGISTERS_WITH_SAME_CLEAR ; ON    ; -    ; alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|r_reset ;
+--------------------------------------------------+-------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                     ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                         ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; r_reset                                                                                                                    ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[1].sync_r[1]                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[1].sync_r[0]                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[2].sync_r[1]                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[2].sync_r[0]                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                       ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; r_reset                                                                                                                                  ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; r_reset                                                                                                                           ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_ee12:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232:r0|RS232_rs232_0:rs232_0 ;
+----------------------+-------+----------------------------------------------+
; Parameter Name       ; Value ; Type                                         ;
+----------------------+-------+----------------------------------------------+
; CW                   ; 11    ; Signed Integer                               ;
; BAUD_TICK_COUNT      ; 1085  ; Signed Integer                               ;
; HALF_BAUD_TICK_COUNT ; 542   ; Signed Integer                               ;
; TDW                  ; 10    ; Signed Integer                               ;
; DW                   ; 8     ; Signed Integer                               ;
; ODD_PARITY           ; 0     ; Unsigned Binary                              ;
+----------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer ;
+----------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------+
; CW                   ; 11    ; Signed Integer                                                                                     ;
; BAUD_TICK_COUNT      ; 1085  ; Signed Integer                                                                                     ;
; HALF_BAUD_TICK_COUNT ; 542   ; Signed Integer                                                                                     ;
; TDW                  ; 10    ; Signed Integer                                                                                     ;
; DW                   ; 7     ; Signed Integer                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 11    ; Signed Integer                                                                                                                                ;
; BAUD_TICK_COUNT      ; 1085  ; Signed Integer                                                                                                                                ;
; HALF_BAUD_TICK_COUNT ; 542   ; Signed Integer                                                                                                                                ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; AW             ; 6     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_q9a1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer ;
+----------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------+
; CW                   ; 11    ; Signed Integer                                                                                   ;
; BAUD_TICK_COUNT      ; 1085  ; Signed Integer                                                                                   ;
; HALF_BAUD_TICK_COUNT ; 542   ; Signed Integer                                                                                   ;
; TDW                  ; 10    ; Signed Integer                                                                                   ;
; DW                   ; 7     ; Signed Integer                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 11    ; Signed Integer                                                                                                                               ;
; BAUD_TICK_COUNT      ; 1085  ; Signed Integer                                                                                                                               ;
; HALF_BAUD_TICK_COUNT ; 542   ; Signed Integer                                                                                                                               ;
; TDW                  ; 10    ; Signed Integer                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                            ;
; AW             ; 6     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_q9a1 ; Untyped                                                                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO:u0|NCO_nco_ii_0:nco_ii_0 ;
+----------------+----------------------+-----------------------------------+
; Parameter Name ; Value                ; Type                              ;
+----------------+----------------------+-----------------------------------+
; mpr            ; 18                   ; Signed Integer                    ;
; apr            ; 32                   ; Signed Integer                    ;
; apri           ; 16                   ; Signed Integer                    ;
; aprf           ; 32                   ; Signed Integer                    ;
; aprp           ; 16                   ; Signed Integer                    ;
; aprid          ; 21                   ; Signed Integer                    ;
; dpri           ; 4                    ; Signed Integer                    ;
; rdw            ; 17                   ; Signed Integer                    ;
; raw            ; 13                   ; Signed Integer                    ;
; rnw            ; 8192                 ; Signed Integer                    ;
; rsf            ; NCO_nco_ii_0_sin.hex ; String                            ;
; rcf            ; NCO_nco_ii_0_cos.hex ; String                            ;
; nc             ; 1                    ; Signed Integer                    ;
; log2nc         ; 0                    ; Signed Integer                    ;
; outselinit     ; -1                   ; Signed Integer                    ;
; paci0          ; 0                    ; Signed Integer                    ;
; paci1          ; 0                    ; Signed Integer                    ;
; paci2          ; 0                    ; Signed Integer                    ;
; paci3          ; 0                    ; Signed Integer                    ;
; paci4          ; 0                    ; Signed Integer                    ;
; paci5          ; 0                    ; Signed Integer                    ;
; paci6          ; 0                    ; Signed Integer                    ;
; paci7          ; 0                    ; Signed Integer                    ;
; hyper_pipeline ; 0                    ; Signed Integer                    ;
+----------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CICU:cic_0|CICU_cic_ii_0:cic_ii_0 ;
+-------------------+--------------+---------------------------------------------+
; Parameter Name    ; Value        ; Type                                        ;
+-------------------+--------------+---------------------------------------------+
; DEVICE_FAMILY     ; Cyclone V    ; String                                      ;
; FILTER_TYPE       ; interpolator ; String                                      ;
; STAGES            ; 12           ; Signed Integer                              ;
; D_DELAY           ; 1            ; Signed Integer                              ;
; VRC_EN            ; 0            ; Signed Integer                              ;
; RCF_MAX           ; 1085         ; Signed Integer                              ;
; RCF_MIN           ; 1085         ; Signed Integer                              ;
; INTERFACES        ; 1            ; Signed Integer                              ;
; CH_PER_INT        ; 1            ; Signed Integer                              ;
; INT_USE_MEM       ; false        ; String                                      ;
; INT_MEM           ; auto         ; String                                      ;
; DIF_USE_MEM       ; false        ; String                                      ;
; DIF_MEM           ; auto         ; String                                      ;
; IN_WIDTH          ; 8            ; Signed Integer                              ;
; OUT_WIDTH         ; 18           ; Signed Integer                              ;
; ROUND_TYPE        ; TRUNCATE     ; String                                      ;
; PIPELINING        ; 0            ; Signed Integer                              ;
; C_STAGE_0_WIDTH   ; 119          ; Signed Integer                              ;
; C_STAGE_1_WIDTH   ; 119          ; Signed Integer                              ;
; C_STAGE_2_WIDTH   ; 119          ; Signed Integer                              ;
; C_STAGE_3_WIDTH   ; 119          ; Signed Integer                              ;
; C_STAGE_4_WIDTH   ; 119          ; Signed Integer                              ;
; C_STAGE_5_WIDTH   ; 119          ; Signed Integer                              ;
; C_STAGE_6_WIDTH   ; 119          ; Signed Integer                              ;
; C_STAGE_7_WIDTH   ; 119          ; Signed Integer                              ;
; C_STAGE_8_WIDTH   ; 119          ; Signed Integer                              ;
; C_STAGE_9_WIDTH   ; 119          ; Signed Integer                              ;
; C_STAGE_10_WIDTH  ; 119          ; Signed Integer                              ;
; C_STAGE_11_WIDTH  ; 119          ; Signed Integer                              ;
; MAX_C_STAGE_WIDTH ; 119          ; Signed Integer                              ;
; I_STAGE_0_WIDTH   ; 119          ; Signed Integer                              ;
; I_STAGE_1_WIDTH   ; 119          ; Signed Integer                              ;
; I_STAGE_2_WIDTH   ; 119          ; Signed Integer                              ;
; I_STAGE_3_WIDTH   ; 119          ; Signed Integer                              ;
; I_STAGE_4_WIDTH   ; 119          ; Signed Integer                              ;
; I_STAGE_5_WIDTH   ; 119          ; Signed Integer                              ;
; I_STAGE_6_WIDTH   ; 119          ; Signed Integer                              ;
; I_STAGE_7_WIDTH   ; 119          ; Signed Integer                              ;
; I_STAGE_8_WIDTH   ; 119          ; Signed Integer                              ;
; I_STAGE_9_WIDTH   ; 119          ; Signed Integer                              ;
; I_STAGE_10_WIDTH  ; 119          ; Signed Integer                              ;
; I_STAGE_11_WIDTH  ; 119          ; Signed Integer                              ;
; MAX_I_STAGE_WIDTH ; 119          ; Signed Integer                              ;
+-------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:FIFO_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------+
; Parameter Name          ; Value       ; Type                                        ;
+-------------------------+-------------+---------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                              ;
; LPM_WIDTH               ; 8           ; Signed Integer                              ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                              ;
; LPM_WIDTHU              ; 8           ; Signed Integer                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                     ;
; USE_EAB                 ; ON          ; Untyped                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                     ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                              ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                     ;
; CBXI_PARAMETER          ; dcfifo_khl1 ; Untyped                                     ;
+-------------------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|DSM:dsm_0 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; nbits          ; 18    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst ;
+---------------------------------+-------------+-----------------------------------------------------------------------------------+
; Parameter Name                  ; Value       ; Type                                                                              ;
+---------------------------------+-------------+-----------------------------------------------------------------------------------+
; data_path_select                ; standard    ; String                                                                            ;
; std_protocol_hint               ; basic       ; String                                                                            ;
; rx_enable                       ; 0           ; Signed Integer                                                                    ;
; tx_enable                       ; 1           ; Signed Integer                                                                    ;
; channels                        ; 1           ; Signed Integer                                                                    ;
; pma_width                       ; 20          ; Signed Integer                                                                    ;
; data_rate                       ; 1250 Mbps   ; String                                                                            ;
; pll_data_rate                   ; 1250 Mbps   ; String                                                                            ;
; tx_pma_clk_div                  ; 1           ; Signed Integer                                                                    ;
; pll_external_enable             ; 0           ; Signed Integer                                                                    ;
; pll_type                        ; CMU         ; String                                                                            ;
; plls                            ; 1           ; Signed Integer                                                                    ;
; pll_select                      ; 0           ; Signed Integer                                                                    ;
; pll_refclk_freq                 ; 125.0 MHz   ; String                                                                            ;
; pll_refclk_cnt                  ; 1           ; Signed Integer                                                                    ;
; pll_refclk_select               ; 0           ; String                                                                            ;
; pll_reconfig_enable             ; 0           ; Signed Integer                                                                    ;
; pll_feedback_path               ; internal    ; String                                                                            ;
; bonded_mode                     ; non_bonded  ; String                                                                            ;
; pma_bonding_mode                ; x1          ; String                                                                            ;
; cdr_reconfig_enable             ; 0           ; Signed Integer                                                                    ;
; cdr_refclk_cnt                  ; 1           ; Signed Integer                                                                    ;
; cdr_refclk_select               ; 0           ; Signed Integer                                                                    ;
; cdr_refclk_freq                 ; 125.0 MHz   ; String                                                                            ;
; rx_clkslip_enable               ; 0           ; Signed Integer                                                                    ;
; rx_signaldetect_threshold       ; 16          ; Signed Integer                                                                    ;
; rx_ppm_detect_threshold         ; 1000        ; String                                                                            ;
; ppm_lock_detector               ; none        ; String                                                                            ;
; enable_std                      ; 1           ; Signed Integer                                                                    ;
; std_pcs_pma_width               ; 20          ; Signed Integer                                                                    ;
; std_tx_8b10b_enable             ; 0           ; Signed Integer                                                                    ;
; std_rx_8b10b_enable             ; 0           ; Signed Integer                                                                    ;
; std_tx_8b10b_disp_ctrl_enable   ; 0           ; Signed Integer                                                                    ;
; std_rx_word_aligner_mode        ; bit_slip    ; String                                                                            ;
; std_rx_word_aligner_pattern_len ; 7           ; Signed Integer                                                                    ;
; std_rx_word_aligner_pattern     ; 0000000000  ; String                                                                            ;
; std_rx_word_aligner_rknumber    ; 3           ; Signed Integer                                                                    ;
; std_rx_word_aligner_renumber    ; 3           ; Signed Integer                                                                    ;
; std_rx_word_aligner_rgnumber    ; 3           ; Signed Integer                                                                    ;
; std_tx_bitslip_enable           ; 0           ; Signed Integer                                                                    ;
; std_rx_run_length_val           ; 31          ; Signed Integer                                                                    ;
; std_low_latency_bypass_enable   ; 0           ; Signed Integer                                                                    ;
; std_rx_rmfifo_enable            ; 0           ; Signed Integer                                                                    ;
; std_rx_rmfifo_pattern_p         ; 00000       ; String                                                                            ;
; std_rx_rmfifo_pattern_n         ; 00000       ; String                                                                            ;
; std_tx_pcfifo_mode              ; low_latency ; String                                                                            ;
; std_rx_pcfifo_mode              ; low_latency ; String                                                                            ;
; std_rx_byte_order_enable        ; 0           ; Signed Integer                                                                    ;
; std_rx_byte_order_mode          ; manual      ; String                                                                            ;
; std_rx_byte_order_width         ; 10          ; Signed Integer                                                                    ;
; std_rx_byte_order_symbol_count  ; 1           ; Signed Integer                                                                    ;
; std_rx_byte_order_pattern       ; 0           ; String                                                                            ;
; std_rx_byte_order_pad           ; 0           ; String                                                                            ;
; std_tx_byte_ser_enable          ; 0           ; Signed Integer                                                                    ;
; std_rx_byte_deser_enable        ; 0           ; Signed Integer                                                                    ;
; std_tx_bitrev_enable            ; 0           ; Signed Integer                                                                    ;
; std_rx_bitrev_enable            ; 0           ; Signed Integer                                                                    ;
; std_tx_byterev_enable           ; 0           ; Signed Integer                                                                    ;
; std_rx_byterev_enable           ; 0           ; Signed Integer                                                                    ;
; std_tx_polinv_enable            ; 0           ; Signed Integer                                                                    ;
; std_rx_polinv_enable            ; 0           ; Signed Integer                                                                    ;
+---------------------------------+-------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls ;
+--------------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value     ; Type                                                                                                                                                                          ;
+--------------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; plls                                 ; 1         ; Signed Integer                                                                                                                                                                ;
; pll_type                             ; CMU       ; String                                                                                                                                                                        ;
; pll_reconfig                         ; 0         ; Signed Integer                                                                                                                                                                ;
; pll_sel                              ; 0         ; Signed Integer                                                                                                                                                                ;
; refclks                              ; 1         ; Signed Integer                                                                                                                                                                ;
; reference_clock_frequency            ; 125.0 MHz ; String                                                                                                                                                                        ;
; reference_clock_select               ; 0         ; String                                                                                                                                                                        ;
; output_clock_datarate                ; 1250 Mbps ; String                                                                                                                                                                        ;
; output_clock_frequency               ; 0 ps      ; String                                                                                                                                                                        ;
; feedback_clk                         ; internal  ; String                                                                                                                                                                        ;
; tx_clk_div                           ; 1         ; Signed Integer                                                                                                                                                                ;
; data_rate                            ; 1250 Mbps ; String                                                                                                                                                                        ;
; mode                                 ; 20        ; Signed Integer                                                                                                                                                                ;
; sim_additional_refclk_cycles_to_lock ; 0         ; Signed Integer                                                                                                                                                                ;
; duty_cycle                           ; 50        ; Signed Integer                                                                                                                                                                ;
; phase_shift                          ; 0 ps      ; String                                                                                                                                                                        ;
; enable_hclk                          ; 0         ; Signed Integer                                                                                                                                                                ;
; enable_avmm                          ; 1         ; Signed Integer                                                                                                                                                                ;
; use_generic_pll                      ; 0         ; Signed Integer                                                                                                                                                                ;
; enable_mux                           ; 1         ; Signed Integer                                                                                                                                                                ;
; pll_external_enable                  ; 0         ; Signed Integer                                                                                                                                                                ;
; enable_master_cgb                    ; 0         ; Signed Integer                                                                                                                                                                ;
+--------------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; native_ifs     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_type       ; 01    ; Unsigned Binary                                                                                                                                                                                                                                            ;
; rx_enable      ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; tx_enable      ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; request_dcd    ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; request_vrc    ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; request_offset ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; INIT_VALUE        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst ;
+---------------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                              ; Value                                                            ; Type                                                                                                                ;
+---------------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; device_family                               ; Arria V                                                          ; String                                                                                                              ;
; rx_enable                                   ; 0                                                                ; Signed Integer                                                                                                      ;
; tx_enable                                   ; 1                                                                ; Signed Integer                                                                                                      ;
; bonding_master_ch                           ; 0                                                                ; Signed Integer                                                                                                      ;
; pma_bonding_master                          ; 0                                                                ; String                                                                                                              ;
; bonding_master_only                         ; -1                                                               ; String                                                                                                              ;
; channel_number                              ; 0                                                                ; Signed Integer                                                                                                      ;
; plls                                        ; 1                                                                ; Signed Integer                                                                                                      ;
; pll_sel                                     ; 0                                                                ; Signed Integer                                                                                                      ;
; pma_prot_mode                               ; basic                                                            ; String                                                                                                              ;
; pma_mode                                    ; 20                                                               ; Signed Integer                                                                                                      ;
; base_data_rate                              ; 1250 Mbps                                                        ; String                                                                                                              ;
; pma_data_rate                               ; 1250 Mbps                                                        ; String                                                                                                              ;
; cdr_reconfig                                ; 0                                                                ; Signed Integer                                                                                                      ;
; cdr_reference_clock_frequency               ; 125.0 MHz                                                        ; String                                                                                                              ;
; cdr_refclk_cnt                              ; 1                                                                ; Signed Integer                                                                                                      ;
; cdr_refclk_sel                              ; 0                                                                ; Signed Integer                                                                                                      ;
; deser_enable_bit_slip                       ; false                                                            ; String                                                                                                              ;
; auto_negotiation                            ; false                                                            ; String                                                                                                              ;
; tx_clk_div                                  ; 1                                                                ; Signed Integer                                                                                                      ;
; pcie_rst                                    ; normal_reset                                                     ; String                                                                                                              ;
; fref_vco_bypass                             ; NORMAL_OPERATION                                                 ; String                                                                                                              ;
; sd_on                                       ; 16                                                               ; Signed Integer                                                                                                      ;
; pdb_sd                                      ; true                                                             ; String                                                                                                              ;
; pma_bonding_mode                            ; x1                                                               ; String                                                                                                              ;
; external_master_cgb                         ; 0                                                                ; Signed Integer                                                                                                      ;
; enable_8g_rx                                ; false                                                            ; String                                                                                                              ;
; enable_8g_tx                                ; true                                                             ; String                                                                                                              ;
; enable_dyn_reconfig                         ; false                                                            ; String                                                                                                              ;
; enable_gen12_pipe                           ; false                                                            ; String                                                                                                              ;
; enable_pma_direct_rx                        ; false                                                            ; String                                                                                                              ;
; enable_pma_direct_tx                        ; false                                                            ; String                                                                                                              ;
; pcs8g_rx_agg_block_sel                      ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_auto_error_replacement             ; <auto_any>                                                       ; String                                                                                                              ;
; pcs8g_rx_auto_speed_nego                    ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_bist_ver                           ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_bist_ver_clr_flag                  ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_bit_reversal                       ; dis_bit_reversal                                                 ; String                                                                                                              ;
; pcs8g_rx_bo_pad                             ; 0000000000                                                       ; Unsigned Binary                                                                                                     ;
; pcs8g_rx_bo_pattern                         ; 00000000000000000000                                             ; Unsigned Binary                                                                                                     ;
; pcs8g_rx_bypass_pipeline_reg                ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_byte_deserializer                  ; dis_bds                                                          ; String                                                                                                              ;
; pcs8g_rx_byte_order                         ; dis_bo                                                           ; String                                                                                                              ;
; pcs8g_rx_cdr_ctrl                           ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_cdr_ctrl_rxvalid_mask              ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_cid_pattern                        ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_cid_pattern_len                    ; 00000000                                                         ; Unsigned Binary                                                                                                     ;
; pcs8g_rx_clkcmp_pattern_n                   ; 00000000000000000000                                             ; Unsigned Binary                                                                                                     ;
; pcs8g_rx_clkcmp_pattern_p                   ; 00000000000000000000                                             ; Unsigned Binary                                                                                                     ;
; pcs8g_rx_clock_gate_bds_dec_asn             ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_clock_gate_bist                    ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_clock_gate_byteorder               ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_clock_gate_cdr_eidle               ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_clock_gate_dskw_rd                 ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_clock_gate_dw_dskw_wr              ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_clock_gate_dw_pc_wrclk             ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_clock_gate_dw_rm_rd                ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_clock_gate_dw_rm_wr                ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_clock_gate_dw_wa                   ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_clock_gate_pc_rdclk                ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_clock_gate_prbs                    ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_clock_gate_sw_dskw_wr              ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_clock_gate_sw_pc_wrclk             ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_clock_gate_sw_rm_rd                ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_clock_gate_sw_rm_wr                ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_clock_gate_sw_wa                   ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_comp_fifo_rst_pld_ctrl             ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_deskew                             ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_deskew_pattern                     ; 1101101000                                                       ; Unsigned Binary                                                                                                     ;
; pcs8g_rx_deskew_prog_pattern_only           ; dis_deskew_prog_pat_only                                         ; String                                                                                                              ;
; pcs8g_rx_dw_one_or_two_symbol_bo            ; donot_care_one_two_bo                                            ; String                                                                                                              ;
; pcs8g_rx_eidle_entry_eios                   ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_eidle_entry_iei                    ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_eidle_entry_sd                     ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_eightb_tenb_decoder                ; dis_8b10b                                                        ; String                                                                                                              ;
; pcs8g_rx_eightbtenb_decoder_output_sel      ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_err_flags_sel                      ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_fixed_pat_det                      ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_fixed_pat_num                      ; 1111                                                             ; Unsigned Binary                                                                                                     ;
; pcs8g_rx_force_signal_detect                ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_hip_mode                           ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_ibm_invalid_code                   ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_invalid_code_flag_only             ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_mask_cnt                           ; 1100100000                                                       ; Unsigned Binary                                                                                                     ;
; pcs8g_rx_pad_or_edb_error_replace           ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_pc_fifo_rst_pld_ctrl               ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_pcs_bypass                         ; dis_pcs_bypass                                                   ; String                                                                                                              ;
; pcs8g_rx_phase_compensation_fifo            ; low_latency                                                      ; String                                                                                                              ;
; pcs8g_rx_pipe_if_enable                     ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_pma_done_count                     ; 000000000000000000                                               ; Unsigned Binary                                                                                                     ;
; pcs8g_rx_pma_dw                             ; twenty_bit                                                       ; String                                                                                                              ;
; pcs8g_rx_polarity_inversion                 ; dis_pol_inv                                                      ; String                                                                                                              ;
; pcs8g_rx_polinv_8b10b_dec                   ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_prbs_ver                           ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_prbs_ver_clr_flag                  ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_prot_mode                          ; basic                                                            ; String                                                                                                              ;
; pcs8g_rx_rate_match                         ; dis_rm                                                           ; String                                                                                                              ;
; pcs8g_rx_re_bo_on_wa                        ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_runlength_check                    ; en_runlength_dw                                                  ; String                                                                                                              ;
; pcs8g_rx_runlength_val                      ; 011111                                                           ; Unsigned Binary                                                                                                     ;
; pcs8g_rx_rx_clk1                            ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_rx_clk2                            ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_rx_clk_free_running                ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_rx_pcs_urst                        ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_rx_rcvd_clk                        ; rcvd_clk_rcvd_clk                                                ; String                                                                                                              ;
; pcs8g_rx_rx_rd_clk                          ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_rx_refclk                          ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_rx_wr_clk                          ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_sup_mode                           ; user_mode                                                        ; String                                                                                                              ;
; pcs8g_rx_symbol_swap                        ; dis_symbol_swap                                                  ; String                                                                                                              ;
; pcs8g_rx_test_bus_sel                       ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_test_mode                          ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_tx_rx_parallel_loopback            ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_use_default_base_address           ; true                                                             ; String                                                                                                              ;
; pcs8g_rx_user_base_address                  ; 0                                                                ; Signed Integer                                                                                                      ;
; pcs8g_rx_wa_boundary_lock_ctrl              ; bit_slip                                                         ; String                                                                                                              ;
; pcs8g_rx_wa_clk_slip_spacing                ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_wa_clk_slip_spacing_data           ; 0000010000                                                       ; Unsigned Binary                                                                                                     ;
; pcs8g_rx_wa_det_latency_sync_status_beh     ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_wa_disp_err_flag                   ; dis_disp_err_flag                                                ; String                                                                                                              ;
; pcs8g_rx_wa_kchar                           ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_wa_pd                              ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_wa_pd_data                         ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                     ;
; pcs8g_rx_wa_pd_polarity                     ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_wa_pld_controlled                  ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_wa_renumber_data                   ; 0000011                                                          ; Unsigned Binary                                                                                                     ;
; pcs8g_rx_wa_rgnumber_data                   ; 00000011                                                         ; Unsigned Binary                                                                                                     ;
; pcs8g_rx_wa_rknumber_data                   ; 00000011                                                         ; Unsigned Binary                                                                                                     ;
; pcs8g_rx_wa_rosnumber_data                  ; 00                                                               ; Unsigned Binary                                                                                                     ;
; pcs8g_rx_wa_rvnumber_data                   ; 0000000000000                                                    ; Unsigned Binary                                                                                                     ;
; pcs8g_rx_wa_sync_sm_ctrl                    ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_rx_wait_cnt                           ; 00000000                                                         ; Unsigned Binary                                                                                                     ;
; pcs8g_tx_agg_block_sel                      ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_auto_speed_nego_gen2               ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_bist_gen                           ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_bit_reversal                       ; dis_bit_reversal                                                 ; String                                                                                                              ;
; pcs8g_tx_bypass_pipeline_reg                ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_byte_serializer                    ; dis_bs                                                           ; String                                                                                                              ;
; pcs8g_tx_cid_pattern                        ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_cid_pattern_len                    ; 00000000                                                         ; Unsigned Binary                                                                                                     ;
; pcs8g_tx_clock_gate_bist                    ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_clock_gate_bs_enc                  ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_clock_gate_dw_fifowr               ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_clock_gate_fiford                  ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_clock_gate_prbs                    ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_clock_gate_sw_fifowr               ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_data_selection_8b10b_encoder_input ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_dynamic_clk_switch                 ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_eightb_tenb_disp_ctrl              ; dis_disp_ctrl                                                    ; String                                                                                                              ;
; pcs8g_tx_eightb_tenb_encoder                ; dis_8b10b                                                        ; String                                                                                                              ;
; pcs8g_tx_force_echar                        ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_force_kchar                        ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_hip_mode                           ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_pcfifo_urst                        ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_pcs_bypass                         ; dis_pcs_bypass                                                   ; String                                                                                                              ;
; pcs8g_tx_phase_compensation_fifo            ; low_latency                                                      ; String                                                                                                              ;
; pcs8g_tx_phfifo_write_clk_sel               ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_pma_dw                             ; twenty_bit                                                       ; String                                                                                                              ;
; pcs8g_tx_polarity_inversion                 ; dis_polinv                                                       ; String                                                                                                              ;
; pcs8g_tx_prbs_gen                           ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_prot_mode                          ; basic                                                            ; String                                                                                                              ;
; pcs8g_tx_refclk_b_clk_sel                   ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_revloop_back_rm                    ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_sup_mode                           ; user_mode                                                        ; String                                                                                                              ;
; pcs8g_tx_symbol_swap                        ; dis_symbol_swap                                                  ; String                                                                                                              ;
; pcs8g_tx_test_mode                          ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_tx_bitslip                         ; dis_tx_bitslip                                                   ; String                                                                                                              ;
; pcs8g_tx_tx_compliance_controlled_disparity ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_txclk_freerun                      ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_txpcs_urst                         ; <auto_single>                                                    ; String                                                                                                              ;
; pcs8g_tx_use_default_base_address           ; true                                                             ; String                                                                                                              ;
; pcs8g_tx_user_base_address                  ; 0                                                                ; Signed Integer                                                                                                      ;
; com_pcs_pma_if_auto_speed_ena               ; dis_auto_speed_ena                                               ; String                                                                                                              ;
; com_pcs_pma_if_force_freqdet                ; force_freqdet_dis                                                ; String                                                                                                              ;
; com_pcs_pma_if_func_mode                    ; eightg_only_pld                                                  ; String                                                                                                              ;
; com_pcs_pma_if_pipe_if_g3pcs                ; <auto_single>                                                    ; String                                                                                                              ;
; com_pcs_pma_if_pma_if_dft_en                ; dft_dis                                                          ; String                                                                                                              ;
; com_pcs_pma_if_pma_if_dft_val               ; dft_0                                                            ; String                                                                                                              ;
; com_pcs_pma_if_ppm_cnt_rst                  ; <auto_single>                                                    ; String                                                                                                              ;
; com_pcs_pma_if_ppm_deassert_early           ; <auto_single>                                                    ; String                                                                                                              ;
; com_pcs_pma_if_ppm_gen1_2_cnt               ; <auto_single>                                                    ; String                                                                                                              ;
; com_pcs_pma_if_ppm_post_eidle_delay         ; <auto_single>                                                    ; String                                                                                                              ;
; com_pcs_pma_if_ppmsel                       ; ppmsel_1000                                                      ; String                                                                                                              ;
; com_pcs_pma_if_prot_mode                    ; other_protocols                                                  ; String                                                                                                              ;
; com_pcs_pma_if_selectpcs                    ; eight_g_pcs                                                      ; String                                                                                                              ;
; com_pcs_pma_if_sup_mode                     ; user_mode                                                        ; String                                                                                                              ;
; com_pcs_pma_if_use_default_base_address     ; true                                                             ; String                                                                                                              ;
; com_pcs_pma_if_user_base_address            ; 0                                                                ; Signed Integer                                                                                                      ;
; com_pld_pcs_if_hip_enable                   ; hip_disable                                                      ; String                                                                                                              ;
; com_pld_pcs_if_hrdrstctrl_en_cfg            ; hrst_dis_cfg                                                     ; String                                                                                                              ;
; com_pld_pcs_if_hrdrstctrl_en_cfgusr         ; hrst_dis_cfgusr                                                  ; String                                                                                                              ;
; com_pld_pcs_if_pld_side_data_source         ; pld                                                              ; String                                                                                                              ;
; com_pld_pcs_if_pld_side_reserved_source0    ; pld_res0                                                         ; String                                                                                                              ;
; com_pld_pcs_if_pld_side_reserved_source1    ; pld_res1                                                         ; String                                                                                                              ;
; com_pld_pcs_if_pld_side_reserved_source10   ; pld_res10                                                        ; String                                                                                                              ;
; com_pld_pcs_if_pld_side_reserved_source11   ; pld_res11                                                        ; String                                                                                                              ;
; com_pld_pcs_if_pld_side_reserved_source2    ; pld_res2                                                         ; String                                                                                                              ;
; com_pld_pcs_if_pld_side_reserved_source3    ; pld_res3                                                         ; String                                                                                                              ;
; com_pld_pcs_if_pld_side_reserved_source4    ; pld_res4                                                         ; String                                                                                                              ;
; com_pld_pcs_if_pld_side_reserved_source5    ; pld_res5                                                         ; String                                                                                                              ;
; com_pld_pcs_if_pld_side_reserved_source6    ; pld_res6                                                         ; String                                                                                                              ;
; com_pld_pcs_if_pld_side_reserved_source7    ; pld_res7                                                         ; String                                                                                                              ;
; com_pld_pcs_if_pld_side_reserved_source8    ; pld_res8                                                         ; String                                                                                                              ;
; com_pld_pcs_if_pld_side_reserved_source9    ; pld_res9                                                         ; String                                                                                                              ;
; com_pld_pcs_if_testbus_sel                  ; eight_g_pcs                                                      ; String                                                                                                              ;
; com_pld_pcs_if_use_default_base_address     ; true                                                             ; String                                                                                                              ;
; com_pld_pcs_if_user_base_address            ; 0                                                                ; Signed Integer                                                                                                      ;
; com_pld_pcs_if_usrmode_sel4rst              ; usermode                                                         ; String                                                                                                              ;
; pipe12_elec_idle_delay_val                  ; 000                                                              ; Unsigned Binary                                                                                                     ;
; pipe12_elecidle_delay                       ; elec_idle_delay                                                  ; String                                                                                                              ;
; pipe12_error_replace_pad                    ; <auto_single>                                                    ; String                                                                                                              ;
; pipe12_hip_mode                             ; <auto_single>                                                    ; String                                                                                                              ;
; pipe12_ind_error_reporting                  ; <auto_single>                                                    ; String                                                                                                              ;
; pipe12_phy_status_delay                     ; phystatus_delay                                                  ; String                                                                                                              ;
; pipe12_phystatus_delay_val                  ; 000                                                              ; Unsigned Binary                                                                                                     ;
; pipe12_phystatus_rst_toggle                 ; <auto_single>                                                    ; String                                                                                                              ;
; pipe12_pipe_byte_de_serializer_en           ; <auto_single>                                                    ; String                                                                                                              ;
; pipe12_prot_mode                            ; <auto_single>                                                    ; String                                                                                                              ;
; pipe12_rpre_emph_a_val                      ; 000000                                                           ; Unsigned Binary                                                                                                     ;
; pipe12_rpre_emph_b_val                      ; 000000                                                           ; Unsigned Binary                                                                                                     ;
; pipe12_rpre_emph_c_val                      ; 000000                                                           ; Unsigned Binary                                                                                                     ;
; pipe12_rpre_emph_d_val                      ; 000000                                                           ; Unsigned Binary                                                                                                     ;
; pipe12_rpre_emph_e_val                      ; 000000                                                           ; Unsigned Binary                                                                                                     ;
; pipe12_rpre_emph_settings                   ; 000000                                                           ; Unsigned Binary                                                                                                     ;
; pipe12_rvod_sel_a_val                       ; 000000                                                           ; Unsigned Binary                                                                                                     ;
; pipe12_rvod_sel_b_val                       ; 000000                                                           ; Unsigned Binary                                                                                                     ;
; pipe12_rvod_sel_c_val                       ; 000000                                                           ; Unsigned Binary                                                                                                     ;
; pipe12_rvod_sel_d_val                       ; 000000                                                           ; Unsigned Binary                                                                                                     ;
; pipe12_rvod_sel_e_val                       ; 000000                                                           ; Unsigned Binary                                                                                                     ;
; pipe12_rvod_sel_settings                    ; 000000                                                           ; Unsigned Binary                                                                                                     ;
; pipe12_rx_pipe_enable                       ; <auto_single>                                                    ; String                                                                                                              ;
; pipe12_rxdetect_bypass                      ; <auto_single>                                                    ; String                                                                                                              ;
; pipe12_sup_mode                             ; user_mode                                                        ; String                                                                                                              ;
; pipe12_tx_pipe_enable                       ; <auto_single>                                                    ; String                                                                                                              ;
; pipe12_txswing                              ; <auto_single>                                                    ; String                                                                                                              ;
; pipe12_use_default_base_address             ; true                                                             ; String                                                                                                              ;
; pipe12_user_base_address                    ; 0                                                                ; Signed Integer                                                                                                      ;
; rx_pcs_pma_if_clkslip_sel                   ; pld                                                              ; String                                                                                                              ;
; rx_pcs_pma_if_prot_mode                     ; other_protocols                                                  ; String                                                                                                              ;
; rx_pcs_pma_if_selectpcs                     ; eight_g_pcs                                                      ; String                                                                                                              ;
; rx_pcs_pma_if_use_default_base_address      ; true                                                             ; String                                                                                                              ;
; rx_pcs_pma_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                      ;
; rx_pld_pcs_if_is_8g_0ppm                    ; false                                                            ; String                                                                                                              ;
; rx_pld_pcs_if_pcs_side_block_sel            ; eight_g_pcs                                                      ; String                                                                                                              ;
; rx_pld_pcs_if_pld_side_data_source          ; pld                                                              ; String                                                                                                              ;
; rx_pld_pcs_if_use_default_base_address      ; true                                                             ; String                                                                                                              ;
; rx_pld_pcs_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                      ;
; tx_pcs_pma_if_selectpcs                     ; eight_g_pcs                                                      ; String                                                                                                              ;
; tx_pcs_pma_if_use_default_base_address      ; true                                                             ; String                                                                                                              ;
; tx_pcs_pma_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                      ;
; tx_pld_pcs_if_is_8g_0ppm                    ; false                                                            ; String                                                                                                              ;
; tx_pld_pcs_if_pld_side_data_source          ; pld                                                              ; String                                                                                                              ;
; tx_pld_pcs_if_use_default_base_address      ; true                                                             ; String                                                                                                              ;
; tx_pld_pcs_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                      ;
; bonded_lanes                                ; 1                                                                ; Signed Integer                                                                                                      ;
; pma_reserved_ch                             ; -1                                                               ; String                                                                                                              ;
; request_dcd                                 ; 1                                                                ; Signed Integer                                                                                                      ;
; request_vrc                                 ; 0                                                                ; Signed Integer                                                                                                      ;
; request_offset                              ; 1                                                                ; Signed Integer                                                                                                      ;
; cvp_en_iocsr                                ; false                                                            ; String                                                                                                              ;
+---------------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma ;
+-------------------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value            ; Type                                                                                                                                                                                                 ;
+-------------------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rx_enable                     ; 0                ; Signed Integer                                                                                                                                                                                       ;
; tx_enable                     ; 1                ; Signed Integer                                                                                                                                                                                       ;
; bonded_lanes                  ; 1                ; Signed Integer                                                                                                                                                                                       ;
; bonding_master_ch             ; 0                ; Signed Integer                                                                                                                                                                                       ;
; pma_bonding_master            ; 0                ; String                                                                                                                                                                                               ;
; bonding_master_only           ; -1               ; String                                                                                                                                                                                               ;
; channel_number                ; 0                ; Signed Integer                                                                                                                                                                                       ;
; plls                          ; 1                ; Signed Integer                                                                                                                                                                                       ;
; pll_sel                       ; 0                ; Signed Integer                                                                                                                                                                                       ;
; pma_prot_mode                 ; basic            ; String                                                                                                                                                                                               ;
; pma_mode                      ; 20               ; Signed Integer                                                                                                                                                                                       ;
; base_data_rate                ; 1250 Mbps        ; String                                                                                                                                                                                               ;
; pma_data_rate                 ; 1250 Mbps        ; String                                                                                                                                                                                               ;
; cdr_reconfig                  ; 0                ; Signed Integer                                                                                                                                                                                       ;
; cdr_reference_clock_frequency ; 125.0 MHz        ; String                                                                                                                                                                                               ;
; cdr_refclk_cnt                ; 1                ; Signed Integer                                                                                                                                                                                       ;
; cdr_refclk_sel                ; 0                ; Signed Integer                                                                                                                                                                                       ;
; deser_enable_bit_slip         ; false            ; String                                                                                                                                                                                               ;
; auto_negotiation              ; false            ; String                                                                                                                                                                                               ;
; tx_clk_div                    ; 1                ; Signed Integer                                                                                                                                                                                       ;
; pcie_rst                      ; normal_reset     ; String                                                                                                                                                                                               ;
; fref_vco_bypass               ; NORMAL_OPERATION ; String                                                                                                                                                                                               ;
; sd_on                         ; 16               ; Signed Integer                                                                                                                                                                                       ;
; pdb_sd                        ; true             ; String                                                                                                                                                                                               ;
; pma_bonding_mode              ; x1               ; String                                                                                                                                                                                               ;
; external_master_cgb           ; 0                ; Signed Integer                                                                                                                                                                                       ;
; cvp_en_iocsr                  ; false            ; String                                                                                                                                                                                               ;
+-------------------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma ;
+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value            ; Type                                                                                                                                                                                                                             ;
+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bonded_lanes          ; 1                ; Signed Integer                                                                                                                                                                                                                   ;
; bonding_master_ch_num ; 0                ; String                                                                                                                                                                                                                           ;
; bonding_master_only   ; -1               ; String                                                                                                                                                                                                                           ;
; base_data_rate        ; 1250 Mbps        ; String                                                                                                                                                                                                                           ;
; data_rate             ; 1250 Mbps        ; String                                                                                                                                                                                                                           ;
; mode                  ; 20               ; Signed Integer                                                                                                                                                                                                                   ;
; channel_number        ; 0                ; Signed Integer                                                                                                                                                                                                                   ;
; ser_loopback          ; false            ; String                                                                                                                                                                                                                           ;
; auto_negotiation      ; false            ; String                                                                                                                                                                                                                           ;
; plls                  ; 1                ; Signed Integer                                                                                                                                                                                                                   ;
; pll_sel               ; 0                ; Signed Integer                                                                                                                                                                                                                   ;
; pclksel               ; local_pclk       ; String                                                                                                                                                                                                                           ;
; ht_delay_sel          ; false            ; String                                                                                                                                                                                                                           ;
; rx_det_pdb            ; false            ; String                                                                                                                                                                                                                           ;
; tx_clk_div            ; 1                ; Signed Integer                                                                                                                                                                                                                   ;
; pcie_rst              ; normal_reset     ; String                                                                                                                                                                                                                           ;
; fref_vco_bypass       ; NORMAL_OPERATION ; String                                                                                                                                                                                                                           ;
; pma_width             ; 20               ; Signed Integer                                                                                                                                                                                                                   ;
; pma_bonding_mode      ; x1               ; String                                                                                                                                                                                                                           ;
; pma_direct            ; false            ; String                                                                                                                                                                                                                           ;
; external_master_cgb   ; 0                ; Signed Integer                                                                                                                                                                                                                   ;
; fir_coeff_ctrl_sel    ; ram_ctl          ; String                                                                                                                                                                                                                           ;
+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst ;
+---------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value            ; Type                                                                                                                                                                                                                                                                              ;
+---------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mode                ; 20               ; Signed Integer                                                                                                                                                                                                                                                                    ;
; channel_number      ; 0                ; Signed Integer                                                                                                                                                                                                                                                                    ;
; auto_negotiation    ; false            ; String                                                                                                                                                                                                                                                                            ;
; plls                ; 1                ; Signed Integer                                                                                                                                                                                                                                                                    ;
; pll_sel             ; 0                ; Signed Integer                                                                                                                                                                                                                                                                    ;
; ser_loopback        ; false            ; String                                                                                                                                                                                                                                                                            ;
; ht_delay_sel        ; false            ; String                                                                                                                                                                                                                                                                            ;
; tx_pma_type         ; SINGLE_CHANNEL   ; String                                                                                                                                                                                                                                                                            ;
; base_data_rate      ; 1250 Mbps        ; String                                                                                                                                                                                                                                                                            ;
; data_rate           ; 1250 Mbps        ; String                                                                                                                                                                                                                                                                            ;
; rx_det_pdb          ; false            ; String                                                                                                                                                                                                                                                                            ;
; tx_clk_div          ; 1                ; Signed Integer                                                                                                                                                                                                                                                                    ;
; pcie_rst            ; normal_reset     ; String                                                                                                                                                                                                                                                                            ;
; fref_vco_bypass     ; NORMAL_OPERATION ; String                                                                                                                                                                                                                                                                            ;
; enable_dcd          ; 1                ; Signed Integer                                                                                                                                                                                                                                                                    ;
; pma_bonding_mode    ; x1               ; String                                                                                                                                                                                                                                                                            ;
; bonded_lanes        ; 1                ; Signed Integer                                                                                                                                                                                                                                                                    ;
; pma_direct          ; false            ; String                                                                                                                                                                                                                                                                            ;
; external_master_cgb ; 0                ; Signed Integer                                                                                                                                                                                                                                                                    ;
; fir_coeff_ctrl_sel  ; ram_ctl          ; String                                                                                                                                                                                                                                                                            ;
+---------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs ;
+---------------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                              ; Value                                                            ; Type                                                                                                                                   ;
+---------------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; bonded_lanes                                ; 1                                                                ; Signed Integer                                                                                                                         ;
; bonding_master_ch                           ; 0                                                                ; Signed Integer                                                                                                                         ;
; enable_8g_rx                                ; false                                                            ; String                                                                                                                                 ;
; enable_8g_tx                                ; true                                                             ; String                                                                                                                                 ;
; enable_dyn_reconfig                         ; false                                                            ; String                                                                                                                                 ;
; enable_gen12_pipe                           ; false                                                            ; String                                                                                                                                 ;
; channel_number                              ; 0                                                                ; Signed Integer                                                                                                                         ;
; enable_pma_direct_tx                        ; false                                                            ; String                                                                                                                                 ;
; enable_pma_direct_rx                        ; false                                                            ; String                                                                                                                                 ;
; pcs8g_rx_agg_block_sel                      ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_auto_error_replacement             ; <auto_any>                                                       ; String                                                                                                                                 ;
; pcs8g_rx_auto_speed_nego                    ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_bist_ver                           ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_bist_ver_clr_flag                  ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_bit_reversal                       ; dis_bit_reversal                                                 ; String                                                                                                                                 ;
; pcs8g_rx_bo_pad                             ; 0000000000                                                       ; Unsigned Binary                                                                                                                        ;
; pcs8g_rx_bo_pattern                         ; 00000000000000000000                                             ; Unsigned Binary                                                                                                                        ;
; pcs8g_rx_bypass_pipeline_reg                ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_byte_deserializer                  ; dis_bds                                                          ; String                                                                                                                                 ;
; pcs8g_rx_byte_order                         ; dis_bo                                                           ; String                                                                                                                                 ;
; pcs8g_rx_cdr_ctrl                           ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_cdr_ctrl_rxvalid_mask              ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_cid_pattern                        ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_cid_pattern_len                    ; 00000000                                                         ; Unsigned Binary                                                                                                                        ;
; pcs8g_rx_clkcmp_pattern_n                   ; 00000000000000000000                                             ; Unsigned Binary                                                                                                                        ;
; pcs8g_rx_clkcmp_pattern_p                   ; 00000000000000000000                                             ; Unsigned Binary                                                                                                                        ;
; pcs8g_rx_clock_gate_bds_dec_asn             ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_clock_gate_bist                    ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_clock_gate_byteorder               ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_clock_gate_cdr_eidle               ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_clock_gate_dskw_rd                 ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_clock_gate_dw_dskw_wr              ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_clock_gate_dw_pc_wrclk             ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_clock_gate_dw_rm_rd                ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_clock_gate_dw_rm_wr                ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_clock_gate_dw_wa                   ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_clock_gate_pc_rdclk                ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_clock_gate_prbs                    ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_clock_gate_sw_dskw_wr              ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_clock_gate_sw_pc_wrclk             ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_clock_gate_sw_rm_rd                ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_clock_gate_sw_rm_wr                ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_clock_gate_sw_wa                   ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_comp_fifo_rst_pld_ctrl             ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_deskew                             ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_deskew_pattern                     ; 1101101000                                                       ; Unsigned Binary                                                                                                                        ;
; pcs8g_rx_deskew_prog_pattern_only           ; dis_deskew_prog_pat_only                                         ; String                                                                                                                                 ;
; pcs8g_rx_dw_one_or_two_symbol_bo            ; donot_care_one_two_bo                                            ; String                                                                                                                                 ;
; pcs8g_rx_eidle_entry_eios                   ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_eidle_entry_iei                    ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_eidle_entry_sd                     ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_eightb_tenb_decoder                ; dis_8b10b                                                        ; String                                                                                                                                 ;
; pcs8g_rx_eightbtenb_decoder_output_sel      ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_err_flags_sel                      ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_fixed_pat_det                      ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_fixed_pat_num                      ; 1111                                                             ; Unsigned Binary                                                                                                                        ;
; pcs8g_rx_force_signal_detect                ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_hip_mode                           ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_ibm_invalid_code                   ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_invalid_code_flag_only             ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_mask_cnt                           ; 1100100000                                                       ; Unsigned Binary                                                                                                                        ;
; pcs8g_rx_pad_or_edb_error_replace           ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_pc_fifo_rst_pld_ctrl               ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_pcs_bypass                         ; dis_pcs_bypass                                                   ; String                                                                                                                                 ;
; pcs8g_rx_phase_compensation_fifo            ; low_latency                                                      ; String                                                                                                                                 ;
; pcs8g_rx_pipe_if_enable                     ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_pma_done_count                     ; 000000000000000000                                               ; Unsigned Binary                                                                                                                        ;
; pcs8g_rx_pma_dw                             ; twenty_bit                                                       ; String                                                                                                                                 ;
; pcs8g_rx_polarity_inversion                 ; dis_pol_inv                                                      ; String                                                                                                                                 ;
; pcs8g_rx_polinv_8b10b_dec                   ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_prbs_ver                           ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_prbs_ver_clr_flag                  ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_prot_mode                          ; basic                                                            ; String                                                                                                                                 ;
; pcs8g_rx_rate_match                         ; dis_rm                                                           ; String                                                                                                                                 ;
; pcs8g_rx_re_bo_on_wa                        ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_runlength_check                    ; en_runlength_dw                                                  ; String                                                                                                                                 ;
; pcs8g_rx_runlength_val                      ; 011111                                                           ; Unsigned Binary                                                                                                                        ;
; pcs8g_rx_rx_clk1                            ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_rx_clk2                            ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_rx_clk_free_running                ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_rx_pcs_urst                        ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_rx_rcvd_clk                        ; rcvd_clk_rcvd_clk                                                ; String                                                                                                                                 ;
; pcs8g_rx_rx_rd_clk                          ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_rx_refclk                          ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_rx_wr_clk                          ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_sup_mode                           ; user_mode                                                        ; String                                                                                                                                 ;
; pcs8g_rx_symbol_swap                        ; dis_symbol_swap                                                  ; String                                                                                                                                 ;
; pcs8g_rx_test_bus_sel                       ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_test_mode                          ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_tx_rx_parallel_loopback            ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_use_default_base_address           ; true                                                             ; String                                                                                                                                 ;
; pcs8g_rx_user_base_address                  ; 0                                                                ; Signed Integer                                                                                                                         ;
; pcs8g_rx_wa_boundary_lock_ctrl              ; bit_slip                                                         ; String                                                                                                                                 ;
; pcs8g_rx_wa_clk_slip_spacing                ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_wa_clk_slip_spacing_data           ; 0000010000                                                       ; Unsigned Binary                                                                                                                        ;
; pcs8g_rx_wa_det_latency_sync_status_beh     ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_wa_disp_err_flag                   ; dis_disp_err_flag                                                ; String                                                                                                                                 ;
; pcs8g_rx_wa_kchar                           ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_wa_pd                              ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_wa_pd_data                         ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                        ;
; pcs8g_rx_wa_pd_polarity                     ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_wa_pld_controlled                  ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_wa_renumber_data                   ; 0000011                                                          ; Unsigned Binary                                                                                                                        ;
; pcs8g_rx_wa_rgnumber_data                   ; 00000011                                                         ; Unsigned Binary                                                                                                                        ;
; pcs8g_rx_wa_rknumber_data                   ; 00000011                                                         ; Unsigned Binary                                                                                                                        ;
; pcs8g_rx_wa_rosnumber_data                  ; 00                                                               ; Unsigned Binary                                                                                                                        ;
; pcs8g_rx_wa_rvnumber_data                   ; 0000000000000                                                    ; Unsigned Binary                                                                                                                        ;
; pcs8g_rx_wa_sync_sm_ctrl                    ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_rx_wait_cnt                           ; 00000000                                                         ; Unsigned Binary                                                                                                                        ;
; pcs8g_tx_agg_block_sel                      ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_auto_speed_nego_gen2               ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_bist_gen                           ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_bit_reversal                       ; dis_bit_reversal                                                 ; String                                                                                                                                 ;
; pcs8g_tx_bypass_pipeline_reg                ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_byte_serializer                    ; dis_bs                                                           ; String                                                                                                                                 ;
; pcs8g_tx_cid_pattern                        ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_cid_pattern_len                    ; 00000000                                                         ; Unsigned Binary                                                                                                                        ;
; pcs8g_tx_clock_gate_bist                    ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_clock_gate_bs_enc                  ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_clock_gate_dw_fifowr               ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_clock_gate_fiford                  ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_clock_gate_prbs                    ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_clock_gate_sw_fifowr               ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_data_selection_8b10b_encoder_input ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_dynamic_clk_switch                 ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_eightb_tenb_disp_ctrl              ; dis_disp_ctrl                                                    ; String                                                                                                                                 ;
; pcs8g_tx_eightb_tenb_encoder                ; dis_8b10b                                                        ; String                                                                                                                                 ;
; pcs8g_tx_force_echar                        ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_force_kchar                        ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_hip_mode                           ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_pcfifo_urst                        ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_pcs_bypass                         ; dis_pcs_bypass                                                   ; String                                                                                                                                 ;
; pcs8g_tx_phase_compensation_fifo            ; low_latency                                                      ; String                                                                                                                                 ;
; pcs8g_tx_phfifo_write_clk_sel               ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_pma_dw                             ; twenty_bit                                                       ; String                                                                                                                                 ;
; pcs8g_tx_polarity_inversion                 ; dis_polinv                                                       ; String                                                                                                                                 ;
; pcs8g_tx_prbs_gen                           ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_prot_mode                          ; basic                                                            ; String                                                                                                                                 ;
; pcs8g_tx_refclk_b_clk_sel                   ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_revloop_back_rm                    ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_sup_mode                           ; user_mode                                                        ; String                                                                                                                                 ;
; pcs8g_tx_symbol_swap                        ; dis_symbol_swap                                                  ; String                                                                                                                                 ;
; pcs8g_tx_test_mode                          ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_tx_bitslip                         ; dis_tx_bitslip                                                   ; String                                                                                                                                 ;
; pcs8g_tx_tx_compliance_controlled_disparity ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_txclk_freerun                      ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_txpcs_urst                         ; <auto_single>                                                    ; String                                                                                                                                 ;
; pcs8g_tx_use_default_base_address           ; true                                                             ; String                                                                                                                                 ;
; pcs8g_tx_user_base_address                  ; 0                                                                ; Signed Integer                                                                                                                         ;
; com_pcs_pma_if_auto_speed_ena               ; dis_auto_speed_ena                                               ; String                                                                                                                                 ;
; com_pcs_pma_if_force_freqdet                ; force_freqdet_dis                                                ; String                                                                                                                                 ;
; com_pcs_pma_if_func_mode                    ; eightg_only_pld                                                  ; String                                                                                                                                 ;
; com_pcs_pma_if_pipe_if_g3pcs                ; <auto_single>                                                    ; String                                                                                                                                 ;
; com_pcs_pma_if_pma_if_dft_en                ; dft_dis                                                          ; String                                                                                                                                 ;
; com_pcs_pma_if_pma_if_dft_val               ; dft_0                                                            ; String                                                                                                                                 ;
; com_pcs_pma_if_ppm_cnt_rst                  ; <auto_single>                                                    ; String                                                                                                                                 ;
; com_pcs_pma_if_ppm_deassert_early           ; <auto_single>                                                    ; String                                                                                                                                 ;
; com_pcs_pma_if_ppm_gen1_2_cnt               ; <auto_single>                                                    ; String                                                                                                                                 ;
; com_pcs_pma_if_ppm_post_eidle_delay         ; <auto_single>                                                    ; String                                                                                                                                 ;
; com_pcs_pma_if_ppmsel                       ; ppmsel_1000                                                      ; String                                                                                                                                 ;
; com_pcs_pma_if_prot_mode                    ; other_protocols                                                  ; String                                                                                                                                 ;
; com_pcs_pma_if_selectpcs                    ; eight_g_pcs                                                      ; String                                                                                                                                 ;
; com_pcs_pma_if_sup_mode                     ; user_mode                                                        ; String                                                                                                                                 ;
; com_pcs_pma_if_use_default_base_address     ; true                                                             ; String                                                                                                                                 ;
; com_pcs_pma_if_user_base_address            ; 0                                                                ; Signed Integer                                                                                                                         ;
; com_pld_pcs_if_hip_enable                   ; hip_disable                                                      ; String                                                                                                                                 ;
; com_pld_pcs_if_hrdrstctrl_en_cfg            ; hrst_dis_cfg                                                     ; String                                                                                                                                 ;
; com_pld_pcs_if_hrdrstctrl_en_cfgusr         ; hrst_dis_cfgusr                                                  ; String                                                                                                                                 ;
; com_pld_pcs_if_pld_side_data_source         ; pld                                                              ; String                                                                                                                                 ;
; com_pld_pcs_if_pld_side_reserved_source0    ; pld_res0                                                         ; String                                                                                                                                 ;
; com_pld_pcs_if_pld_side_reserved_source1    ; pld_res1                                                         ; String                                                                                                                                 ;
; com_pld_pcs_if_pld_side_reserved_source10   ; pld_res10                                                        ; String                                                                                                                                 ;
; com_pld_pcs_if_pld_side_reserved_source11   ; pld_res11                                                        ; String                                                                                                                                 ;
; com_pld_pcs_if_pld_side_reserved_source2    ; pld_res2                                                         ; String                                                                                                                                 ;
; com_pld_pcs_if_pld_side_reserved_source3    ; pld_res3                                                         ; String                                                                                                                                 ;
; com_pld_pcs_if_pld_side_reserved_source4    ; pld_res4                                                         ; String                                                                                                                                 ;
; com_pld_pcs_if_pld_side_reserved_source5    ; pld_res5                                                         ; String                                                                                                                                 ;
; com_pld_pcs_if_pld_side_reserved_source6    ; pld_res6                                                         ; String                                                                                                                                 ;
; com_pld_pcs_if_pld_side_reserved_source7    ; pld_res7                                                         ; String                                                                                                                                 ;
; com_pld_pcs_if_pld_side_reserved_source8    ; pld_res8                                                         ; String                                                                                                                                 ;
; com_pld_pcs_if_pld_side_reserved_source9    ; pld_res9                                                         ; String                                                                                                                                 ;
; com_pld_pcs_if_testbus_sel                  ; eight_g_pcs                                                      ; String                                                                                                                                 ;
; com_pld_pcs_if_use_default_base_address     ; true                                                             ; String                                                                                                                                 ;
; com_pld_pcs_if_user_base_address            ; 0                                                                ; Signed Integer                                                                                                                         ;
; com_pld_pcs_if_usrmode_sel4rst              ; usermode                                                         ; String                                                                                                                                 ;
; pipe12_elec_idle_delay_val                  ; 000                                                              ; Unsigned Binary                                                                                                                        ;
; pipe12_elecidle_delay                       ; elec_idle_delay                                                  ; String                                                                                                                                 ;
; pipe12_error_replace_pad                    ; <auto_single>                                                    ; String                                                                                                                                 ;
; pipe12_hip_mode                             ; <auto_single>                                                    ; String                                                                                                                                 ;
; pipe12_ind_error_reporting                  ; <auto_single>                                                    ; String                                                                                                                                 ;
; pipe12_phy_status_delay                     ; phystatus_delay                                                  ; String                                                                                                                                 ;
; pipe12_phystatus_delay_val                  ; 000                                                              ; Unsigned Binary                                                                                                                        ;
; pipe12_phystatus_rst_toggle                 ; <auto_single>                                                    ; String                                                                                                                                 ;
; pipe12_pipe_byte_de_serializer_en           ; <auto_single>                                                    ; String                                                                                                                                 ;
; pipe12_prot_mode                            ; <auto_single>                                                    ; String                                                                                                                                 ;
; pipe12_rpre_emph_a_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                        ;
; pipe12_rpre_emph_b_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                        ;
; pipe12_rpre_emph_c_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                        ;
; pipe12_rpre_emph_d_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                        ;
; pipe12_rpre_emph_e_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                        ;
; pipe12_rpre_emph_settings                   ; 000000                                                           ; Unsigned Binary                                                                                                                        ;
; pipe12_rvod_sel_a_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                        ;
; pipe12_rvod_sel_b_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                        ;
; pipe12_rvod_sel_c_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                        ;
; pipe12_rvod_sel_d_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                        ;
; pipe12_rvod_sel_e_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                        ;
; pipe12_rvod_sel_settings                    ; 000000                                                           ; Unsigned Binary                                                                                                                        ;
; pipe12_rx_pipe_enable                       ; <auto_single>                                                    ; String                                                                                                                                 ;
; pipe12_rxdetect_bypass                      ; <auto_single>                                                    ; String                                                                                                                                 ;
; pipe12_sup_mode                             ; user_mode                                                        ; String                                                                                                                                 ;
; pipe12_tx_pipe_enable                       ; <auto_single>                                                    ; String                                                                                                                                 ;
; pipe12_txswing                              ; <auto_single>                                                    ; String                                                                                                                                 ;
; pipe12_use_default_base_address             ; true                                                             ; String                                                                                                                                 ;
; pipe12_user_base_address                    ; 0                                                                ; Signed Integer                                                                                                                         ;
; rx_pcs_pma_if_clkslip_sel                   ; pld                                                              ; String                                                                                                                                 ;
; rx_pcs_pma_if_prot_mode                     ; other_protocols                                                  ; String                                                                                                                                 ;
; rx_pcs_pma_if_selectpcs                     ; eight_g_pcs                                                      ; String                                                                                                                                 ;
; rx_pcs_pma_if_use_default_base_address      ; true                                                             ; String                                                                                                                                 ;
; rx_pcs_pma_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                         ;
; rx_pld_pcs_if_is_8g_0ppm                    ; false                                                            ; String                                                                                                                                 ;
; rx_pld_pcs_if_pcs_side_block_sel            ; eight_g_pcs                                                      ; String                                                                                                                                 ;
; rx_pld_pcs_if_pld_side_data_source          ; pld                                                              ; String                                                                                                                                 ;
; rx_pld_pcs_if_use_default_base_address      ; true                                                             ; String                                                                                                                                 ;
; rx_pld_pcs_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                         ;
; tx_pcs_pma_if_selectpcs                     ; eight_g_pcs                                                      ; String                                                                                                                                 ;
; tx_pcs_pma_if_use_default_base_address      ; true                                                             ; String                                                                                                                                 ;
; tx_pcs_pma_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                         ;
; tx_pld_pcs_if_is_8g_0ppm                    ; false                                                            ; String                                                                                                                                 ;
; tx_pld_pcs_if_pld_side_data_source          ; pld                                                              ; String                                                                                                                                 ;
; tx_pld_pcs_if_use_default_base_address      ; true                                                             ; String                                                                                                                                 ;
; tx_pld_pcs_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                         ;
+---------------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch ;
+---------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                              ; Value                                                            ; Type                                                                                                                                                                  ;
+---------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_8g_rx                                ; false                                                            ; String                                                                                                                                                                ;
; enable_8g_tx                                ; true                                                             ; String                                                                                                                                                                ;
; enable_dyn_reconfig                         ; false                                                            ; String                                                                                                                                                                ;
; enable_gen12_pipe                           ; false                                                            ; String                                                                                                                                                                ;
; channel_number                              ; 0                                                                ; Signed Integer                                                                                                                                                        ;
; enable_pma_direct_tx                        ; false                                                            ; String                                                                                                                                                                ;
; enable_pma_direct_rx                        ; false                                                            ; String                                                                                                                                                                ;
; pcs8g_rx_agg_block_sel                      ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_auto_error_replacement             ; <auto_any>                                                       ; String                                                                                                                                                                ;
; pcs8g_rx_auto_speed_nego                    ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_bist_ver                           ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_bist_ver_clr_flag                  ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_bit_reversal                       ; dis_bit_reversal                                                 ; String                                                                                                                                                                ;
; pcs8g_rx_bo_pad                             ; 0000000000                                                       ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_rx_bo_pattern                         ; 00000000000000000000                                             ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_rx_bypass_pipeline_reg                ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_byte_deserializer                  ; dis_bds                                                          ; String                                                                                                                                                                ;
; pcs8g_rx_byte_order                         ; dis_bo                                                           ; String                                                                                                                                                                ;
; pcs8g_rx_cdr_ctrl                           ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_cdr_ctrl_rxvalid_mask              ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_cid_pattern                        ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_cid_pattern_len                    ; 00000000                                                         ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_rx_clkcmp_pattern_n                   ; 00000000000000000000                                             ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_rx_clkcmp_pattern_p                   ; 00000000000000000000                                             ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_rx_clock_gate_bds_dec_asn             ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_clock_gate_bist                    ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_clock_gate_byteorder               ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_clock_gate_cdr_eidle               ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_clock_gate_dskw_rd                 ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_clock_gate_dw_dskw_wr              ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_clock_gate_dw_pc_wrclk             ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_clock_gate_dw_rm_rd                ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_clock_gate_dw_rm_wr                ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_clock_gate_dw_wa                   ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_clock_gate_pc_rdclk                ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_clock_gate_prbs                    ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_clock_gate_sw_dskw_wr              ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_clock_gate_sw_pc_wrclk             ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_clock_gate_sw_rm_rd                ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_clock_gate_sw_rm_wr                ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_clock_gate_sw_wa                   ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_comp_fifo_rst_pld_ctrl             ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_ctrl_plane_bonding_compensation    ; dis_compensation                                                 ; String                                                                                                                                                                ;
; pcs8g_rx_ctrl_plane_bonding_consumption     ; individual                                                       ; String                                                                                                                                                                ;
; pcs8g_rx_ctrl_plane_bonding_distribution    ; not_master_chnl_distr                                            ; String                                                                                                                                                                ;
; pcs8g_rx_deskew                             ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_deskew_pattern                     ; 1101101000                                                       ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_rx_deskew_prog_pattern_only           ; dis_deskew_prog_pat_only                                         ; String                                                                                                                                                                ;
; pcs8g_rx_dw_one_or_two_symbol_bo            ; donot_care_one_two_bo                                            ; String                                                                                                                                                                ;
; pcs8g_rx_eidle_entry_eios                   ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_eidle_entry_iei                    ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_eidle_entry_sd                     ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_eightb_tenb_decoder                ; dis_8b10b                                                        ; String                                                                                                                                                                ;
; pcs8g_rx_eightbtenb_decoder_output_sel      ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_err_flags_sel                      ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_fixed_pat_det                      ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_fixed_pat_num                      ; 1111                                                             ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_rx_force_signal_detect                ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_hip_mode                           ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_ibm_invalid_code                   ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_invalid_code_flag_only             ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_mask_cnt                           ; 1100100000                                                       ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_rx_pad_or_edb_error_replace           ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_pc_fifo_rst_pld_ctrl               ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_pcs_bypass                         ; dis_pcs_bypass                                                   ; String                                                                                                                                                                ;
; pcs8g_rx_phase_compensation_fifo            ; low_latency                                                      ; String                                                                                                                                                                ;
; pcs8g_rx_pipe_if_enable                     ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_pma_done_count                     ; 000000000000000000                                               ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_rx_pma_dw                             ; twenty_bit                                                       ; String                                                                                                                                                                ;
; pcs8g_rx_polarity_inversion                 ; dis_pol_inv                                                      ; String                                                                                                                                                                ;
; pcs8g_rx_polinv_8b10b_dec                   ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_prbs_ver                           ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_prbs_ver_clr_flag                  ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_prot_mode                          ; basic                                                            ; String                                                                                                                                                                ;
; pcs8g_rx_rate_match                         ; dis_rm                                                           ; String                                                                                                                                                                ;
; pcs8g_rx_re_bo_on_wa                        ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_runlength_check                    ; en_runlength_dw                                                  ; String                                                                                                                                                                ;
; pcs8g_rx_runlength_val                      ; 011111                                                           ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_rx_rx_clk1                            ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_rx_clk2                            ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_rx_clk_free_running                ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_rx_pcs_urst                        ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_rx_rcvd_clk                        ; rcvd_clk_rcvd_clk                                                ; String                                                                                                                                                                ;
; pcs8g_rx_rx_rd_clk                          ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_rx_refclk                          ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_rx_wr_clk                          ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_sup_mode                           ; user_mode                                                        ; String                                                                                                                                                                ;
; pcs8g_rx_symbol_swap                        ; dis_symbol_swap                                                  ; String                                                                                                                                                                ;
; pcs8g_rx_test_bus_sel                       ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_test_mode                          ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_tx_rx_parallel_loopback            ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_use_default_base_address           ; true                                                             ; String                                                                                                                                                                ;
; pcs8g_rx_user_base_address                  ; 0                                                                ; Signed Integer                                                                                                                                                        ;
; pcs8g_rx_wa_boundary_lock_ctrl              ; bit_slip                                                         ; String                                                                                                                                                                ;
; pcs8g_rx_wa_clk_slip_spacing                ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_wa_clk_slip_spacing_data           ; 0000010000                                                       ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_rx_wa_det_latency_sync_status_beh     ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_wa_disp_err_flag                   ; dis_disp_err_flag                                                ; String                                                                                                                                                                ;
; pcs8g_rx_wa_kchar                           ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_wa_pd                              ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_wa_pd_data                         ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_rx_wa_pd_polarity                     ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_wa_pld_controlled                  ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_wa_renumber_data                   ; 0000011                                                          ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_rx_wa_rgnumber_data                   ; 00000011                                                         ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_rx_wa_rknumber_data                   ; 00000011                                                         ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_rx_wa_rosnumber_data                  ; 00                                                               ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_rx_wa_rvnumber_data                   ; 0000000000000                                                    ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_rx_wa_sync_sm_ctrl                    ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_rx_wait_cnt                           ; 00000000                                                         ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_tx_agg_block_sel                      ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_auto_speed_nego_gen2               ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_bist_gen                           ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_bit_reversal                       ; dis_bit_reversal                                                 ; String                                                                                                                                                                ;
; pcs8g_tx_bypass_pipeline_reg                ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_byte_serializer                    ; dis_bs                                                           ; String                                                                                                                                                                ;
; pcs8g_tx_cid_pattern                        ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_cid_pattern_len                    ; 00000000                                                         ; Unsigned Binary                                                                                                                                                       ;
; pcs8g_tx_clock_gate_bist                    ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_clock_gate_bs_enc                  ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_clock_gate_dw_fifowr               ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_clock_gate_fiford                  ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_clock_gate_prbs                    ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_clock_gate_sw_fifowr               ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_ctrl_plane_bonding_compensation    ; dis_compensation                                                 ; String                                                                                                                                                                ;
; pcs8g_tx_ctrl_plane_bonding_consumption     ; individual                                                       ; String                                                                                                                                                                ;
; pcs8g_tx_ctrl_plane_bonding_distribution    ; not_master_chnl_distr                                            ; String                                                                                                                                                                ;
; pcs8g_tx_data_selection_8b10b_encoder_input ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_dynamic_clk_switch                 ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_eightb_tenb_disp_ctrl              ; dis_disp_ctrl                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_eightb_tenb_encoder                ; dis_8b10b                                                        ; String                                                                                                                                                                ;
; pcs8g_tx_force_echar                        ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_force_kchar                        ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_hip_mode                           ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_pcfifo_urst                        ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_pcs_bypass                         ; dis_pcs_bypass                                                   ; String                                                                                                                                                                ;
; pcs8g_tx_phase_compensation_fifo            ; low_latency                                                      ; String                                                                                                                                                                ;
; pcs8g_tx_phfifo_write_clk_sel               ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_pma_dw                             ; twenty_bit                                                       ; String                                                                                                                                                                ;
; pcs8g_tx_polarity_inversion                 ; dis_polinv                                                       ; String                                                                                                                                                                ;
; pcs8g_tx_prbs_gen                           ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_prot_mode                          ; basic                                                            ; String                                                                                                                                                                ;
; pcs8g_tx_refclk_b_clk_sel                   ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_revloop_back_rm                    ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_sup_mode                           ; user_mode                                                        ; String                                                                                                                                                                ;
; pcs8g_tx_symbol_swap                        ; dis_symbol_swap                                                  ; String                                                                                                                                                                ;
; pcs8g_tx_test_mode                          ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_tx_bitslip                         ; dis_tx_bitslip                                                   ; String                                                                                                                                                                ;
; pcs8g_tx_tx_compliance_controlled_disparity ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_txclk_freerun                      ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_txpcs_urst                         ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pcs8g_tx_use_default_base_address           ; true                                                             ; String                                                                                                                                                                ;
; pcs8g_tx_user_base_address                  ; 0                                                                ; Signed Integer                                                                                                                                                        ;
; com_pcs_pma_if_auto_speed_ena               ; dis_auto_speed_ena                                               ; String                                                                                                                                                                ;
; com_pcs_pma_if_force_freqdet                ; force_freqdet_dis                                                ; String                                                                                                                                                                ;
; com_pcs_pma_if_func_mode                    ; eightg_only_pld                                                  ; String                                                                                                                                                                ;
; com_pcs_pma_if_pipe_if_g3pcs                ; <auto_single>                                                    ; String                                                                                                                                                                ;
; com_pcs_pma_if_pma_if_dft_en                ; dft_dis                                                          ; String                                                                                                                                                                ;
; com_pcs_pma_if_pma_if_dft_val               ; dft_0                                                            ; String                                                                                                                                                                ;
; com_pcs_pma_if_ppm_cnt_rst                  ; <auto_single>                                                    ; String                                                                                                                                                                ;
; com_pcs_pma_if_ppm_deassert_early           ; <auto_single>                                                    ; String                                                                                                                                                                ;
; com_pcs_pma_if_ppm_gen1_2_cnt               ; <auto_single>                                                    ; String                                                                                                                                                                ;
; com_pcs_pma_if_ppm_post_eidle_delay         ; <auto_single>                                                    ; String                                                                                                                                                                ;
; com_pcs_pma_if_ppmsel                       ; ppmsel_1000                                                      ; String                                                                                                                                                                ;
; com_pcs_pma_if_prot_mode                    ; other_protocols                                                  ; String                                                                                                                                                                ;
; com_pcs_pma_if_selectpcs                    ; eight_g_pcs                                                      ; String                                                                                                                                                                ;
; com_pcs_pma_if_sup_mode                     ; user_mode                                                        ; String                                                                                                                                                                ;
; com_pcs_pma_if_use_default_base_address     ; true                                                             ; String                                                                                                                                                                ;
; com_pcs_pma_if_user_base_address            ; 0                                                                ; Signed Integer                                                                                                                                                        ;
; com_pld_pcs_if_hip_enable                   ; hip_disable                                                      ; String                                                                                                                                                                ;
; com_pld_pcs_if_hrdrstctrl_en_cfg            ; hrst_dis_cfg                                                     ; String                                                                                                                                                                ;
; com_pld_pcs_if_hrdrstctrl_en_cfgusr         ; hrst_dis_cfgusr                                                  ; String                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_data_source         ; pld                                                              ; String                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source0    ; pld_res0                                                         ; String                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source1    ; pld_res1                                                         ; String                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source10   ; pld_res10                                                        ; String                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source11   ; pld_res11                                                        ; String                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source2    ; pld_res2                                                         ; String                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source3    ; pld_res3                                                         ; String                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source4    ; pld_res4                                                         ; String                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source5    ; pld_res5                                                         ; String                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source6    ; pld_res6                                                         ; String                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source7    ; pld_res7                                                         ; String                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source8    ; pld_res8                                                         ; String                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source9    ; pld_res9                                                         ; String                                                                                                                                                                ;
; com_pld_pcs_if_testbus_sel                  ; eight_g_pcs                                                      ; String                                                                                                                                                                ;
; com_pld_pcs_if_use_default_base_address     ; true                                                             ; String                                                                                                                                                                ;
; com_pld_pcs_if_user_base_address            ; 0                                                                ; Signed Integer                                                                                                                                                        ;
; com_pld_pcs_if_usrmode_sel4rst              ; usermode                                                         ; String                                                                                                                                                                ;
; pipe12_ctrl_plane_bonding_consumption       ; individual                                                       ; String                                                                                                                                                                ;
; pipe12_elec_idle_delay_val                  ; 000                                                              ; Unsigned Binary                                                                                                                                                       ;
; pipe12_elecidle_delay                       ; elec_idle_delay                                                  ; String                                                                                                                                                                ;
; pipe12_error_replace_pad                    ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pipe12_hip_mode                             ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pipe12_ind_error_reporting                  ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pipe12_phy_status_delay                     ; phystatus_delay                                                  ; String                                                                                                                                                                ;
; pipe12_phystatus_delay_val                  ; 000                                                              ; Unsigned Binary                                                                                                                                                       ;
; pipe12_phystatus_rst_toggle                 ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pipe12_pipe_byte_de_serializer_en           ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pipe12_prot_mode                            ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pipe12_rpre_emph_a_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                                       ;
; pipe12_rpre_emph_b_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                                       ;
; pipe12_rpre_emph_c_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                                       ;
; pipe12_rpre_emph_d_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                                       ;
; pipe12_rpre_emph_e_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                                       ;
; pipe12_rpre_emph_settings                   ; 000000                                                           ; Unsigned Binary                                                                                                                                                       ;
; pipe12_rvod_sel_a_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                                       ;
; pipe12_rvod_sel_b_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                                       ;
; pipe12_rvod_sel_c_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                                       ;
; pipe12_rvod_sel_d_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                                       ;
; pipe12_rvod_sel_e_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                                       ;
; pipe12_rvod_sel_settings                    ; 000000                                                           ; Unsigned Binary                                                                                                                                                       ;
; pipe12_rx_pipe_enable                       ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pipe12_rxdetect_bypass                      ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pipe12_sup_mode                             ; user_mode                                                        ; String                                                                                                                                                                ;
; pipe12_tx_pipe_enable                       ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pipe12_txswing                              ; <auto_single>                                                    ; String                                                                                                                                                                ;
; pipe12_use_default_base_address             ; true                                                             ; String                                                                                                                                                                ;
; pipe12_user_base_address                    ; 0                                                                ; Signed Integer                                                                                                                                                        ;
; rx_pcs_pma_if_clkslip_sel                   ; pld                                                              ; String                                                                                                                                                                ;
; rx_pcs_pma_if_prot_mode                     ; other_protocols                                                  ; String                                                                                                                                                                ;
; rx_pcs_pma_if_selectpcs                     ; eight_g_pcs                                                      ; String                                                                                                                                                                ;
; rx_pcs_pma_if_use_default_base_address      ; true                                                             ; String                                                                                                                                                                ;
; rx_pcs_pma_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                                                        ;
; rx_pld_pcs_if_is_8g_0ppm                    ; false                                                            ; String                                                                                                                                                                ;
; rx_pld_pcs_if_pcs_side_block_sel            ; eight_g_pcs                                                      ; String                                                                                                                                                                ;
; rx_pld_pcs_if_pld_side_data_source          ; pld                                                              ; String                                                                                                                                                                ;
; rx_pld_pcs_if_use_default_base_address      ; true                                                             ; String                                                                                                                                                                ;
; rx_pld_pcs_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                                                        ;
; tx_pcs_pma_if_selectpcs                     ; eight_g_pcs                                                      ; String                                                                                                                                                                ;
; tx_pcs_pma_if_use_default_base_address      ; true                                                             ; String                                                                                                                                                                ;
; tx_pcs_pma_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                                                        ;
; tx_pld_pcs_if_is_8g_0ppm                    ; false                                                            ; String                                                                                                                                                                ;
; tx_pld_pcs_if_pld_side_data_source          ; pld                                                              ; String                                                                                                                                                                ;
; tx_pld_pcs_if_use_default_base_address      ; true                                                             ; String                                                                                                                                                                ;
; tx_pld_pcs_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                                                        ;
+---------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface ;
+--------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                                                                                                                                                                                                                             ;
+--------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avmm_group_channel_index ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; selectpcs                ; eight_g_pcs ; String                                                                                                                                                                                                                                                                                                           ;
; use_default_base_address ; true        ; String                                                                                                                                                                                                                                                                                                           ;
; user_base_address        ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+--------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs ;
+------------------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                                                                                                                                                                                                                   ;
+------------------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; prot_mode                          ; basic                 ; String                                                                                                                                                                                                                                                                 ;
; sup_mode                           ; user_mode             ; String                                                                                                                                                                                                                                                                 ;
; avmm_group_channel_index           ; 0                     ; Signed Integer                                                                                                                                                                                                                                                         ;
; channel_number                     ; 0                     ; Signed Integer                                                                                                                                                                                                                                                         ;
; cid_pattern_len                    ; 00000000              ; Unsigned Binary                                                                                                                                                                                                                                                        ;
; use_default_base_address           ; true                  ; String                                                                                                                                                                                                                                                                 ;
; user_base_address                  ; 0                     ; Signed Integer                                                                                                                                                                                                                                                         ;
; test_mode                          ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; hip_mode                           ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; pma_dw                             ; twenty_bit            ; String                                                                                                                                                                                                                                                                 ;
; pcs_bypass                         ; dis_pcs_bypass        ; String                                                                                                                                                                                                                                                                 ;
; phase_compensation_fifo            ; low_latency           ; String                                                                                                                                                                                                                                                                 ;
; tx_compliance_controlled_disparity ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; force_kchar                        ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; force_echar                        ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; byte_serializer                    ; dis_bs                ; String                                                                                                                                                                                                                                                                 ;
; data_selection_8b10b_encoder_input ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; eightb_tenb_disp_ctrl              ; dis_disp_ctrl         ; String                                                                                                                                                                                                                                                                 ;
; eightb_tenb_encoder                ; dis_8b10b             ; String                                                                                                                                                                                                                                                                 ;
; prbs_gen                           ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; cid_pattern                        ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; bist_gen                           ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; bit_reversal                       ; dis_bit_reversal      ; String                                                                                                                                                                                                                                                                 ;
; symbol_swap                        ; dis_symbol_swap       ; String                                                                                                                                                                                                                                                                 ;
; polarity_inversion                 ; dis_polinv            ; String                                                                                                                                                                                                                                                                 ;
; tx_bitslip                         ; dis_tx_bitslip        ; String                                                                                                                                                                                                                                                                 ;
; ctrl_plane_bonding_consumption     ; individual            ; String                                                                                                                                                                                                                                                                 ;
; agg_block_sel                      ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; ctrl_plane_bonding_distribution    ; not_master_chnl_distr ; String                                                                                                                                                                                                                                                                 ;
; ctrl_plane_bonding_compensation    ; dis_compensation      ; String                                                                                                                                                                                                                                                                 ;
; bypass_pipeline_reg                ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; clock_gate_bs_enc                  ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; clock_gate_prbs                    ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; clock_gate_bist                    ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; clock_gate_sw_fifowr               ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; clock_gate_dw_fifowr               ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; clock_gate_fiford                  ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; revloop_back_rm                    ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; phfifo_write_clk_sel               ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; refclk_b_clk_sel                   ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; dynamic_clk_switch                 ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; auto_speed_nego_gen2               ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; txclk_freerun                      ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; pcfifo_urst                        ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
; txpcs_urst                         ; <auto_single>         ; String                                                                                                                                                                                                                                                                 ;
+------------------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avmm_group_channel_index ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; is_8g_0ppm               ; false ; String                                                                                                                                                                                                                                                                                                                 ;
; pld_side_data_source     ; pld   ; String                                                                                                                                                                                                                                                                                                                 ;
; use_default_base_address ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
; user_base_address        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bonded_lanes        ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; bonding_master_ch   ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; bonding_master_only ; -1    ; String                                                                                                                                                                                                                                ;
; pma_reserved_ch     ; -1    ; String                                                                                                                                                                                                                                ;
; rx_enable           ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; tx_enable           ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; enable_8g_tx        ; true  ; String                                                                                                                                                                                                                                ;
; enable_8g_rx        ; false ; String                                                                                                                                                                                                                                ;
; request_dcd         ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; request_vrc         ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; request_offset      ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; native_ifs     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_type       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; rx_enable      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; tx_enable      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; request_dcd    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; request_vrc    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; request_offset ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; INIT_VALUE        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reconfig_interfaces ; 2     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst ;
+-------------------------------+-----------+-----------------------------------------------------------------------------------------+
; Parameter Name                ; Value     ; Type                                                                                    ;
+-------------------------------+-----------+-----------------------------------------------------------------------------------------+
; device_family                 ; Cyclone V ; String                                                                                  ;
; enable_offset                 ; 1         ; Signed Integer                                                                          ;
; enable_lc                     ; 0         ; Signed Integer                                                                          ;
; enable_dcd                    ; 0         ; Signed Integer                                                                          ;
; enable_dcd_power_up           ; 1         ; Signed Integer                                                                          ;
; enable_analog                 ; 1         ; Signed Integer                                                                          ;
; enable_eyemon                 ; 0         ; Signed Integer                                                                          ;
; enable_ber                    ; 0         ; Signed Integer                                                                          ;
; enable_dfe                    ; 0         ; Signed Integer                                                                          ;
; enable_adce                   ; 0         ; Signed Integer                                                                          ;
; enable_mif                    ; 0         ; Signed Integer                                                                          ;
; enable_pll                    ; 0         ; Signed Integer                                                                          ;
; enable_direct                 ; 1         ; Signed Integer                                                                          ;
; number_of_reconfig_interfaces ; 2         ; Signed Integer                                                                          ;
+-------------------------------+-----------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                   ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                   ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                   ;
; INIT_VALUE        ; 1     ; Signed Integer                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset ;
+-------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value     ; Type                                                                                                                                           ;
+-------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family                 ; Cyclone V ; String                                                                                                                                         ;
; number_of_reconfig_interfaces ; 2         ; Signed Integer                                                                                                                                 ;
+-------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av ;
+-------------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value     ; Type                                                                                                                                                                                                           ;
+-------------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family                 ; Cyclone V ; String                                                                                                                                                                                                         ;
; number_of_reconfig_interfaces ; 2         ; Signed Integer                                                                                                                                                                                                 ;
+-------------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; INIT_VALUE        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst ;
+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                                                                                                                                                                                          ;
+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sim_model_mode        ; FALSE      ; String                                                                                                                                                                                                                                        ;
; lpm_type              ; alt_cal_av ; String                                                                                                                                                                                                                                        ;
; lpm_hint              ; UNUSED     ; String                                                                                                                                                                                                                                        ;
; number_of_channels    ; 2          ; Signed Integer                                                                                                                                                                                                                                ;
; channel_address_width ; 2          ; Signed Integer                                                                                                                                                                                                                                ;
; sample_length         ; 01100100   ; Unsigned Binary                                                                                                                                                                                                                               ;
; pma_base_address      ; 0          ; Signed Integer                                                                                                                                                                                                                                ;
; IDLE                  ; 00000      ; Unsigned Binary                                                                                                                                                                                                                               ;
; CH_WAIT               ; 00001      ; Unsigned Binary                                                                                                                                                                                                                               ;
; TESTBUS_SET           ; 00010      ; Unsigned Binary                                                                                                                                                                                                                               ;
; CHECK_PLL_RD          ; 00011      ; Unsigned Binary                                                                                                                                                                                                                               ;
; CAL_PD_WR             ; 00101      ; Unsigned Binary                                                                                                                                                                                                                               ;
; DPRIO_WAIT            ; 00110      ; Unsigned Binary                                                                                                                                                                                                                               ;
; SAMPLE_TB             ; 00111      ; Unsigned Binary                                                                                                                                                                                                                               ;
; TEST_INPUT            ; 01000      ; Unsigned Binary                                                                                                                                                                                                                               ;
; OC_REQUIRED_RD        ; 01001      ; Unsigned Binary                                                                                                                                                                                                                               ;
; CH_ADV                ; 01010      ; Unsigned Binary                                                                                                                                                                                                                               ;
; OC_PD_RD              ; 01011      ; Unsigned Binary                                                                                                                                                                                                                               ;
; DPRIO_READ            ; 01100      ; Unsigned Binary                                                                                                                                                                                                                               ;
; DPRIO_WRITE           ; 01101      ; Unsigned Binary                                                                                                                                                                                                                               ;
; OC_PD_WR              ; 01110      ; Unsigned Binary                                                                                                                                                                                                                               ;
; PDOF_TEST_RD          ; 01111      ; Unsigned Binary                                                                                                                                                                                                                               ;
; PDOF_TEST_WR          ; 10000      ; Unsigned Binary                                                                                                                                                                                                                               ;
+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
; data_width     ; 32    ; Signed Integer                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                             ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                           ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; number_of_reconfig_interfaces ; 1     ; Signed Integer                                                                                                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif ;
+----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                                                                                     ;
+----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RECONFIG_USER_ADDR_WIDTH   ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; RECONFIG_USER_DATA_WIDTH   ; 32    ; Signed Integer                                                                                                                                                                                                           ;
; RECONFIG_USER_CTRL_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                                                           ;
; RECONFIG_USER_ENABLE_CTRL  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; RECONFIG_USER_MODE_WIDTH   ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; RECONFIG_USER_OFFSET_WIDTH ; 6     ; Signed Integer                                                                                                                                                                                                           ;
+----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; INIT_VALUE        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RECONFIG_USER_ADDR_WIDTH         ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
; RECONFIG_USER_DATA_WIDTH         ; 32    ; Signed Integer                                                                                                                                                                                                                        ;
; RECONFIG_USER_OFFSET_WIDTH       ; 6     ; Signed Integer                                                                                                                                                                                                                        ;
; RECONFIG_BASIC_OFFSET_ADDR_WIDTH ; 11    ; Signed Integer                                                                                                                                                                                                                        ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CIF_RECONFIG_ADDR_WIDTH   ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; CIF_RECONFIG_DATA_WIDTH   ; 32    ; Signed Integer                                                                                                                                                                                                            ;
; CIF_RECONFIG_OFFSET_WIDTH ; 6     ; Signed Integer                                                                                                                                                                                                            ;
; CIF_OFFSET_ADDR_WIDTH     ; 11    ; Signed Integer                                                                                                                                                                                                            ;
; CIF_MASTER_ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OFFSET_ADDR_WIDTH ; 11    ; Signed Integer                                                                                                                                                                                                                                                         ;
; MASTER_ADDR_WIDTH ; 3     ; Signed Integer                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_arbiter_acq:mutex_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 3     ; Signed Integer                                                                                                                                                                                                                                                  ;
; data_width     ; 32    ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_direct:direct.sc_direct ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                             ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                           ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_direct:direct.sc_direct|alt_arbiter_acq:mutex_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 3     ; Signed Integer                                                                                                                                                                  ;
; data_width     ; 32    ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_cal_seq:cal_seq ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; arb_count      ; 10    ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic ;
+--------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value     ; Type                                                                                                                       ;
+--------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------+
; basic_ifs                ; 1         ; Signed Integer                                                                                                             ;
; native_ifs               ; 2         ; Signed Integer                                                                                                             ;
; device_family            ; Cyclone V ; String                                                                                                                     ;
; physical_channel_mapping ;           ; String                                                                                                                     ;
+--------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5 ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                     ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; basic_ifs                ; 1     ; Signed Integer                                                                                                                                           ;
; native_ifs               ; 2     ; Signed Integer                                                                                                                                           ;
; physical_channel_mapping ;       ; String                                                                                                                                                   ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                      ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; logical_interface        ; 0     ; Signed Integer                                                                                                                                                                            ;
; native_ifs               ; 2     ; Signed Integer                                                                                                                                                                            ;
; w_paddr                  ; 12    ; Signed Integer                                                                                                                                                                            ;
; physical_channel_mapping ;       ; String                                                                                                                                                                                    ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; logical_interface        ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; native_ifs               ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; w_lch                    ; 5     ; Signed Integer                                                                                                                                                                                                       ;
; w_pif                    ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; w_pch                    ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; w_paddr                  ; 12    ; Signed Integer                                                                                                                                                                                                       ;
; w_rom                    ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; four_word_rom            ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; physical_channel_mapping ;       ; String                                                                                                                                                                                                               ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; logical_interface        ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; native_ifs               ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
; w_lch                    ; 5     ; Signed Integer                                                                                                                                                                                                                                ;
; w_pif                    ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; w_pch                    ; 3     ; Signed Integer                                                                                                                                                                                                                                ;
; w_word                   ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
; w_rom                    ; 32    ; Signed Integer                                                                                                                                                                                                                                ;
; physical_channel_mapping ;       ; String                                                                                                                                                                                                                                        ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; w_pch          ; 3     ; Signed Integer                                                                                                                                                                                                                                             ;
; w_paddr        ; 12    ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; grp_size       ; 8     ; Signed Integer                                                                                                                                                                                                           ;
; sel_size       ; 3     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[1].pif_arb ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_reconfig_bundle_to_basic:bundle ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; native_ifs     ; 2     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                               ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------+
; CHANNELS              ; 1     ; Signed Integer                                                                                     ;
; PLLS                  ; 1     ; Signed Integer                                                                                     ;
; SYS_CLK_IN_MHZ        ; 125   ; Signed Integer                                                                                     ;
; SYNCHRONIZE_RESET     ; 1     ; Signed Integer                                                                                     ;
; REDUCED_SIM_TIME      ; 1     ; Signed Integer                                                                                     ;
; TX_PLL_ENABLE         ; 1     ; Signed Integer                                                                                     ;
; T_PLL_POWERDOWN       ; 1000  ; Signed Integer                                                                                     ;
; SYNCHRONIZE_PLL_RESET ; 0     ; Signed Integer                                                                                     ;
; TX_ENABLE             ; 1     ; Signed Integer                                                                                     ;
; TX_PER_CHANNEL        ; 0     ; Signed Integer                                                                                     ;
; T_TX_ANALOGRESET      ; 0     ; Signed Integer                                                                                     ;
; T_TX_DIGITALRESET     ; 20    ; Signed Integer                                                                                     ;
; T_PLL_LOCK_HYST       ; 0     ; Signed Integer                                                                                     ;
; RX_ENABLE             ; 0     ; Signed Integer                                                                                     ;
; RX_PER_CHANNEL        ; 0     ; Signed Integer                                                                                     ;
; T_RX_ANALOGRESET      ; 40    ; Signed Integer                                                                                     ;
; T_RX_DIGITALRESET     ; 4000  ; Signed Integer                                                                                     ;
; EN_PLL_CAL_BUSY       ; 0     ; Signed Integer                                                                                     ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                            ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                            ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                            ;
; INIT_VALUE        ; 1     ; Unsigned Binary                                                                                                                                           ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                     ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_SEC   ; 125000000 ; Signed Integer                                                                                                                                           ;
; RESET_PER_NS   ; 1000      ; Signed Integer                                                                                                                                           ;
; RESET_COUNT    ; 0         ; Signed Integer                                                                                                                                           ;
; ACTIVE_LEVEL   ; 0         ; Signed Integer                                                                                                                                           ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                              ;
; WIDTH             ; 3     ; Signed Integer                                                                                                                                              ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                              ;
; INIT_VALUE        ; 0     ; Signed Integer                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset ;
+----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                   ;
+----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_SEC   ; 125000000 ; Signed Integer                                                                                                                                                         ;
; RESET_PER_NS   ; 20        ; Signed Integer                                                                                                                                                         ;
; RESET_COUNT    ; 0         ; Signed Integer                                                                                                                                                         ;
; ACTIVE_LEVEL   ; 1         ; Signed Integer                                                                                                                                                         ;
+----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                                             ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_SEC   ; 25000000 ; Signed Integer                                                                                                                                                   ;
; RESET_PER_NS   ; 1000000  ; Signed Integer                                                                                                                                                   ;
; RESET_COUNT    ; 3        ; Signed Integer                                                                                                                                                   ;
; ACTIVE_LEVEL   ; 1        ; Signed Integer                                                                                                                                                   ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                                                                                                                                                                       ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 32                                             ; Untyped                                                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 7                                              ; Untyped                                                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 128                                            ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 32                                             ; Untyped                                                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 7                                              ; Untyped                                                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 128                                            ; Untyped                                                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK0                                         ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                         ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; M10K                                           ; Untyped                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE                          ; db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ee12                                ; Untyped                                                                                                                                                                                                                    ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                       ;
; Entity Instance            ; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                      ;
; Entity Instance            ; RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                        ;
+----------------------------+----------------------------------------+
; Name                       ; Value                                  ;
+----------------------------+----------------------------------------+
; Number of entity instances ; 1                                      ;
; Entity Instance            ; FIFO:FIFO_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                             ;
;     -- LPM_WIDTH           ; 8                                      ;
;     -- LPM_NUMWORDS        ; 256                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                    ;
;     -- USE_EAB             ; ON                                     ;
+----------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0" ;
+------------+-------+----------+-------------------------------------------+
; Port       ; Type  ; Severity ; Details                                   ;
+------------+-------+----------+-------------------------------------------+
; pll_select ; Input ; Info     ; Stuck at GND                              ;
+------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0" ;
+--------------------------+-------+----------+-------------------------------+
; Port                     ; Type  ; Severity ; Details                       ;
+--------------------------+-------+----------+-------------------------------+
; tx_parallel_data[43..21] ; Input ; Info     ; Stuck at GND                  ;
; tx_parallel_data[10]     ; Input ; Info     ; Stuck at GND                  ;
+--------------------------+-------+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MODULATOR:m_0|tx:tx_0"                                                                                   ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; tx_std_clkout             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_ready                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reconfig_busy             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reconfig_mgmt_address     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reconfig_mgmt_read        ; Input  ; Info     ; Stuck at GND                                                                        ;
; reconfig_mgmt_readdata    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reconfig_mgmt_waitrequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reconfig_mgmt_write       ; Input  ; Info     ; Stuck at GND                                                                        ;
; reconfig_mgmt_writedata   ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:FIFO_inst"                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core"                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; rate              ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "CICU:cic_0|CICU_cic_ii_0:cic_ii_0" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                       ;
+-------+-------+----------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CICU:cic_0"                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; in_error  ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_sel:rot" ;
+-------+--------+----------+----------------------------------------------+
; Port  ; Type   ; Severity ; Details                                      ;
+-------+--------+----------+----------------------------------------------+
; cos_o ; Output ; Info     ; Explicitly unconnected                       ;
+-------+--------+----------+----------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "NCO:u0"                  ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; phi_inc_i[10..9]  ; Input ; Info     ; Stuck at VCC ;
; phi_inc_i[5..3]   ; Input ; Info     ; Stuck at VCC ;
; phi_inc_i[31..16] ; Input ; Info     ; Stuck at GND ;
; phi_inc_i[14..11] ; Input ; Info     ; Stuck at GND ;
; phi_inc_i[8..6]   ; Input ; Info     ; Stuck at GND ;
; phi_inc_i[2..0]   ; Input ; Info     ; Stuck at GND ;
; phi_inc_i[15]     ; Input ; Info     ; Stuck at VCC ;
+-------------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                      ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; baud_clock_falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; baud_clock_rising_edge ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer" ;
+---------------------+--------+----------+------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                ;
+---------------------+--------+----------+------------------------------------------------------------------------+
; fifo_read_available ; Output ; Info     ; Explicitly unconnected                                                 ;
+---------------------+--------+----------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS232:r0"                                                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; from_uart_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+---------------------------------------+-------------+
; Type                                  ; Count       ;
+---------------------------------------+-------------+
; arriav_channel_pll                    ; 1           ;
; arriav_ff                             ; 4919        ;
;     CLR                               ; 137         ;
;     ENA                               ; 63          ;
;     ENA CLR                           ; 129         ;
;     ENA CLR SCLR SLD                  ; 16          ;
;     ENA CLR SLD                       ; 24          ;
;     ENA SCLR                          ; 4277        ;
;     ENA SCLR SLD                      ; 31          ;
;     ENA SLD                           ; 16          ;
;     SCLR                              ; 134         ;
;     SLD                               ; 2           ;
;     plain                             ; 90          ;
; arriav_hssi_8g_tx_pcs                 ; 1           ;
; arriav_hssi_avmm_interface            ; 2           ;
; arriav_hssi_pma_aux                   ; 1           ;
; arriav_hssi_pma_cdr_refclk_select_mux ; 1           ;
; arriav_hssi_pma_tx_buf                ; 1           ;
; arriav_hssi_pma_tx_cgb                ; 1           ;
; arriav_hssi_pma_tx_ser                ; 1           ;
; arriav_hssi_tx_pcs_pma_interface      ; 1           ;
; arriav_hssi_tx_pld_pcs_interface      ; 1           ;
; arriav_lcell_comb                     ; 3926        ;
;     arith                             ; 1727        ;
;         0 data inputs                 ; 6           ;
;         1 data inputs                 ; 206         ;
;         2 data inputs                 ; 1374        ;
;         3 data inputs                 ; 140         ;
;         4 data inputs                 ; 1           ;
;     extend                            ; 16          ;
;         7 data inputs                 ; 16          ;
;     normal                            ; 931         ;
;         0 data inputs                 ; 2           ;
;         1 data inputs                 ; 26          ;
;         2 data inputs                 ; 124         ;
;         3 data inputs                 ; 150         ;
;         4 data inputs                 ; 215         ;
;         5 data inputs                 ; 175         ;
;         6 data inputs                 ; 239         ;
;     shared                            ; 1252        ;
;         0 data inputs                 ; 1           ;
;         1 data inputs                 ; 18          ;
;         2 data inputs                 ; 1230        ;
;         3 data inputs                 ; 3           ;
; boundary_port                         ; 33          ;
; stratixv_ram_block                    ; 108         ;
;                                       ;             ;
; Max LUT depth                         ; 12.80       ;
; Average LUT depth                     ; 6.94        ;
+---------------------------------------+-------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 3                                     ;
;     ENA CLR           ; 12                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 92                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 89                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 12                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 19                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 12                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sun Nov 29 13:04:48 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off C5G -c C5G
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd Line: 58
    Info (12023): Found entity 1: FIFO File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file cicu/synthesis/cicu.vhd
    Info (12022): Found design unit 1: CICU-rtl File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.vhd Line: 24
    Info (12023): Found entity 1: CICU File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.vhd Line: 9
Info (12021): Found 2 design units, including 0 entities, in source file cicu/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (cicu) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 2 design units, including 0 entities, in source file cicu/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (cicu) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 1 design units, including 0 entities, in source file cicu/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (cicu) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd Line: 50
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_small_fifo File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 53
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_delay-rtl File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_delay.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_delay File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_delay.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_fastaddsub.vhd
    Info (12022): Found design unit 1: auk_dspip_fastaddsub-beh File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_fastaddsub.vhd Line: 87
    Info (12023): Found entity 1: auk_dspip_fastaddsub File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_fastaddsub.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_fastadd.vhd
    Info (12022): Found design unit 1: auk_dspip_fastadd-beh File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_fastadd.vhd Line: 36
    Info (12023): Found entity 1: auk_dspip_fastadd File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_fastadd.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_pipelined_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_pipelined_adder-rtl File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_pipelined_adder.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_pipelined_adder File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_pipelined_adder.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 1 design units, including 0 entities, in source file cicu/synthesis/submodules/alt_dsp_cic_common_pkg.sv
    Info (12022): Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (CICU) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv Line: 14
Info (12021): Found 1 design units, including 0 entities, in source file cicu/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_cic_lib_pkg (cicu) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_differentiator.vhd
    Info (12022): Found design unit 1: auk_dspip_differentiator-SYN File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd Line: 82
    Info (12023): Found entity 1: auk_dspip_differentiator File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_downsample.sv
    Info (12023): Found entity 1: auk_dspip_downsample File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_downsample.sv Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_integrator.vhd
    Info (12022): Found design unit 1: auk_dspip_integrator-SYN File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_integrator File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_upsample.vhd
    Info (12022): Found design unit 1: auk_dspip_upsample-SYN File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_upsample File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_channel_buffer.vhd
    Info (12022): Found design unit 1: auk_dspip_channel_buffer-SYN File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_channel_buffer.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_channel_buffer File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_channel_buffer.vhd Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_variable_downsample.sv
    Info (12023): Found entity 1: auk_dspip_variable_downsample File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_variable_downsample.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/alt_cic_int_siso.sv
    Info (12023): Found entity 1: alt_cic_int_siso File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/alt_cic_dec_siso.sv
    Info (12023): Found entity 1: alt_cic_dec_siso File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_dec_siso.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/alt_cic_int_simo.sv
    Info (12023): Found entity 1: alt_cic_int_simo File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_simo.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/alt_cic_dec_miso.sv
    Info (12023): Found entity 1: alt_cic_dec_miso File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_dec_miso.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/alt_cic_core.sv
    Info (12023): Found entity 1: alt_cic_core File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/cicu_cic_ii_0.sv
    Info (12023): Found entity 1: CICU_cic_ii_0 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file nco/synthesis/nco.vhd
    Info (12022): Found design unit 1: NCO-rtl File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/NCO.vhd Line: 20
    Info (12023): Found entity 1: NCO File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/NCO.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/nco_nco_ii_0.v
    Info (12023): Found entity 1: NCO_nco_ii_0 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/sid_2c_1p.v
    Info (12023): Found entity 1: sid_2c_1p File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/sid_2c_1p.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_gar.v
    Info (12023): Found entity 1: asj_gar File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_gar.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_apr_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/segment_arr_tdl.v
    Info (12023): Found entity 1: segment_arr_tdl File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_arr_tdl.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/segment_sel.v
    Info (12023): Found entity 1: segment_sel File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_sel.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_xnqg.v
    Info (12023): Found entity 1: asj_xnqg File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_xnqg.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file rs232/synthesis/rs232.vhd
    Info (12022): Found design unit 1: RS232-rtl File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/RS232.vhd Line: 26
    Info (12023): Found entity 1: RS232 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/RS232.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rs232/synthesis/submodules/altera_up_rs232_counters.v
    Info (12023): Found entity 1: altera_up_rs232_counters File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file rs232/synthesis/submodules/altera_up_rs232_in_deserializer.v
    Info (12023): Found entity 1: altera_up_rs232_in_deserializer File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file rs232/synthesis/submodules/altera_up_rs232_out_serializer.v
    Info (12023): Found entity 1: altera_up_rs232_out_serializer File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_out_serializer.v Line: 28
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file rs232/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file rs232/synthesis/submodules/rs232_rs232_0.v
    Info (12023): Found entity 1: RS232_rs232_0 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/RS232_rs232_0.v Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file tx_reset.vhd
    Info (12022): Found design unit 1: tx_reset-rtl File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset.vhd Line: 25
    Info (12023): Found entity 1: tx_reset File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file tx_reconfig.vhd
    Info (12022): Found design unit 1: tx_reconfig-rtl File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig.vhd Line: 27
    Info (12023): Found entity 1: tx_reconfig File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file tx_native.vhd
    Info (12022): Found design unit 1: tx_native-rtl File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native.vhd Line: 28
    Info (12023): Found entity 1: tx_native File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file tx.vhd
    Info (12022): Found design unit 1: tx-structure File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx.vhd Line: 23
    Info (12023): Found entity 1: tx File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file modulator.vhd
    Info (12022): Found design unit 1: MODULATOR-structure File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd Line: 15
    Info (12023): Found entity 1: MODULATOR File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fshift.vhd
    Info (12022): Found design unit 1: FSHIFT-structure File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FSHIFT.vhd Line: 13
    Info (12023): Found entity 1: FSHIFT File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FSHIFT.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file dsm.vhd
    Info (12022): Found design unit 1: DSM-beh1 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/DSM.vhd Line: 44
    Info (12023): Found entity 1: DSM File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/DSM.vhd Line: 31
Info (12021): Found 1 design units, including 0 entities, in source file tx_native/altera_xcvr_functions.sv
    Info (12022): Found design unit 1: altera_xcvr_functions (SystemVerilog) (tx_native) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_functions.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/sv_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_xcvr File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/sv_reconfig_bundle_to_xcvr.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/sv_reconfig_bundle_to_ip.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_ip File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/sv_reconfig_bundle_to_ip.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/sv_reconfig_bundle_merger.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_merger File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/sv_reconfig_bundle_merger.sv Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file tx_native/av_xcvr_h.sv
    Info (12022): Found design unit 1: av_xcvr_h (SystemVerilog) (tx_native) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_h.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_avmm_csr.sv
    Info (12023): Found entity 1: av_xcvr_avmm_csr File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_avmm_csr.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_tx_pma_ch.sv
    Info (12023): Found entity 1: av_tx_pma_ch File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_tx_pma_ch.sv Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_tx_pma.sv
    Info (12023): Found entity 1: av_tx_pma File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_tx_pma.sv Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_rx_pma.sv
    Info (12023): Found entity 1: av_rx_pma File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_rx_pma.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_pma.sv
    Info (12023): Found entity 1: av_pma File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pma.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_pcs_ch.sv
    Info (12023): Found entity 1: av_pcs_ch File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs_ch.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_pcs.sv
    Info (12023): Found entity 1: av_pcs File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_avmm.sv
    Info (12023): Found entity 1: av_xcvr_avmm File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_avmm.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_native.sv
    Info (12023): Found entity 1: av_xcvr_native File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_native.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_plls.sv
    Info (12023): Found entity 1: av_xcvr_plls File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_plls.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_data_adapter.sv
    Info (12023): Found entity 1: av_xcvr_data_adapter File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_data_adapter.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_reconfig_bundle_to_basic.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_basic File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_reconfig_bundle_to_basic.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_xcvr File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_reconfig_bundle_to_xcvr.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_hssi_8g_rx_pcs_rbc.sv
    Info (12023): Found entity 1: av_hssi_8g_rx_pcs_rbc File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_8g_rx_pcs_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_hssi_8g_tx_pcs_rbc.sv
    Info (12023): Found entity 1: av_hssi_8g_tx_pcs_rbc File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_8g_tx_pcs_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_hssi_common_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_common_pcs_pma_interface_rbc File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_common_pcs_pma_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_hssi_common_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_common_pld_pcs_interface_rbc File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_common_pld_pcs_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_hssi_pipe_gen1_2_rbc.sv
    Info (12023): Found entity 1: av_hssi_pipe_gen1_2_rbc File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_pipe_gen1_2_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_hssi_rx_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_rx_pcs_pma_interface_rbc File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_rx_pcs_pma_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_hssi_rx_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_rx_pld_pcs_interface_rbc File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_rx_pld_pcs_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_tx_pcs_pma_interface_rbc File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_tx_pld_pcs_interface_rbc File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/alt_reset_ctrl_lego.sv
    Info (12023): Found entity 1: alt_reset_ctrl_lego File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_reset_ctrl_lego.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/alt_reset_ctrl_tgx_cdrauto.sv
    Info (12023): Found entity 1: alt_reset_ctrl_tgx_cdrauto File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_reset_ctrl_tgx_cdrauto.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 0 entities, in source file tx_native/alt_xcvr_csr_common_h.sv
    Info (12022): Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (tx_native) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_common_h.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_csr_common.sv
    Info (12023): Found entity 1: alt_xcvr_csr_common File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_common.sv Line: 23
Info (12021): Found 1 design units, including 0 entities, in source file tx_native/alt_xcvr_csr_pcs8g_h.sv
    Info (12022): Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (tx_native) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_pcs8g_h.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_csr_pcs8g.sv
    Info (12023): Found entity 1: alt_xcvr_csr_pcs8g File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_pcs8g.sv Line: 23
Info (12021): Found 3 design units, including 3 entities, in source file tx_native/alt_xcvr_csr_selector.sv
    Info (12023): Found entity 1: csr_mux File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_selector.sv Line: 23
    Info (12023): Found entity 2: csr_indexed_write_mux File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_selector.sv Line: 51
    Info (12023): Found entity 3: csr_indexed_read_only_reg File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_selector.sv Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_mgmt2dec.sv
    Info (12023): Found entity 1: alt_xcvr_mgmt2dec File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_mgmt2dec.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/altera_wait_generate.v
    Info (12023): Found entity 1: altera_wait_generate File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_wait_generate.v Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file tx_native/altera_xcvr_native_av_functions_h.sv
    Info (12022): Found design unit 1: altera_xcvr_native_av_functions_h (SystemVerilog) (tx_native) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_native_av_functions_h.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/altera_xcvr_native_av.sv
    Info (12023): Found entity 1: altera_xcvr_native_av File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_native_av.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/altera_xcvr_data_adapter_av.sv
    Info (12023): Found entity 1: altera_xcvr_data_adapter_av File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_data_adapter_av.sv Line: 30
Info (12021): Found 1 design units, including 0 entities, in source file tx_reset/altera_xcvr_functions.sv
    Info (12022): Found design unit 1: altera_xcvr_functions (SystemVerilog) (tx_reset) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_functions.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file tx_reset/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file tx_reset/altera_xcvr_reset_control.sv
    Info (12023): Found entity 1: altera_xcvr_reset_control File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file tx_reset/alt_xcvr_reset_counter.sv
    Info (12023): Found entity 1: alt_xcvr_reset_counter File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/alt_xcvr_reset_counter.sv Line: 38
Info (12021): Found 1 design units, including 0 entities, in source file tx_reconfig/altera_xcvr_functions.sv
    Info (12022): Found design unit 1: altera_xcvr_functions (SystemVerilog) (tx_reconfig) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_xcvr_functions.sv Line: 20
Info (12021): Found 1 design units, including 0 entities, in source file tx_reconfig/av_xcvr_h.sv
    Info (12022): Found design unit 1: av_xcvr_h (SystemVerilog) (tx_reconfig) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_h.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 0 entities, in source file tx_reconfig/alt_xcvr_reconfig_h.sv
    Info (12022): Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (tx_reconfig) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_h.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cal_seq.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cal_seq File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cal_seq.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_cif.sv
    Info (12023): Found entity 1: alt_xreconf_cif File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_cif.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_uif.sv
    Info (12023): Found entity 1: alt_xreconf_uif File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_uif.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_basic_acq.sv
    Info (12023): Found entity 1: alt_xreconf_basic_acq File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_basic_acq.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_analog.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_analog File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_analog_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_analog_av File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog_av.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_analog_datactrl_av.sv
    Info (12023): Found entity 1: alt_xreconf_analog_datactrl_av File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_analog_datactrl_av.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_analog_rmw_av.sv
    Info (12023): Found entity 1: alt_xreconf_analog_rmw_av File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_analog_rmw_av.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_analog_ctrlsm.sv
    Info (12023): Found entity 1: alt_xreconf_analog_ctrlsm File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_analog_ctrlsm.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_offset_cancellation File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_offset_cancellation_av File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_eyemon.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_eyemon File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_eyemon.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dfe.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dfe File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dfe.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_adce.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_adce File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_adce.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dcd.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd_av File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dcd_av.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd_cal_av File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd_control_av File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_mif.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_mif File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_mif.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_mif.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_mif File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_mif.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_mif_ctrl.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_mif_ctrl File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_mif_ctrl.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_mif_avmm.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_mif_avmm File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_mif_avmm.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_pll.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_pll File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_pll.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_pll.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_pll File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_pll.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_pll_ctrl.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_pll_ctrl File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_pll_ctrl.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_soc.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_soc File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_soc.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_ram.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_ram File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_ram.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_direct.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_direct File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_direct.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_arbiter_acq.sv
    Info (12023): Found entity 1: alt_arbiter_acq File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_arbiter_acq.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_basic.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_basic File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_basic.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_l2p_addr.sv
    Info (12023): Found entity 1: av_xrbasic_l2p_addr File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_addr.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_l2p_ch.sv
    Info (12023): Found entity 1: av_xrbasic_l2p_ch File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_ch.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_l2p_rom.sv
    Info (12023): Found entity 1: av_xrbasic_l2p_rom File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_rom.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_lif_csr.sv
    Info (12023): Found entity 1: av_xrbasic_lif_csr File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif_csr.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_lif.sv
    Info (12023): Found entity 1: av_xrbasic_lif File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_basic.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_basic File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_basic.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_arbiter.sv
    Info (12023): Found entity 1: alt_xcvr_arbiter File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_arbiter.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_m2s.sv
    Info (12023): Found entity 1: alt_xcvr_m2s File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_m2s.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/altera_wait_generate.v
    Info (12023): Found entity 1: altera_wait_generate File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_wait_generate.v Line: 15
Info (12021): Found 3 design units, including 3 entities, in source file tx_reconfig/alt_xcvr_csr_selector.sv
    Info (12023): Found entity 1: csr_mux File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv Line: 23
    Info (12023): Found entity 2: csr_indexed_write_mux File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv Line: 51
    Info (12023): Found entity 3: csr_indexed_read_only_reg File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/sv_reconfig_bundle_to_basic.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_basic File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/sv_reconfig_bundle_to_basic.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_reconfig_bundle_to_basic.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_basic File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_reconfig_bundle_to_basic.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_xcvr File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_reconfig_bundle_to_xcvr.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu.v Line: 6
Info (12021): Found 3 design units, including 3 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v Line: 21
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v Line: 86
    Info (12023): Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v Line: 151
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file tx_reconfig/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file c5g.vhd
    Info (12022): Found design unit 1: C5G-structure File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 45
    Info (12023): Found entity 1: C5G File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 6
Info (12127): Elaborating entity "C5G" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at C5G.vhd(121): used explicit default value for signal "phi_inc_i" because signal was never assigned a value File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 121
Warning (10036): Verilog HDL or VHDL warning at C5G.vhd(127): object "from_uart_error" assigned a value but never read File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 127
Warning (10541): VHDL Signal Declaration warning at C5G.vhd(131): used implicit default value for signal "to_uart_error" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 131
Warning (10540): VHDL Signal Declaration warning at C5G.vhd(134): used explicit default value for signal "in_error" because signal was never assigned a value File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 134
Warning (10036): Verilog HDL or VHDL warning at C5G.vhd(139): object "out_error" assigned a value but never read File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 139
Warning (10541): VHDL Signal Declaration warning at C5G.vhd(145): used implicit default value for signal "rdreq_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at C5G.vhd(148): object "q_sig" assigned a value but never read File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 148
Warning (10036): Verilog HDL or VHDL warning at C5G.vhd(149): object "rdempty_sig" assigned a value but never read File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 149
Warning (10036): Verilog HDL or VHDL warning at C5G.vhd(150): object "wrfull_sig" assigned a value but never read File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 150
Warning (10492): VHDL Process Statement warning at C5G.vhd(263): signal "from_uart_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 263
Warning (10492): VHDL Process Statement warning at C5G.vhd(264): signal "from_uart_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 264
Warning (10492): VHDL Process Statement warning at C5G.vhd(265): signal "to_uart_ready" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 265
Warning (10631): VHDL Process Statement warning at C5G.vhd(260): inferring latch(es) for signal or variable "to_uart_data", which holds its previous value in one or more paths through the process File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Warning (10631): VHDL Process Statement warning at C5G.vhd(260): inferring latch(es) for signal or variable "uart", which holds its previous value in one or more paths through the process File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Info (10041): Inferred latch for "uart[0]" at C5G.vhd(260) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Info (10041): Inferred latch for "uart[1]" at C5G.vhd(260) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Info (10041): Inferred latch for "uart[2]" at C5G.vhd(260) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Info (10041): Inferred latch for "uart[3]" at C5G.vhd(260) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Info (10041): Inferred latch for "uart[4]" at C5G.vhd(260) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Info (10041): Inferred latch for "uart[5]" at C5G.vhd(260) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Info (10041): Inferred latch for "uart[6]" at C5G.vhd(260) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Info (10041): Inferred latch for "uart[7]" at C5G.vhd(260) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Info (10041): Inferred latch for "to_uart_data[0]" at C5G.vhd(260) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Info (10041): Inferred latch for "to_uart_data[1]" at C5G.vhd(260) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Info (10041): Inferred latch for "to_uart_data[2]" at C5G.vhd(260) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Info (10041): Inferred latch for "to_uart_data[3]" at C5G.vhd(260) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Info (10041): Inferred latch for "to_uart_data[4]" at C5G.vhd(260) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Info (10041): Inferred latch for "to_uart_data[5]" at C5G.vhd(260) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Info (10041): Inferred latch for "to_uart_data[6]" at C5G.vhd(260) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Info (10041): Inferred latch for "to_uart_data[7]" at C5G.vhd(260) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Info (12128): Elaborating entity "RS232" for hierarchy "RS232:r0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 169
Info (12128): Elaborating entity "RS232_rs232_0" for hierarchy "RS232:r0|RS232_rs232_0:rs232_0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/RS232.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at RS232_rs232_0.v(103): object "write_data_parity" assigned a value but never read File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/RS232_rs232_0.v Line: 103
Info (12128): Elaborating entity "altera_up_rs232_in_deserializer" for hierarchy "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/RS232_rs232_0.v Line: 156
Info (12128): Elaborating entity "altera_up_rs232_counters" for hierarchy "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 162
Warning (10230): Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (11) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_counters.v Line: 105
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 187
Info (12128): Elaborating entity "scfifo" for hierarchy "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_q9a1.tdf
    Info (12023): Found entity 1: scfifo_q9a1 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_q9a1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_q9a1" for hierarchy "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_d1a1.tdf
    Info (12023): Found entity 1: a_dpfifo_d1a1 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_d1a1" for hierarchy "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_q9a1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t0i1.tdf
    Info (12023): Found entity 1: altsyncram_t0i1 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_t0i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_t0i1" for hierarchy "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf Line: 59
Info (12128): Elaborating entity "altera_up_rs232_out_serializer" for hierarchy "RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/RS232_rs232_0.v Line: 178
Info (12128): Elaborating entity "NCO" for hierarchy "NCO:u0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 186
Info (12128): Elaborating entity "NCO_nco_ii_0" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/NCO.vhd Line: 34
Info (12128): Elaborating entity "asj_xnqg" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_xnqg:u011" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v Line: 357
Info (12128): Elaborating entity "segment_arr_tdl" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v Line: 366
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v Line: 377
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf
    Info (12023): Found entity 1: add_sub_hth File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/add_sub_hth.tdf Line: 23
Info (12128): Elaborating entity "add_sub_hth" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v Line: 395
Info (12128): Elaborating entity "asj_dxx" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v Line: 404
Info (12128): Elaborating entity "asj_nco_apr_dxx" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v Line: 411
Info (12128): Elaborating entity "asj_gar" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v Line: 422
Info (12128): Elaborating entity "sid_2c_1p" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v Line: 435
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v Line: 443
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" with the following parameter: File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_nco_ii_0_sin.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7vf1.tdf
    Info (12023): Found entity 1: altsyncram_7vf1 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_7vf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7vf1" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_7vf1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v Line: 456
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" with the following parameter: File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_nco_ii_0_cos.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2vf1.tdf
    Info (12023): Found entity 1: altsyncram_2vf1 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_2vf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2vf1" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_2vf1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "segment_sel" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_sel:rot" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v Line: 475
Info (12128): Elaborating entity "asj_nco_mob_rw" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v Line: 484
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v Line: 495
Info (12128): Elaborating entity "lpm_counter" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12130): Elaborated megafunction instantiation "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12133): Instantiated megafunction "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter: File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v Line: 59
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ski.tdf
    Info (12023): Found entity 1: cntr_ski File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_ski.tdf Line: 26
Info (12128): Elaborating entity "cntr_ski" for hierarchy "NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ski:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "CICU" for hierarchy "CICU:cic_0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 196
Info (12128): Elaborating entity "CICU_cic_ii_0" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.vhd Line: 43
Info (12128): Elaborating entity "alt_cic_core" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv Line: 213
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv Line: 322
Info (12128): Elaborating entity "scfifo" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 123
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_old1.tdf
    Info (12023): Found entity 1: scfifo_old1 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_old1" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_9r51.tdf
    Info (12023): Found entity 1: a_dpfifo_9r51 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_9r51" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ldn1.tdf
    Info (12023): Found entity 1: altsyncram_ldn1 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ldn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ldn1" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|altsyncram_ldn1:FIFOram" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf
    Info (12023): Found entity 1: cmpr_2l8 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cmpr_2l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|cmpr_2l8:almost_full_comparer" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf Line: 53
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|cmpr_2l8:two_comparison" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d2b.tdf
    Info (12023): Found entity 1: cntr_d2b File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_d2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_d2b" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|cntr_d2b:rd_ptr_msb" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q27.tdf
    Info (12023): Found entity 1: cntr_q27 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_q27.tdf Line: 26
Info (12128): Elaborating entity "cntr_q27" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|cntr_q27:usedw_counter" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e2b.tdf
    Info (12023): Found entity 1: cntr_e2b File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_e2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_e2b" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|cntr_e2b:wr_ptr" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv Line: 354
Info (12128): Elaborating entity "scfifo" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 113
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_fnd1.tdf
    Info (12023): Found entity 1: scfifo_fnd1 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_fnd1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_fnd1" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r061.tdf
    Info (12023): Found entity 1: a_dpfifo_r061 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_r061.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_r061" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_fnd1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7hn1.tdf
    Info (12023): Found entity 1: altsyncram_7hn1 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_7hn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7hn1" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo|altsyncram_7hn1:FIFOram" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_r061.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf
    Info (12023): Found entity 1: cmpr_3l8 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cmpr_3l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_3l8" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo|cmpr_3l8:almost_full_comparer" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_r061.tdf Line: 53
Info (12128): Elaborating entity "cmpr_3l8" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo|cmpr_3l8:two_comparison" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_r061.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r27.tdf
    Info (12023): Found entity 1: cntr_r27 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_r27.tdf Line: 26
Info (12128): Elaborating entity "cntr_r27" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo|cntr_r27:usedw_counter" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_r061.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f2b.tdf
    Info (12023): Found entity 1: cntr_f2b File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_f2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_f2b" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo|cntr_f2b:wr_ptr" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_r061.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv Line: 404
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_small_fifo" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 196
Info (12128): Elaborating entity "alt_cic_int_siso" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv Line: 536
Info (12128): Elaborating entity "counter_module" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv Line: 267
Info (12128): Elaborating entity "counter_module" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_fs_inst" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv Line: 295
Info (12128): Elaborating entity "counter_module" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_ch_inst" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv Line: 310
Info (12128): Elaborating entity "auk_dspip_differentiator" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv Line: 353
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd Line: 135
Info (12128): Elaborating entity "auk_dspip_upsample" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_upsample:first_upsample" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv Line: 387
Info (12128): Elaborating entity "auk_dspip_integrator" for hierarchy "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[0].auK_integrator" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv Line: 409
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:FIFO_inst" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 211
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd Line: 97
Info (12130): Elaborated megafunction instantiation "FIFO:FIFO_inst|dcfifo:dcfifo_component" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd Line: 97
Info (12133): Instantiated megafunction "FIFO:FIFO_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd Line: 97
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_khl1.tdf
    Info (12023): Found entity 1: dcfifo_khl1 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_khl1" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_dg6.tdf
    Info (12023): Found entity 1: a_graycounter_dg6 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_graycounter_dg6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_dg6" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_9ub.tdf
    Info (12023): Found entity 1: a_graycounter_9ub File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_graycounter_9ub.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_9ub" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kfa1.tdf
    Info (12023): Found entity 1: altsyncram_kfa1 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kfa1" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/alt_synch_pipe_h9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_h9l:rs_dgwp" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dffpipe_2v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/alt_synch_pipe_h9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_i9l File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/alt_synch_pipe_i9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_i9l" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_i9l:ws_dgrp" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf
    Info (12023): Found entity 1: dffpipe_3v8 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dffpipe_3v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3v8" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/alt_synch_pipe_i9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf
    Info (12023): Found entity 1: cmpr_1v5 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cmpr_1v5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_1v5" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|cmpr_1v5:rdempty_eq_comp" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf Line: 60
Info (12128): Elaborating entity "MODULATOR" for hierarchy "MODULATOR:m_0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 335
Warning (10036): Verilog HDL or VHDL warning at MODULATOR.vhd(55): object "tx_std_clkout" assigned a value but never read File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at MODULATOR.vhd(56): object "tx_ready" assigned a value but never read File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd Line: 56
Warning (10036): Verilog HDL or VHDL warning at MODULATOR.vhd(57): object "reconfig_mgmt_readdata" assigned a value but never read File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd Line: 57
Warning (10036): Verilog HDL or VHDL warning at MODULATOR.vhd(58): object "reconfig_busy" assigned a value but never read File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at MODULATOR.vhd(59): object "reconfig_mgmt_waitrequest" assigned a value but never read File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd Line: 59
Info (12128): Elaborating entity "DSM" for hierarchy "MODULATOR:m_0|DSM:dsm_0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd Line: 63
Info (12128): Elaborating entity "FSHIFT" for hierarchy "MODULATOR:m_0|FSHIFT:fshift_0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd Line: 71
Info (12128): Elaborating entity "tx" for hierarchy "MODULATOR:m_0|tx:tx_0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd Line: 79
Info (12128): Elaborating entity "tx_native" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx.vhd Line: 83
Info (12128): Elaborating entity "altera_xcvr_native_av" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native.vhd Line: 153
Warning (10230): Verilog HDL assignment warning at altera_xcvr_functions.sv(220): truncated value with size 32 to match size of target (4) File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_functions.sv Line: 220
Info (12128): Elaborating entity "av_xcvr_plls" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_native_av.sv Line: 427
Info (12128): Elaborating entity "av_reconfig_bundle_to_xcvr" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_plls.sv Line: 345
Info (12128): Elaborating entity "av_xcvr_avmm_csr" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_plls.sv Line: 438
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_avmm_csr.sv Line: 230
Info (12128): Elaborating entity "av_xcvr_native" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_native_av.sv Line: 694
Info (12128): Elaborating entity "av_pma" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_native.sv Line: 701
Info (12128): Elaborating entity "av_tx_pma" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pma.sv Line: 364
Info (12128): Elaborating entity "av_tx_pma_ch" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_tx_pma.sv Line: 259
Info (12128): Elaborating entity "av_pcs" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_native.sv Line: 1142
Info (12128): Elaborating entity "av_pcs_ch" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs.sv Line: 1059
Info (12128): Elaborating entity "av_hssi_tx_pcs_pma_interface_rbc" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs_ch.sv Line: 2053
Info (12128): Elaborating entity "av_hssi_8g_tx_pcs_rbc" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs_ch.sv Line: 2252
Info (12128): Elaborating entity "av_hssi_tx_pld_pcs_interface_rbc" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs_ch.sv Line: 2495
Info (12128): Elaborating entity "av_xcvr_avmm" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_native.sv Line: 1234
Info (12128): Elaborating entity "av_xcvr_avmm_csr" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_avmm.sv Line: 376
Info (12128): Elaborating entity "sv_reconfig_bundle_merger" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_native_av.sv Line: 713
Info (12128): Elaborating entity "tx_reconfig" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx.vhd Line: 102
Info (12128): Elaborating entity "alt_xcvr_reconfig" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig.vhd Line: 68
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv Line: 224
Info (12128): Elaborating entity "alt_xcvr_arbiter" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv Line: 288
Info (12128): Elaborating entity "alt_xcvr_reconfig_offset_cancellation" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv Line: 333
Info (12128): Elaborating entity "alt_xcvr_reconfig_offset_cancellation_av" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv Line: 154
Info (12128): Elaborating entity "altera_wait_generate" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 170
Info (12128): Elaborating entity "alt_cal_av" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 696
Warning (10230): Verilog HDL assignment warning at alt_cal_av.v(292): truncated value with size 32 to match size of target (12) File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 292
Warning (10230): Verilog HDL assignment warning at alt_cal_av.v(299): truncated value with size 32 to match size of target (12) File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 299
Warning (10230): Verilog HDL assignment warning at alt_cal_av.v(313): truncated value with size 32 to match size of target (12) File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 313
Info (12130): Elaborated megafunction instantiation "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 696
Info (12133): Instantiated megafunction "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst" with the following parameter: File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 696
    Info (12134): Parameter "number_of_channels" = "2"
    Info (12134): Parameter "channel_address_width" = "2"
    Info (12134): Parameter "pma_base_address" = "0"
Info (12128): Elaborating entity "alt_cal_edge_detect" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 170
Info (12131): Elaborated megafunction instantiation "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det", which is child of megafunction instantiation "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 170
Info (12128): Elaborating entity "alt_arbiter_acq" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 732
Info (12128): Elaborating entity "alt_xcvr_reconfig_analog" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv Line: 393
Info (12128): Elaborating entity "alt_xcvr_reconfig_analog_av" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog.sv Line: 153
Info (12128): Elaborating entity "alt_xreconf_uif" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog_av.sv Line: 141
Info (12128): Elaborating entity "alt_xreconf_analog_datactrl_av" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog_av.sv Line: 176
Info (12128): Elaborating entity "alt_xreconf_analog_ctrlsm" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_analog_datactrl_av.sv Line: 485
Info (12128): Elaborating entity "alt_xreconf_analog_rmw_av" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_analog_datactrl_av.sv Line: 503
Info (12128): Elaborating entity "alt_xreconf_cif" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog_av.sv Line: 214
Info (12128): Elaborating entity "alt_xreconf_basic_acq" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_cif.sv Line: 110
Info (12128): Elaborating entity "alt_xcvr_reconfig_direct" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_direct:direct.sc_direct" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv Line: 563
Info (12128): Elaborating entity "alt_xcvr_reconfig_cal_seq" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_cal_seq:cal_seq" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv Line: 940
Info (12128): Elaborating entity "alt_xcvr_reconfig_basic" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv Line: 971
Info (12128): Elaborating entity "av_xcvr_reconfig_basic" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_basic.sv Line: 114
Info (12128): Elaborating entity "av_xrbasic_lif" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_basic.sv Line: 161
Info (12128): Elaborating entity "av_xrbasic_lif_csr" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif.sv Line: 146
Info (12128): Elaborating entity "av_xrbasic_l2p_rom" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif_csr.sv Line: 426
Warning (10030): Net "rom_l2p_ch.data_a" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0' File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_rom.sv Line: 59
Warning (10030): Net "rom_l2p_ch.waddr_a" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0' File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_rom.sv Line: 59
Warning (10030): Net "rom_l2p_ch.we_a" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0' File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_rom.sv Line: 59
Info (12128): Elaborating entity "av_xrbasic_l2p_addr" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif_csr.sv Line: 458
Info (12128): Elaborating entity "csr_mux" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif.sv Line: 239
Info (12128): Elaborating entity "alt_xcvr_arbiter" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_basic.sv Line: 200
Info (12128): Elaborating entity "av_reconfig_bundle_to_basic" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_reconfig_bundle_to_basic:bundle" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_basic.sv Line: 271
Info (12128): Elaborating entity "tx_reset" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx.vhd Line: 117
Info (12128): Elaborating entity "altera_xcvr_reset_control" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset.vhd Line: 72
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv Line: 130
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv Line: 163
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv Line: 223
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv Line: 290
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv Line: 303
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv Line: 310
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv Line: 295
Warning (12020): Port "counter_max" on the entity instantiation of "latency_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored. File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv Line: 267
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2015.11.29.13:05:24 Progress: Loading sldd5822a23/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|q_b[0]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf Line: 41
        Warning (14320): Synthesized away node "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|q_b[1]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf Line: 73
        Warning (14320): Synthesized away node "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|q_b[2]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf Line: 105
        Warning (14320): Synthesized away node "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|q_b[3]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf Line: 137
        Warning (14320): Synthesized away node "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|q_b[4]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf Line: 169
        Warning (14320): Synthesized away node "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|q_b[5]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf Line: 201
        Warning (14320): Synthesized away node "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|q_b[6]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf Line: 233
        Warning (14320): Synthesized away node "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|q_b[7]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf Line: 265
        Warning (14320): Synthesized away node "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo|altsyncram_7hn1:FIFOram|q_b[18]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_7hn1.tdf Line: 616
        Warning (14320): Synthesized away node "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|altsyncram_ldn1:FIFOram|q_b[8]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ldn1.tdf Line: 296
        Warning (14320): Synthesized away node "CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|altsyncram_ldn1:FIFOram|q_b[9]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ldn1.tdf Line: 328
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]~0 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]~1 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]~2 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]~3 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]~4 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]~5 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]~6 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]~7 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv Line: 32
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|rom_l2p_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif
Info (12130): Elaborated megafunction instantiation "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0"
Info (12133): Instantiated megafunction "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "INIT_FILE" = "db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ee12.tdf
    Info (12023): Found entity 1: altsyncram_ee12 File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ee12.tdf Line: 28
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "NCO Compiler" will use the OpenCore Plus Hardware Evaluation feature
    Warning (12190): "CIC Compiler" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature altera_cic_ii
        Warning (265074): The output signals fsin_o and fcos_o are forced low when the evaluation time expires
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature NCO MegaCore
        Warning (265074): The output signals fsin_o and fcos_o are forced low when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "uart[0]" merged with LATCH primitive "to_uart_data[0]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
    Info (13026): Duplicate LATCH primitive "uart[1]" merged with LATCH primitive "to_uart_data[1]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
    Info (13026): Duplicate LATCH primitive "uart[2]" merged with LATCH primitive "to_uart_data[2]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
    Info (13026): Duplicate LATCH primitive "uart[3]" merged with LATCH primitive "to_uart_data[3]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
    Info (13026): Duplicate LATCH primitive "uart[4]" merged with LATCH primitive "to_uart_data[4]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
    Info (13026): Duplicate LATCH primitive "uart[5]" merged with LATCH primitive "to_uart_data[5]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
    Info (13026): Duplicate LATCH primitive "uart[6]" merged with LATCH primitive "to_uart_data[6]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
    Info (13026): Duplicate LATCH primitive "uart[7]" merged with LATCH primitive "to_uart_data[7]" File: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd Line: 260
Info (13000): Registers with preset signals will power-up high File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 56
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 173 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det|pd_xor~0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 14
    Info (17048): Logic cell "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det|pd_xor~0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 14
    Info (17048): Logic cell "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det|pd_xor~0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 14
    Info (17048): Logic cell "MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det|pd_xor~0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 14
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 26 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5964 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 5808 logic cells
    Info (21064): Implemented 108 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 1198 megabytes
    Info: Processing ended: Sun Nov 29 13:05:44 2015
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:01:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.map.smsg.


