#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Dec 13 17:40:38 2016
# Process ID: 23185
# Current directory: /home/pyb/git/pyb/fpga/redpitaya/test_pound
# Command line: vivado test_pound.xpr
# Log file: /home/pyb/git/pyb/fpga/redpitaya/test_pound/vivado.log
# Journal file: /home/pyb/git/pyb/fpga/redpitaya/test_pound/vivado.jou
#-----------------------------------------------------------
start_gui
open_project test_pound.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd}
delete_bd_objs [get_bd_intf_nets add_const_0_data_out]
connect_bd_intf_net [get_bd_intf_pins add_const_0/data_out] [get_bd_intf_pins mixer_sin_0/data_in]
connect_bd_net [get_bd_pins mixer_sin_0/data_q_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_i]
connect_bd_net [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_en_i] [get_bd_pins mixer_sin_0/data_en_o]
connect_bd_net [get_bd_pins mixer_sin_0/data_clk_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_clk_i]
connect_bd_net [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_rst_i] [get_bd_pins mixer_sin_0/data_rst_o]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
