#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027db7feb000 .scope module, "top_riscv_tb" "top_riscv_tb" 2 2;
 .timescale -9 -12;
v0000027db8051c50_0 .var "clk", 0 0;
v0000027db8051070_0 .net "out", 31 0, L_0000027db7fe9f00;  1 drivers
v0000027db80517f0_0 .var "reset", 0 0;
S_0000027db7feed80 .scope module, "uut" "top_riscv" 2 8, 3 3 0, S_0000027db7feb000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "out";
v0000027db804f920_0 .net *"_ivl_15", 0 0, L_0000027db80ab3c0;  1 drivers
v0000027db804fa60_0 .net *"_ivl_16", 20 0, L_0000027db80ab5a0;  1 drivers
v0000027db804fe20_0 .net *"_ivl_19", 0 0, L_0000027db80aa560;  1 drivers
v0000027db804eb60_0 .net *"_ivl_21", 5 0, L_0000027db80ab780;  1 drivers
v0000027db804e020_0 .net *"_ivl_23", 3 0, L_0000027db80ab460;  1 drivers
L_0000027db80526f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db804e200_0 .net/2u *"_ivl_26", 11 0, L_0000027db80526f0;  1 drivers
v0000027db804e340_0 .net *"_ivl_29", 19 0, L_0000027db80abdc0;  1 drivers
v0000027db804ea20_0 .net *"_ivl_33", 0 0, L_0000027db80aa600;  1 drivers
v0000027db804e3e0_0 .net *"_ivl_34", 11 0, L_0000027db80a9fc0;  1 drivers
v0000027db8051110_0 .net *"_ivl_37", 7 0, L_0000027db80aac40;  1 drivers
v0000027db80503f0_0 .net *"_ivl_39", 0 0, L_0000027db80ab500;  1 drivers
v0000027db8050ad0_0 .net *"_ivl_41", 9 0, L_0000027db80aa740;  1 drivers
L_0000027db8052738 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027db80508f0_0 .net/2u *"_ivl_42", 0 0, L_0000027db8052738;  1 drivers
v0000027db80507b0_0 .net *"_ivl_47", 0 0, L_0000027db80aa060;  1 drivers
v0000027db8050990_0 .net *"_ivl_48", 19 0, L_0000027db80aad80;  1 drivers
v0000027db8051cf0_0 .net *"_ivl_51", 11 0, L_0000027db80aaf60;  1 drivers
v0000027db8050b70_0 .net "alu_control", 5 0, v0000027db7fd49b0_0;  1 drivers
v0000027db8050a30_0 .net "beq", 0 0, L_0000027db80aa2e0;  1 drivers
v0000027db8051b10_0 .net "beq_control", 0 0, v0000027db7fd4cd0_0;  1 drivers
v0000027db80516b0_0 .net "bge", 0 0, L_0000027db80abbe0;  1 drivers
v0000027db8050c10_0 .net "bgeq_control", 0 0, v0000027db7fd5bd0_0;  1 drivers
v0000027db8050350_0 .net "blt", 0 0, L_0000027db80aa4c0;  1 drivers
v0000027db8051610_0 .net "blt_control", 0 0, v0000027db7fd5270_0;  1 drivers
v0000027db8050210_0 .net "bneq", 0 0, L_0000027db80ab140;  1 drivers
v0000027db8050cb0_0 .net "bneq_control", 0 0, v0000027db7fd4ff0_0;  1 drivers
v0000027db8051390_0 .net "clk", 0 0, v0000027db8051c50_0;  1 drivers
v0000027db8050f30_0 .net "current_pc", 31 0, v0000027db804f240_0;  1 drivers
v0000027db8050d50_0 .net "imm_val_branch_top", 31 0, L_0000027db80aab00;  1 drivers
v0000027db8051a70_0 .net "imm_val_jump", 31 0, L_0000027db80ab820;  1 drivers
v0000027db8050df0_0 .net "imm_val_lui", 31 0, L_0000027db80aaba0;  1 drivers
v0000027db8051930_0 .net "immediate_value_store", 31 0, L_0000027db80ab640;  1 drivers
v0000027db8050850_0 .net "instruction_out", 31 0, L_0000027db80519d0;  1 drivers
v0000027db8050e90_0 .net "jump", 0 0, v0000027db7fd5c70_0;  1 drivers
v0000027db80502b0_0 .net "lb", 0 0, v0000027db7fd5e50_0;  1 drivers
v0000027db8051750_0 .net "lui_control", 0 0, v0000027db7fd5ef0_0;  1 drivers
v0000027db8050530_0 .net "mem_to_reg", 0 0, v0000027db7fd5f90_0;  1 drivers
v0000027db8050710_0 .net "out", 31 0, L_0000027db7fe9f00;  alias, 1 drivers
v0000027db8051570_0 .net "pc", 31 0, v0000027db804f9c0_0;  1 drivers
v0000027db8050fd0_0 .net "reset", 0 0, v0000027db80517f0_0;  1 drivers
v0000027db8051d90_0 .net "sw", 0 0, v0000027db7fd6210_0;  1 drivers
L_0000027db8051430 .part L_0000027db80519d0, 25, 7;
L_0000027db80500d0 .part L_0000027db80519d0, 12, 3;
L_0000027db80514d0 .part L_0000027db80519d0, 0, 7;
L_0000027db80aaec0 .part L_0000027db80519d0, 15, 5;
L_0000027db80aa920 .part L_0000027db80519d0, 20, 5;
L_0000027db80aa7e0 .part L_0000027db80519d0, 7, 5;
L_0000027db80aa420 .part L_0000027db80519d0, 20, 5;
L_0000027db80ab3c0 .part L_0000027db80519d0, 31, 1;
LS_0000027db80ab5a0_0_0 .concat [ 1 1 1 1], L_0000027db80ab3c0, L_0000027db80ab3c0, L_0000027db80ab3c0, L_0000027db80ab3c0;
LS_0000027db80ab5a0_0_4 .concat [ 1 1 1 1], L_0000027db80ab3c0, L_0000027db80ab3c0, L_0000027db80ab3c0, L_0000027db80ab3c0;
LS_0000027db80ab5a0_0_8 .concat [ 1 1 1 1], L_0000027db80ab3c0, L_0000027db80ab3c0, L_0000027db80ab3c0, L_0000027db80ab3c0;
LS_0000027db80ab5a0_0_12 .concat [ 1 1 1 1], L_0000027db80ab3c0, L_0000027db80ab3c0, L_0000027db80ab3c0, L_0000027db80ab3c0;
LS_0000027db80ab5a0_0_16 .concat [ 1 1 1 1], L_0000027db80ab3c0, L_0000027db80ab3c0, L_0000027db80ab3c0, L_0000027db80ab3c0;
LS_0000027db80ab5a0_0_20 .concat [ 1 0 0 0], L_0000027db80ab3c0;
LS_0000027db80ab5a0_1_0 .concat [ 4 4 4 4], LS_0000027db80ab5a0_0_0, LS_0000027db80ab5a0_0_4, LS_0000027db80ab5a0_0_8, LS_0000027db80ab5a0_0_12;
LS_0000027db80ab5a0_1_4 .concat [ 4 1 0 0], LS_0000027db80ab5a0_0_16, LS_0000027db80ab5a0_0_20;
L_0000027db80ab5a0 .concat [ 16 5 0 0], LS_0000027db80ab5a0_1_0, LS_0000027db80ab5a0_1_4;
L_0000027db80aa560 .part L_0000027db80519d0, 7, 1;
L_0000027db80ab780 .part L_0000027db80519d0, 25, 6;
L_0000027db80ab460 .part L_0000027db80519d0, 8, 4;
L_0000027db80aab00 .concat [ 4 6 1 21], L_0000027db80ab460, L_0000027db80ab780, L_0000027db80aa560, L_0000027db80ab5a0;
L_0000027db80abdc0 .part L_0000027db80519d0, 12, 20;
L_0000027db80aaba0 .concat [ 20 12 0 0], L_0000027db80abdc0, L_0000027db80526f0;
L_0000027db80aa600 .part L_0000027db80519d0, 31, 1;
LS_0000027db80a9fc0_0_0 .concat [ 1 1 1 1], L_0000027db80aa600, L_0000027db80aa600, L_0000027db80aa600, L_0000027db80aa600;
LS_0000027db80a9fc0_0_4 .concat [ 1 1 1 1], L_0000027db80aa600, L_0000027db80aa600, L_0000027db80aa600, L_0000027db80aa600;
LS_0000027db80a9fc0_0_8 .concat [ 1 1 1 1], L_0000027db80aa600, L_0000027db80aa600, L_0000027db80aa600, L_0000027db80aa600;
L_0000027db80a9fc0 .concat [ 4 4 4 0], LS_0000027db80a9fc0_0_0, LS_0000027db80a9fc0_0_4, LS_0000027db80a9fc0_0_8;
L_0000027db80aac40 .part L_0000027db80519d0, 12, 8;
L_0000027db80ab500 .part L_0000027db80519d0, 20, 1;
L_0000027db80aa740 .part L_0000027db80519d0, 21, 10;
LS_0000027db80ab820_0_0 .concat [ 1 10 1 8], L_0000027db8052738, L_0000027db80aa740, L_0000027db80ab500, L_0000027db80aac40;
LS_0000027db80ab820_0_4 .concat [ 12 0 0 0], L_0000027db80a9fc0;
L_0000027db80ab820 .concat [ 20 12 0 0], LS_0000027db80ab820_0_0, LS_0000027db80ab820_0_4;
L_0000027db80aa060 .part L_0000027db80519d0, 31, 1;
LS_0000027db80aad80_0_0 .concat [ 1 1 1 1], L_0000027db80aa060, L_0000027db80aa060, L_0000027db80aa060, L_0000027db80aa060;
LS_0000027db80aad80_0_4 .concat [ 1 1 1 1], L_0000027db80aa060, L_0000027db80aa060, L_0000027db80aa060, L_0000027db80aa060;
LS_0000027db80aad80_0_8 .concat [ 1 1 1 1], L_0000027db80aa060, L_0000027db80aa060, L_0000027db80aa060, L_0000027db80aa060;
LS_0000027db80aad80_0_12 .concat [ 1 1 1 1], L_0000027db80aa060, L_0000027db80aa060, L_0000027db80aa060, L_0000027db80aa060;
LS_0000027db80aad80_0_16 .concat [ 1 1 1 1], L_0000027db80aa060, L_0000027db80aa060, L_0000027db80aa060, L_0000027db80aa060;
LS_0000027db80aad80_1_0 .concat [ 4 4 4 4], LS_0000027db80aad80_0_0, LS_0000027db80aad80_0_4, LS_0000027db80aad80_0_8, LS_0000027db80aad80_0_12;
LS_0000027db80aad80_1_4 .concat [ 4 0 0 0], LS_0000027db80aad80_0_16;
L_0000027db80aad80 .concat [ 16 4 0 0], LS_0000027db80aad80_1_0, LS_0000027db80aad80_1_4;
L_0000027db80aaf60 .part L_0000027db80519d0, 20, 12;
L_0000027db80ab640 .concat [ 12 20 0 0], L_0000027db80aaf60, L_0000027db80aad80;
S_0000027db7fea6b0 .scope module, "cu" "control_unit" 3 47, 4 3 0, S_0000027db7feed80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 7 "opcode";
    .port_info 4 /OUTPUT 6 "alu_control";
    .port_info 5 /OUTPUT 1 "lb";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
    .port_info 7 /OUTPUT 1 "bneq_control";
    .port_info 8 /OUTPUT 1 "beq_control";
    .port_info 9 /OUTPUT 1 "bgeq_control";
    .port_info 10 /OUTPUT 1 "blt_control";
    .port_info 11 /OUTPUT 1 "jump";
    .port_info 12 /OUTPUT 1 "sw";
    .port_info 13 /OUTPUT 1 "lui_control";
v0000027db7fd49b0_0 .var "alu_control", 5 0;
v0000027db7fd4cd0_0 .var "beq_control", 0 0;
v0000027db7fd5bd0_0 .var "bgeq_control", 0 0;
v0000027db7fd5270_0 .var "blt_control", 0 0;
v0000027db7fd4ff0_0 .var "bneq_control", 0 0;
v0000027db7fd4870_0 .net "funct3", 2 0, L_0000027db80500d0;  1 drivers
v0000027db7fd4910_0 .net "funct7", 6 0, L_0000027db8051430;  1 drivers
v0000027db7fd5c70_0 .var "jump", 0 0;
v0000027db7fd5e50_0 .var "lb", 0 0;
v0000027db7fd5ef0_0 .var "lui_control", 0 0;
v0000027db7fd5f90_0 .var "mem_to_reg", 0 0;
v0000027db7fd60d0_0 .net "opcode", 6 0, L_0000027db80514d0;  1 drivers
v0000027db7fd6170_0 .net "reset", 0 0, v0000027db80517f0_0;  alias, 1 drivers
v0000027db7fd6210_0 .var "sw", 0 0;
E_0000027db7fd7c80 .event anyedge, v0000027db7fd60d0_0, v0000027db7fd4870_0, v0000027db7fd4910_0;
E_0000027db7fd7500 .event anyedge, v0000027db7fd6170_0;
S_0000027db7f9a2f0 .scope module, "dpu" "data_path" 3 62, 5 3 0, S_0000027db7feed80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "read_reg_num1";
    .port_info 3 /INPUT 5 "read_reg_num2";
    .port_info 4 /INPUT 5 "write_reg_num1";
    .port_info 5 /INPUT 6 "alu_control";
    .port_info 6 /INPUT 1 "jump";
    .port_info 7 /INPUT 1 "beq_control";
    .port_info 8 /INPUT 1 "bne_control";
    .port_info 9 /INPUT 32 "imm_val";
    .port_info 10 /INPUT 5 "shamt";
    .port_info 11 /INPUT 1 "lb";
    .port_info 12 /INPUT 1 "sw";
    .port_info 13 /INPUT 1 "bgeq_control";
    .port_info 14 /INPUT 1 "blt_control";
    .port_info 15 /INPUT 1 "lui_control";
    .port_info 16 /INPUT 32 "imm_val_lui";
    .port_info 17 /INPUT 32 "imm_val_jump";
    .port_info 18 /INPUT 32 "return_address";
    .port_info 19 /OUTPUT 1 "beq";
    .port_info 20 /OUTPUT 1 "bneq";
    .port_info 21 /OUTPUT 1 "bge";
    .port_info 22 /OUTPUT 1 "blt";
    .port_info 23 /OUTPUT 32 "write_data_alu_2";
L_0000027db7fe9bf0 .functor AND 1, L_0000027db80ab000, L_0000027db80aba00, C4<1>, C4<1>;
L_0000027db7fe9330 .functor AND 1, L_0000027db80aa9c0, L_0000027db80aaa60, C4<1>, C4<1>;
L_0000027db7fe9db0 .functor AND 1, L_0000027db80abb40, L_0000027db80ab1e0, C4<1>, C4<1>;
L_0000027db7fe9e90 .functor AND 1, L_0000027db80abe60, L_0000027db80aa880, C4<1>, C4<1>;
L_0000027db7fe9f00 .functor BUFZ 32, v0000027db804b090_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027db8052150 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027db804a190_0 .net/2u *"_ivl_0", 31 0, L_0000027db8052150;  1 drivers
v0000027db804a230_0 .net *"_ivl_10", 0 0, L_0000027db80aba00;  1 drivers
v0000027db804a2d0_0 .net *"_ivl_13", 0 0, L_0000027db7fe9bf0;  1 drivers
L_0000027db8052228 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027db804a370_0 .net/2s *"_ivl_14", 1 0, L_0000027db8052228;  1 drivers
L_0000027db8052270 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027db804a730_0 .net/2s *"_ivl_16", 1 0, L_0000027db8052270;  1 drivers
v0000027db804d050_0 .net *"_ivl_18", 1 0, L_0000027db80ab280;  1 drivers
v0000027db804daf0_0 .net *"_ivl_2", 0 0, L_0000027db80ab000;  1 drivers
L_0000027db80522b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027db804d690_0 .net/2u *"_ivl_22", 31 0, L_0000027db80522b8;  1 drivers
v0000027db804cd30_0 .net *"_ivl_24", 0 0, L_0000027db80aa9c0;  1 drivers
v0000027db804d5f0_0 .net *"_ivl_26", 31 0, L_0000027db80aae20;  1 drivers
L_0000027db8052300 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db804c830_0 .net *"_ivl_29", 30 0, L_0000027db8052300;  1 drivers
L_0000027db8052348 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027db804d370_0 .net/2u *"_ivl_30", 31 0, L_0000027db8052348;  1 drivers
v0000027db804cab0_0 .net *"_ivl_32", 0 0, L_0000027db80aaa60;  1 drivers
v0000027db804c5b0_0 .net *"_ivl_35", 0 0, L_0000027db7fe9330;  1 drivers
L_0000027db8052390 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027db804cb50_0 .net/2s *"_ivl_36", 1 0, L_0000027db8052390;  1 drivers
L_0000027db80523d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027db804d870_0 .net/2s *"_ivl_38", 1 0, L_0000027db80523d8;  1 drivers
v0000027db804cbf0_0 .net *"_ivl_4", 31 0, L_0000027db80ab0a0;  1 drivers
v0000027db804db90_0 .net *"_ivl_40", 1 0, L_0000027db80abaa0;  1 drivers
L_0000027db8052420 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027db804c970_0 .net/2u *"_ivl_44", 31 0, L_0000027db8052420;  1 drivers
v0000027db804bf70_0 .net *"_ivl_46", 0 0, L_0000027db80abb40;  1 drivers
v0000027db804ca10_0 .net *"_ivl_48", 31 0, L_0000027db80aa100;  1 drivers
L_0000027db8052468 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db804d730_0 .net *"_ivl_51", 30 0, L_0000027db8052468;  1 drivers
L_0000027db80524b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027db804cc90_0 .net/2u *"_ivl_52", 31 0, L_0000027db80524b0;  1 drivers
v0000027db804d0f0_0 .net *"_ivl_54", 0 0, L_0000027db80ab1e0;  1 drivers
v0000027db804c8d0_0 .net *"_ivl_57", 0 0, L_0000027db7fe9db0;  1 drivers
L_0000027db80524f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027db804dcd0_0 .net/2s *"_ivl_58", 1 0, L_0000027db80524f8;  1 drivers
L_0000027db8052540 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027db804cdd0_0 .net/2s *"_ivl_60", 1 0, L_0000027db8052540;  1 drivers
v0000027db804d7d0_0 .net *"_ivl_62", 1 0, L_0000027db80ab320;  1 drivers
L_0000027db8052588 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027db804c010_0 .net/2u *"_ivl_66", 31 0, L_0000027db8052588;  1 drivers
v0000027db804dd70_0 .net *"_ivl_68", 0 0, L_0000027db80abe60;  1 drivers
L_0000027db8052198 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db804ce70_0 .net *"_ivl_7", 30 0, L_0000027db8052198;  1 drivers
v0000027db804cf10_0 .net *"_ivl_70", 31 0, L_0000027db80abc80;  1 drivers
L_0000027db80525d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db804d410_0 .net *"_ivl_73", 30 0, L_0000027db80525d0;  1 drivers
L_0000027db8052618 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027db804c330_0 .net/2u *"_ivl_74", 31 0, L_0000027db8052618;  1 drivers
v0000027db804da50_0 .net *"_ivl_76", 0 0, L_0000027db80aa880;  1 drivers
v0000027db804d910_0 .net *"_ivl_79", 0 0, L_0000027db7fe9e90;  1 drivers
L_0000027db80521e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027db804d9b0_0 .net/2u *"_ivl_8", 31 0, L_0000027db80521e0;  1 drivers
L_0000027db8052660 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027db804dc30_0 .net/2s *"_ivl_80", 1 0, L_0000027db8052660;  1 drivers
L_0000027db80526a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027db804c0b0_0 .net/2s *"_ivl_82", 1 0, L_0000027db80526a8;  1 drivers
v0000027db804de10_0 .net *"_ivl_84", 1 0, L_0000027db80abd20;  1 drivers
v0000027db804cfb0_0 .net "alu_control", 5 0, v0000027db7fd49b0_0;  alias, 1 drivers
v0000027db804c150_0 .net "beq", 0 0, L_0000027db80aa2e0;  alias, 1 drivers
v0000027db804d550_0 .net "beq_control", 0 0, v0000027db7fd4cd0_0;  alias, 1 drivers
v0000027db804d190_0 .net "bge", 0 0, L_0000027db80abbe0;  alias, 1 drivers
v0000027db804d230_0 .net "bgeq_control", 0 0, v0000027db7fd5bd0_0;  alias, 1 drivers
v0000027db804c1f0_0 .net "blt", 0 0, L_0000027db80aa4c0;  alias, 1 drivers
v0000027db804c290_0 .net "blt_control", 0 0, v0000027db7fd5270_0;  alias, 1 drivers
v0000027db804c3d0_0 .net "bne_control", 0 0, v0000027db7fd4ff0_0;  alias, 1 drivers
v0000027db804c470_0 .net "bneq", 0 0, L_0000027db80ab140;  alias, 1 drivers
v0000027db804d2d0_0 .net "clk", 0 0, v0000027db8051c50_0;  alias, 1 drivers
v0000027db804c510_0 .net "data_out", 31 0, L_0000027db7fe9410;  1 drivers
v0000027db804c650_0 .net "data_out_2_dm", 31 0, v0000027db804bb30_0;  1 drivers
v0000027db804c6f0_0 .net "imm_val", 31 0, L_0000027db80ab640;  alias, 1 drivers
v0000027db804c790_0 .net "imm_val_jump", 31 0, L_0000027db80ab820;  alias, 1 drivers
v0000027db804d4b0_0 .net "imm_val_lui", 31 0, L_0000027db80aaba0;  alias, 1 drivers
v0000027db804f100_0 .net "jump", 0 0, v0000027db7fd5c70_0;  alias, 1 drivers
v0000027db804e2a0_0 .net "lb", 0 0, v0000027db7fd5e50_0;  alias, 1 drivers
v0000027db804e520_0 .net "lui_control", 0 0, v0000027db7fd5ef0_0;  alias, 1 drivers
v0000027db804fce0_0 .net "read_data1", 31 0, L_0000027db7fe9b80;  1 drivers
v0000027db804eca0_0 .net "read_data2", 31 0, L_0000027db7fe9d40;  1 drivers
v0000027db804f1a0_0 .net "read_data_addr_dm_2", 4 0, L_0000027db7fe9aa0;  1 drivers
v0000027db804eac0_0 .net "read_reg_num1", 4 0, L_0000027db80aaec0;  1 drivers
v0000027db804f7e0_0 .net "read_reg_num2", 4 0, L_0000027db80aa920;  1 drivers
v0000027db804ed40_0 .net "return_address", 31 0, v0000027db804f240_0;  alias, 1 drivers
v0000027db804fd80_0 .net "rst", 0 0, v0000027db80517f0_0;  alias, 1 drivers
v0000027db804e7a0_0 .net "shamt", 4 0, L_0000027db80aa420;  1 drivers
v0000027db804fb00_0 .net "sw", 0 0, v0000027db7fd6210_0;  alias, 1 drivers
v0000027db804ede0_0 .net "write_data_alu", 31 0, v0000027db804b090_0;  1 drivers
v0000027db804e660_0 .net "write_data_alu_2", 31 0, L_0000027db7fe9f00;  alias, 1 drivers
v0000027db804e0c0_0 .net "write_reg_num1", 4 0, L_0000027db80aa7e0;  1 drivers
L_0000027db80ab000 .cmp/eq 32, v0000027db804b090_0, L_0000027db8052150;
L_0000027db80ab0a0 .concat [ 1 31 0 0], v0000027db7fd4cd0_0, L_0000027db8052198;
L_0000027db80aba00 .cmp/eq 32, L_0000027db80ab0a0, L_0000027db80521e0;
L_0000027db80ab280 .functor MUXZ 2, L_0000027db8052270, L_0000027db8052228, L_0000027db7fe9bf0, C4<>;
L_0000027db80aa2e0 .part L_0000027db80ab280, 0, 1;
L_0000027db80aa9c0 .cmp/eq 32, v0000027db804b090_0, L_0000027db80522b8;
L_0000027db80aae20 .concat [ 1 31 0 0], v0000027db7fd4ff0_0, L_0000027db8052300;
L_0000027db80aaa60 .cmp/eq 32, L_0000027db80aae20, L_0000027db8052348;
L_0000027db80abaa0 .functor MUXZ 2, L_0000027db80523d8, L_0000027db8052390, L_0000027db7fe9330, C4<>;
L_0000027db80ab140 .part L_0000027db80abaa0, 0, 1;
L_0000027db80abb40 .cmp/eq 32, v0000027db804b090_0, L_0000027db8052420;
L_0000027db80aa100 .concat [ 1 31 0 0], v0000027db7fd5bd0_0, L_0000027db8052468;
L_0000027db80ab1e0 .cmp/eq 32, L_0000027db80aa100, L_0000027db80524b0;
L_0000027db80ab320 .functor MUXZ 2, L_0000027db8052540, L_0000027db80524f8, L_0000027db7fe9db0, C4<>;
L_0000027db80abbe0 .part L_0000027db80ab320, 0, 1;
L_0000027db80abe60 .cmp/eq 32, v0000027db804b090_0, L_0000027db8052588;
L_0000027db80abc80 .concat [ 1 31 0 0], v0000027db7fd5270_0, L_0000027db80525d0;
L_0000027db80aa880 .cmp/eq 32, L_0000027db80abc80, L_0000027db8052618;
L_0000027db80abd20 .functor MUXZ 2, L_0000027db80526a8, L_0000027db8052660, L_0000027db7fe9e90, C4<>;
L_0000027db80aa4c0 .part L_0000027db80abd20, 0, 1;
S_0000027db7f87450 .scope module, "alu_unit" "alu" 5 39, 6 3 0, S_0000027db7f9a2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "src1";
    .port_info 3 /INPUT 32 "src2";
    .port_info 4 /INPUT 6 "alu_control";
    .port_info 5 /INPUT 32 "imm_val_r";
    .port_info 6 /INPUT 5 "shamt";
    .port_info 7 /OUTPUT 32 "result";
v0000027db7fd4370_0 .net "alu_control", 5 0, v0000027db7fd49b0_0;  alias, 1 drivers
v0000027db7fc53a0_0 .net "clk", 0 0, v0000027db8051c50_0;  alias, 1 drivers
v0000027db7fc5440_0 .net "imm_val_r", 31 0, L_0000027db80ab640;  alias, 1 drivers
v0000027db8049dd0_0 .net "reset", 0 0, v0000027db80517f0_0;  alias, 1 drivers
v0000027db804b090_0 .var "result", 31 0;
v0000027db804b130_0 .net "shamt", 4 0, L_0000027db80aa420;  alias, 1 drivers
v0000027db804b950_0 .net "src1", 31 0, L_0000027db7fe9b80;  alias, 1 drivers
v0000027db804b1d0_0 .net "src2", 31 0, L_0000027db7fe9d40;  alias, 1 drivers
E_0000027db7fd7dc0 .event posedge, v0000027db7fc53a0_0;
S_0000027db804bd90 .scope module, "dmu" "data_memory" 5 41, 7 3 0, S_0000027db7f9a2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "data_out_2_dm";
    .port_info 3 /INPUT 32 "alu_result_address";
    .port_info 4 /INPUT 1 "sw";
    .port_info 5 /INPUT 1 "lb";
    .port_info 6 /OUTPUT 32 "data_out";
L_0000027db7fe9410 .functor BUFZ 32, L_0000027db80aa6a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027db8049e70_0 .net *"_ivl_0", 31 0, L_0000027db80aa6a0;  1 drivers
v0000027db804a7d0_0 .net *"_ivl_3", 4 0, L_0000027db80ab960;  1 drivers
v0000027db804a870_0 .net *"_ivl_4", 6 0, L_0000027db80aace0;  1 drivers
L_0000027db8052108 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027db804b270_0 .net *"_ivl_7", 1 0, L_0000027db8052108;  1 drivers
v0000027db804ad70_0 .net "alu_result_address", 31 0, v0000027db804b090_0;  alias, 1 drivers
v0000027db804a4b0_0 .net "clk", 0 0, v0000027db8051c50_0;  alias, 1 drivers
v0000027db804bc70_0 .net "data_out", 31 0, L_0000027db7fe9410;  alias, 1 drivers
v0000027db804ac30_0 .net "data_out_2_dm", 31 0, v0000027db804bb30_0;  alias, 1 drivers
v0000027db804b310 .array "data_reg", 0 31, 31 0;
v0000027db804aa50_0 .var/i "i", 31 0;
v0000027db804b770_0 .net "lb", 0 0, v0000027db7fd5e50_0;  alias, 1 drivers
v0000027db804aaf0_0 .net "reset", 0 0, v0000027db80517f0_0;  alias, 1 drivers
v0000027db804a910_0 .net "sw", 0 0, v0000027db7fd6210_0;  alias, 1 drivers
L_0000027db80aa6a0 .array/port v0000027db804b310, L_0000027db80aace0;
L_0000027db80ab960 .part v0000027db804b090_0, 0, 5;
L_0000027db80aace0 .concat [ 5 2 0 0], L_0000027db80ab960, L_0000027db8052108;
S_0000027db7f875e0 .scope module, "rfu" "register_file" 5 37, 8 3 0, S_0000027db7f9a2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "out";
    .port_info 3 /INPUT 5 "read_reg_num1";
    .port_info 4 /INPUT 5 "read_reg_num2";
    .port_info 5 /INPUT 5 "write_reg_num1";
    .port_info 6 /INPUT 32 "write_data_dm";
    .port_info 7 /INPUT 1 "lb";
    .port_info 8 /INPUT 1 "lui_control";
    .port_info 9 /INPUT 32 "lui_imm_val";
    .port_info 10 /INPUT 32 "return_address";
    .port_info 11 /INPUT 1 "jump";
    .port_info 12 /OUTPUT 32 "read_data1";
    .port_info 13 /OUTPUT 32 "read_data2";
    .port_info 14 /OUTPUT 5 "read_data_addr_dm";
    .port_info 15 /OUTPUT 32 "data_out_2_dm";
    .port_info 16 /INPUT 1 "sw";
L_0000027db7fe9aa0 .functor BUFZ 5, L_0000027db80aa7e0, C4<00000>, C4<00000>, C4<00000>;
L_0000027db7fe9b80 .functor BUFZ 32, L_0000027db8050170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027db7fe9d40 .functor BUFZ 32, L_0000027db80505d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027db8052078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027db804b3b0_0 .net *"_ivl_11", 1 0, L_0000027db8052078;  1 drivers
v0000027db804a550_0 .net *"_ivl_14", 31 0, L_0000027db80505d0;  1 drivers
v0000027db804b450_0 .net *"_ivl_16", 6 0, L_0000027db8050670;  1 drivers
L_0000027db80520c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027db804aff0_0 .net *"_ivl_19", 1 0, L_0000027db80520c0;  1 drivers
L_0000027db8052030 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db804b810_0 .net *"_ivl_5", 26 0, L_0000027db8052030;  1 drivers
v0000027db804af50_0 .net *"_ivl_6", 31 0, L_0000027db8050170;  1 drivers
v0000027db804acd0_0 .net *"_ivl_8", 6 0, L_0000027db8050490;  1 drivers
v0000027db804b9f0_0 .net "clk", 0 0, v0000027db8051c50_0;  alias, 1 drivers
v0000027db804bb30_0 .var "data_out_2_dm", 31 0;
v0000027db804b4f0_0 .var/i "i", 31 0;
v0000027db804bbd0_0 .net "jump", 0 0, v0000027db7fd5c70_0;  alias, 1 drivers
v0000027db804a410_0 .net "lb", 0 0, v0000027db7fd5e50_0;  alias, 1 drivers
v0000027db804a9b0_0 .net "lui_control", 0 0, v0000027db7fd5ef0_0;  alias, 1 drivers
v0000027db804b6d0_0 .net "lui_imm_val", 31 0, L_0000027db80aaba0;  alias, 1 drivers
v0000027db804b590_0 .net "out", 31 0, v0000027db804b090_0;  alias, 1 drivers
v0000027db804b630_0 .net "read_data1", 31 0, L_0000027db7fe9b80;  alias, 1 drivers
v0000027db8049f10_0 .net "read_data2", 31 0, L_0000027db7fe9d40;  alias, 1 drivers
v0000027db804b8b0_0 .net "read_data_addr_dm", 4 0, L_0000027db7fe9aa0;  alias, 1 drivers
v0000027db804a5f0_0 .net "read_reg_num1", 4 0, L_0000027db80aaec0;  alias, 1 drivers
v0000027db804ab90_0 .net "read_reg_num2", 4 0, L_0000027db80aa920;  alias, 1 drivers
v0000027db804ba90 .array "reg_mem", 0 31, 31 0;
v0000027db804a690_0 .net "return_address", 31 0, v0000027db804f240_0;  alias, 1 drivers
v0000027db8049fb0_0 .net "rst", 0 0, v0000027db80517f0_0;  alias, 1 drivers
v0000027db804ae10_0 .net "sw", 0 0, v0000027db7fd6210_0;  alias, 1 drivers
v0000027db804a050_0 .net "write_data_dm", 31 0, L_0000027db7fe9410;  alias, 1 drivers
v0000027db804a0f0_0 .net "write_reg_dm", 31 0, L_0000027db8050030;  1 drivers
v0000027db804aeb0_0 .net "write_reg_num1", 4 0, L_0000027db80aa7e0;  alias, 1 drivers
L_0000027db8050030 .concat [ 5 27 0 0], L_0000027db80aa7e0, L_0000027db8052030;
L_0000027db8050170 .array/port v0000027db804ba90, L_0000027db8050490;
L_0000027db8050490 .concat [ 5 2 0 0], L_0000027db80aaec0, L_0000027db8052078;
L_0000027db80505d0 .array/port v0000027db804ba90, L_0000027db8050670;
L_0000027db8050670 .concat [ 5 2 0 0], L_0000027db80aa920, L_0000027db80520c0;
S_0000027db7f76860 .scope module, "ifu" "instruction_fetch_unit" 3 30, 9 3 0, S_0000027db7feed80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "imm_address";
    .port_info 3 /INPUT 32 "imm_address_jump";
    .port_info 4 /INPUT 1 "beq";
    .port_info 5 /INPUT 1 "bneq";
    .port_info 6 /INPUT 1 "bge";
    .port_info 7 /INPUT 1 "blt";
    .port_info 8 /INPUT 1 "jump";
    .port_info 9 /OUTPUT 32 "pc";
    .port_info 10 /OUTPUT 32 "current_pc";
v0000027db804e160_0 .net "beq", 0 0, L_0000027db80aa2e0;  alias, 1 drivers
v0000027db804fba0_0 .net "bge", 0 0, L_0000027db80abbe0;  alias, 1 drivers
v0000027db804ef20_0 .net "blt", 0 0, L_0000027db80aa4c0;  alias, 1 drivers
v0000027db804e840_0 .net "bneq", 0 0, L_0000027db80ab140;  alias, 1 drivers
v0000027db804f740_0 .net "clk", 0 0, v0000027db8051c50_0;  alias, 1 drivers
v0000027db804f240_0 .var "current_pc", 31 0;
v0000027db804f060_0 .net "imm_address", 31 0, L_0000027db80aab00;  alias, 1 drivers
v0000027db804fc40_0 .net "imm_address_jump", 31 0, L_0000027db80ab820;  alias, 1 drivers
v0000027db804f2e0_0 .net "jump", 0 0, v0000027db7fd5c70_0;  alias, 1 drivers
v0000027db804f9c0_0 .var "pc", 31 0;
v0000027db804ec00_0 .net "reset", 0 0, v0000027db80517f0_0;  alias, 1 drivers
S_0000027db7f769f0 .scope module, "imu" "instruction_memory" 3 42, 10 3 0, S_0000027db7feed80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "instruction_code";
v0000027db804ee80_0 .net *"_ivl_0", 7 0, L_0000027db804ff90;  1 drivers
v0000027db804efc0_0 .net *"_ivl_10", 31 0, L_0000027db8051890;  1 drivers
v0000027db804e5c0_0 .net *"_ivl_12", 7 0, L_0000027db8051e30;  1 drivers
L_0000027db8051fe8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027db804f380_0 .net/2u *"_ivl_14", 31 0, L_0000027db8051fe8;  1 drivers
v0000027db804f420_0 .net *"_ivl_16", 31 0, L_0000027db80512f0;  1 drivers
v0000027db804f4c0_0 .net *"_ivl_18", 7 0, L_0000027db8051bb0;  1 drivers
L_0000027db8051f58 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000027db804df80_0 .net/2u *"_ivl_2", 31 0, L_0000027db8051f58;  1 drivers
v0000027db804f560_0 .net *"_ivl_4", 31 0, L_0000027db80511b0;  1 drivers
v0000027db804e8e0_0 .net *"_ivl_6", 7 0, L_0000027db8051250;  1 drivers
L_0000027db8051fa0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000027db804e700_0 .net/2u *"_ivl_8", 31 0, L_0000027db8051fa0;  1 drivers
v0000027db804e980_0 .net "clk", 0 0, v0000027db8051c50_0;  alias, 1 drivers
v0000027db804f600_0 .net "instruction_code", 31 0, L_0000027db80519d0;  alias, 1 drivers
v0000027db804f6a0 .array "memory", 0 108, 7 0;
v0000027db804f880_0 .net "pc", 31 0, v0000027db804f9c0_0;  alias, 1 drivers
v0000027db804e480_0 .net "reset", 0 0, v0000027db80517f0_0;  alias, 1 drivers
L_0000027db804ff90 .array/port v0000027db804f6a0, L_0000027db80511b0;
L_0000027db80511b0 .arith/sum 32, v0000027db804f9c0_0, L_0000027db8051f58;
L_0000027db8051250 .array/port v0000027db804f6a0, L_0000027db8051890;
L_0000027db8051890 .arith/sum 32, v0000027db804f9c0_0, L_0000027db8051fa0;
L_0000027db8051e30 .array/port v0000027db804f6a0, L_0000027db80512f0;
L_0000027db80512f0 .arith/sum 32, v0000027db804f9c0_0, L_0000027db8051fe8;
L_0000027db8051bb0 .array/port v0000027db804f6a0, v0000027db804f9c0_0;
L_0000027db80519d0 .concat [ 8 8 8 8], L_0000027db8051bb0, L_0000027db8051e30, L_0000027db8051250, L_0000027db804ff90;
    .scope S_0000027db7f76860;
T_0 ;
    %wait E_0000027db7fd7dc0;
    %load/vec4 v0000027db804ec00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027db804f9c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027db804e160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000027db804e840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.6, 11;
    %load/vec4 v0000027db804fba0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v0000027db804ef20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0000027db804f2e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000027db804f9c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000027db804f9c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000027db804e160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/1 T_0.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027db804e840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_0.12;
    %jmp/1 T_0.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027db804fba0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_0.11;
    %jmp/1 T_0.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027db804ef20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_0.10;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0000027db804f9c0_0;
    %load/vec4 v0000027db804f060_0;
    %add;
    %assign/vec4 v0000027db804f9c0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0000027db804f2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %load/vec4 v0000027db804f9c0_0;
    %load/vec4 v0000027db804fc40_0;
    %add;
    %assign/vec4 v0000027db804f9c0_0, 0;
T_0.13 ;
T_0.9 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027db7f76860;
T_1 ;
    %wait E_0000027db7fd7dc0;
    %load/vec4 v0000027db804ec00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027db804f240_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027db804f2e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000027db804f240_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000027db804f240_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000027db804f240_0;
    %assign/vec4 v0000027db804f240_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027db7f769f0;
T_2 ;
    %wait E_0000027db7fd7500;
    %load/vec4 v0000027db804e480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 148, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 145, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 197, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 74, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 197, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 90, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 129, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 189, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 95, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 214, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 247, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 104, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 133, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 65, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 242, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 199, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 161, 0, 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 49, 0, 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 241, 0, 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 96, 0, 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 241, 0, 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 112, 0, 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 67, 0, 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 115, 0, 8;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 35, 0, 8;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 65, 0, 8;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 148, 0, 8;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 65, 0, 8;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 212, 0, 8;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 193, 0, 8;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 82, 0, 8;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 183, 0, 8;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
    %pushi/vec4 239, 0, 8;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027db804f6a0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000027db7fea6b0;
T_3 ;
    %wait E_0000027db7fd7500;
    %load/vec4 v0000027db7fd6170_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027db7fea6b0;
T_4 ;
    %wait E_0000027db7fd7c80;
    %load/vec4 v0000027db7fd60d0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5ef0_0, 0, 1;
    %load/vec4 v0000027db7fd4870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v0000027db7fd4910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0000027db7fd4910_0;
    %pad/u 32;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
T_4.13 ;
T_4.12 ;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v0000027db7fd4910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.15, 4;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
T_4.15 ;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v0000027db7fd4910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.17, 4;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
T_4.17 ;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0000027db7fd4910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.19, 4;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
T_4.19 ;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0000027db7fd4910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.21, 4;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
T_4.21 ;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0000027db7fd4910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.23, 4;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %jmp T_4.24;
T_4.23 ;
    %load/vec4 v0000027db7fd4910_0;
    %pad/u 32;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
T_4.25 ;
T_4.24 ;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0000027db7fd4910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.27, 4;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
T_4.27 ;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0000027db7fd4910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.29, 4;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
T_4.29 ;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027db7fd60d0_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_4.31, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd6210_0, 0, 1;
    %load/vec4 v0000027db7fd4870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %jmp T_4.41;
T_4.33 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %jmp T_4.41;
T_4.34 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %jmp T_4.41;
T_4.35 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %jmp T_4.41;
T_4.36 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %jmp T_4.41;
T_4.37 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %jmp T_4.41;
T_4.38 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %jmp T_4.41;
T_4.39 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %jmp T_4.41;
T_4.40 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %jmp T_4.41;
T_4.41 ;
    %pop/vec4 1;
    %jmp T_4.32;
T_4.31 ;
    %load/vec4 v0000027db7fd60d0_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_4.42, 4;
    %load/vec4 v0000027db7fd4870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.44, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.46, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.47, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.48, 6;
    %jmp T_4.49;
T_4.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db7fd5f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db7fd5e50_0, 0, 1;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %jmp T_4.49;
T_4.45 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db7fd5f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5c70_0, 0, 1;
    %jmp T_4.49;
T_4.46 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db7fd5f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5c70_0, 0, 1;
    %jmp T_4.49;
T_4.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db7fd5f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5c70_0, 0, 1;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %jmp T_4.49;
T_4.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db7fd5f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5c70_0, 0, 1;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %jmp T_4.49;
T_4.49 ;
    %pop/vec4 1;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v0000027db7fd60d0_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_4.50, 4;
    %load/vec4 v0000027db7fd4870_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.54, 6;
    %jmp T_4.55;
T_4.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db7fd5f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db7fd6210_0, 0, 1;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %jmp T_4.55;
T_4.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db7fd5f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5c70_0, 0, 1;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db7fd5f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db7fd6210_0, 0, 1;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %jmp T_4.55;
T_4.55 ;
    %pop/vec4 1;
    %jmp T_4.51;
T_4.50 ;
    %load/vec4 v0000027db7fd60d0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_4.56, 4;
    %load/vec4 v0000027db7fd4870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.58, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.59, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.60, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.61, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.62, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.63, 6;
    %jmp T_4.64;
T_4.58 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db7fd4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5bd0_0, 0, 1;
    %jmp T_4.64;
T_4.59 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db7fd4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5bd0_0, 0, 1;
    %jmp T_4.64;
T_4.60 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %jmp T_4.64;
T_4.61 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db7fd5270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5bd0_0, 0, 1;
    %jmp T_4.64;
T_4.62 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db7fd5bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4ff0_0, 0, 1;
    %jmp T_4.64;
T_4.63 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %jmp T_4.64;
T_4.64 ;
    %pop/vec4 1;
    %jmp T_4.57;
T_4.56 ;
    %load/vec4 v0000027db7fd60d0_0;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_4.65, 4;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db7fd5ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd6210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5bd0_0, 0, 1;
    %jmp T_4.66;
T_4.65 ;
    %load/vec4 v0000027db7fd60d0_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_4.67, 4;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0000027db7fd49b0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db7fd5c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd6210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db7fd5bd0_0, 0, 1;
T_4.67 ;
T_4.66 ;
T_4.57 ;
T_4.51 ;
T_4.43 ;
T_4.32 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000027db7f875e0;
T_5 ;
    %wait E_0000027db7fd7dc0;
    %load/vec4 v0000027db8049fb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027db804b4f0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000027db804b4f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %load/vec4 v0000027db804b4f0_0;
    %ix/getv/s 3, v0000027db804b4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db804ba90, 0, 4;
    %load/vec4 v0000027db804b4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027db804b4f0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027db804bb30_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027db804a410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000027db804a050_0;
    %load/vec4 v0000027db804aeb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000027db804ba90, 4, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000027db804ae10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0000027db804a5f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000027db804ba90, 4;
    %store/vec4 v0000027db804bb30_0, 0, 32;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0000027db804a9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0000027db804b6d0_0;
    %load/vec4 v0000027db804aeb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000027db804ba90, 4, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0000027db804bbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0000027db804a690_0;
    %load/vec4 v0000027db804aeb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000027db804ba90, 4, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0000027db8049fb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %load/vec4 v0000027db804b590_0;
    %load/vec4 v0000027db804aeb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000027db804ba90, 4, 0;
T_5.12 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027db7f87450;
T_6 ;
    %wait E_0000027db7fd7dc0;
    %load/vec4 v0000027db8049dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000027db7fd4370_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %jmp T_6.24;
T_6.2 ;
    %load/vec4 v0000027db804b950_0;
    %load/vec4 v0000027db804b1d0_0;
    %add;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.3 ;
    %load/vec4 v0000027db804b950_0;
    %load/vec4 v0000027db804b1d0_0;
    %sub;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.4 ;
    %load/vec4 v0000027db804b950_0;
    %ix/getv 4, v0000027db804b1d0_0;
    %shiftl 4;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.5 ;
    %load/vec4 v0000027db804b950_0;
    %load/vec4 v0000027db804b1d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.25, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.26, 8;
T_6.25 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.26, 8;
 ; End of false expr.
    %blend;
T_6.26;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.6 ;
    %load/vec4 v0000027db804b950_0;
    %load/vec4 v0000027db804b1d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.28, 8;
T_6.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.28, 8;
 ; End of false expr.
    %blend;
T_6.28;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.7 ;
    %load/vec4 v0000027db804b950_0;
    %load/vec4 v0000027db804b1d0_0;
    %xor;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.8 ;
    %load/vec4 v0000027db804b950_0;
    %ix/getv 4, v0000027db804b1d0_0;
    %shiftr 4;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.9 ;
    %load/vec4 v0000027db804b950_0;
    %ix/getv 4, v0000027db804b1d0_0;
    %shiftr 4;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.10 ;
    %load/vec4 v0000027db804b950_0;
    %load/vec4 v0000027db804b1d0_0;
    %or;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.11 ;
    %load/vec4 v0000027db804b950_0;
    %load/vec4 v0000027db804b1d0_0;
    %and;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.12 ;
    %load/vec4 v0000027db804b950_0;
    %load/vec4 v0000027db7fc5440_0;
    %add;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.13 ;
    %load/vec4 v0000027db804b950_0;
    %ix/getv 4, v0000027db804b130_0;
    %shiftl 4;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.14 ;
    %load/vec4 v0000027db7fc5440_0;
    %load/vec4 v0000027db804b950_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.29, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.30, 8;
T_6.29 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.30, 8;
 ; End of false expr.
    %blend;
T_6.30;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.15 ;
    %load/vec4 v0000027db804b950_0;
    %load/vec4 v0000027db7fc5440_0;
    %and;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.16 ;
    %load/vec4 v0000027db804b950_0;
    %load/vec4 v0000027db7fc5440_0;
    %xor;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.17 ;
    %load/vec4 v0000027db804b950_0;
    %ix/getv 4, v0000027db804b130_0;
    %shiftr 4;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.18 ;
    %load/vec4 v0000027db804b950_0;
    %load/vec4 v0000027db7fc5440_0;
    %or;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.19 ;
    %load/vec4 v0000027db804b950_0;
    %load/vec4 v0000027db7fc5440_0;
    %and;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.20 ;
    %load/vec4 v0000027db804b950_0;
    %load/vec4 v0000027db804b1d0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_6.31, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.32, 8;
T_6.31 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.32, 8;
 ; End of false expr.
    %blend;
T_6.32;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.21 ;
    %load/vec4 v0000027db804b950_0;
    %load/vec4 v0000027db804b1d0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_6.33, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.34, 8;
T_6.33 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.34, 8;
 ; End of false expr.
    %blend;
T_6.34;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.22 ;
    %load/vec4 v0000027db804b950_0;
    %load/vec4 v0000027db804b1d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_6.35, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.36, 8;
T_6.35 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.36, 8;
 ; End of false expr.
    %blend;
T_6.36;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.23 ;
    %load/vec4 v0000027db804b950_0;
    %load/vec4 v0000027db804b1d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.37, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.38, 8;
T_6.37 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.38, 8;
 ; End of false expr.
    %blend;
T_6.38;
    %assign/vec4 v0000027db804b090_0, 0;
    %jmp T_6.24;
T_6.24 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027db804bd90;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027db804aa50_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000027db804aa50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0000027db804aa50_0;
    %ix/getv/s 3, v0000027db804aa50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db804b310, 0, 4;
    %load/vec4 v0000027db804aa50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027db804aa50_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0000027db804bd90;
T_8 ;
    %wait E_0000027db7fd7dc0;
    %load/vec4 v0000027db804a910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000027db804ac30_0;
    %load/vec4 v0000027db804ad70_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db804b310, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000027db7feb000;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db8051c50_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v0000027db8051c50_0;
    %inv;
    %store/vec4 v0000027db8051c50_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0000027db7feb000;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db80517f0_0, 0, 1;
    %vpi_call 2 21 "$display", "-----------------------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 22 "$display", "Time (ns) \011 PC (Hex) \011 Instruction (Hex) \011 Result (Out)" {0 0 0};
    %vpi_call 2 23 "$display", "-----------------------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db80517f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db80517f0_0, 0, 1;
    %vpi_call 2 29 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: ADD)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 31 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: SUB)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 33 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: SLL)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 35 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: XOR)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 37 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: SRL)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 39 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: SRA)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 41 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: AND)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 43 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: OR)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 45 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: ADDI)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 47 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: SLLI)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 49 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: XORI)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 51 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: SLTI)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 53 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: SRLI)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 55 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: ORI)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 57 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: ANDI)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 59 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: LB)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 61 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: SB)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 63 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: BEQ)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 65 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: BNE)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 67 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: BGE)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 69 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: BLT)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 71 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: LUI)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 73 "$display", "%0t \011 %h \011\011 %h \011 %h \011 (Instruction: JAL)", $time, v0000027db8051570_0, v0000027db8050850_0, v0000027db8051070_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 75 "$display", "-----------------------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 76 "$stop" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "top_riscv_tb.v";
    "top_riscv.v";
    "control_unit.v";
    "data_path.v";
    "alu.v";
    "data_memory.v";
    "register_file.v";
    "instruction_fetch_unit.v";
    "instruction_memory.v";
