{
  "format": {
    "instr_bitwidth": 32,
    "instr_type_bitwidth": 1,
    "instr_opcode_bitwidth": 3,
    "instr_slot_bitwidth": 4
  },
  "instructions": [
    {
      "name": "add",
      "opcode": 0,
      "instr_type": 1,
      "segments": [
        {
          "name": "en",
          "comment": "Enable addition",
          "bitwidth": 1
        },
        {
          "name": "addr",
          "comment": "Address of the vector",
          "bitwidth": 16
        }
      ]
    }
  ]
}
