Timing Analyzer report for VGASystem
Tue Nov  5 07:00:40 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 14. Slow 1200mV 85C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 15. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'CLK'
 17. Slow 1200mV 85C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 18. Slow 1200mV 85C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 19. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CLK'
 28. Slow 1200mV 0C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 29. Slow 1200mV 0C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 30. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'CLK'
 32. Slow 1200mV 0C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 33. Slow 1200mV 0C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 34. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'CLK'
 42. Fast 1200mV 0C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 43. Fast 1200mV 0C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 44. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'CLK'
 46. Fast 1200mV 0C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 47. Fast 1200mV 0C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 48. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; VGASystem                                              ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.9%      ;
;     Processor 3            ;   1.0%      ;
;     Processor 4            ;   0.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Clock Name                                                                                ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                                                                       ;
+-------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+
; CLK                                                                                       ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLK }                                                                                       ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] } ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FourDigitSSD:MUX|Sequencer:inst2|inst }                                                     ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLK    ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[0] }                                         ;
+-------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                 ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 115.19 MHz  ; 115.19 MHz      ; CLK                                               ;                                                ;
; 258.93 MHz  ; 258.93 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 1128.67 MHz ; 402.09 MHz      ; FourDigitSSD:MUX|Sequencer:inst2|inst             ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                       ; -1.394 ; -1.394        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.592 ; -0.592        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.114  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 36.138 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; CLK                                                                                       ; 0.452 ; 0.000         ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.497 ; 0.000         ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.673 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 0.743 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                  ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; -1.487 ; -1.487        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -1.487 ; -1.487        ;
; CLK                                                                                       ; 9.623  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 19.720 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.394 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.500        ; 4.582      ; 6.738      ;
; -1.124 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 1.000        ; 4.582      ; 6.968      ;
; 11.319 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 8.598      ;
; 11.506 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 8.411      ;
; 11.527 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 8.390      ;
; 11.595 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 8.322      ;
; 11.714 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 8.203      ;
; 11.750 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 8.167      ;
; 11.757 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 8.160      ;
; 11.765 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 8.152      ;
; 11.912 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 8.005      ;
; 11.998 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.919      ;
; 12.095 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.822      ;
; 12.137 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.780      ;
; 12.147 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.770      ;
; 12.264 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.653      ;
; 12.296 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.621      ;
; 12.299 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.618      ;
; 12.430 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.487      ;
; 12.451 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.466      ;
; 12.472 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.445      ;
; 12.474 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.443      ;
; 12.515 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 7.403      ;
; 12.540 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.377      ;
; 12.563 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.356      ;
; 12.617 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.300      ;
; 12.638 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.279      ;
; 12.659 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.258      ;
; 12.695 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.222      ;
; 12.702 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.215      ;
; 12.702 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 7.216      ;
; 12.706 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.211      ;
; 12.710 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.207      ;
; 12.723 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 7.195      ;
; 12.750 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.169      ;
; 12.771 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.148      ;
; 12.791 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 7.127      ;
; 12.825 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.092      ;
; 12.839 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.080      ;
; 12.857 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.060      ;
; 12.861 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.056      ;
; 12.868 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.049      ;
; 12.876 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 7.041      ;
; 12.910 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 7.008      ;
; 12.943 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 6.974      ;
; 12.946 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 6.972      ;
; 12.953 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 6.965      ;
; 12.958 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.961      ;
; 12.961 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 6.957      ;
; 12.994 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.925      ;
; 13.001 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.918      ;
; 13.009 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.910      ;
; 13.023 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 6.894      ;
; 13.040 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 6.877      ;
; 13.082 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 6.835      ;
; 13.092 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 6.825      ;
; 13.108 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 6.810      ;
; 13.109 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 6.808      ;
; 13.156 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.763      ;
; 13.194 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 6.724      ;
; 13.206 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.713      ;
; 13.206 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 6.711      ;
; 13.219 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.700      ;
; 13.219 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.700      ;
; 13.219 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.700      ;
; 13.219 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.700      ;
; 13.219 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.700      ;
; 13.219 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.700      ;
; 13.219 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.700      ;
; 13.219 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.700      ;
; 13.241 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 6.676      ;
; 13.242 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.677      ;
; 13.244 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 6.673      ;
; 13.248 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.671      ;
; 13.248 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 6.669      ;
; 13.258 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.084     ; 6.659      ;
; 13.291 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 6.627      ;
; 13.323 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.596      ;
; 13.323 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.596      ;
; 13.323 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.596      ;
; 13.323 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.596      ;
; 13.323 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.596      ;
; 13.323 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.596      ;
; 13.323 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.596      ;
; 13.323 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.596      ;
; 13.333 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 6.585      ;
; 13.339 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.580      ;
; 13.343 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 6.575      ;
; 13.362 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.080     ; 6.559      ;
; 13.365 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.554      ;
; 13.381 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.538      ;
; 13.391 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.528      ;
; 13.395 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.524      ;
; 13.395 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.524      ;
; 13.395 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.524      ;
; 13.395 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.524      ;
; 13.395 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.524      ;
; 13.395 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.524      ;
; 13.395 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.524      ;
; 13.395 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.524      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                            ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.592 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.500        ; 1.157      ; 2.531      ;
; -0.057 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1.000        ; 1.157      ; 2.496      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                             ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.114 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 1.000        ; -0.049     ; 0.858      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 36.138 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.782      ;
; 36.138 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.782      ;
; 36.138 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.782      ;
; 36.228 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.691      ;
; 36.228 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.691      ;
; 36.228 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.691      ;
; 36.228 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.691      ;
; 36.228 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.691      ;
; 36.228 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.691      ;
; 36.228 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.691      ;
; 36.262 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.658      ;
; 36.363 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.557      ;
; 36.363 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.557      ;
; 36.363 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.557      ;
; 36.390 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.531      ;
; 36.390 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.531      ;
; 36.390 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.531      ;
; 36.399 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.521      ;
; 36.399 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.521      ;
; 36.399 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.521      ;
; 36.453 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.466      ;
; 36.453 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.466      ;
; 36.453 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.466      ;
; 36.453 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.466      ;
; 36.453 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.466      ;
; 36.453 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.466      ;
; 36.453 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.466      ;
; 36.480 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.440      ;
; 36.480 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.440      ;
; 36.480 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.440      ;
; 36.480 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.440      ;
; 36.480 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.440      ;
; 36.480 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.440      ;
; 36.480 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.440      ;
; 36.489 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.430      ;
; 36.489 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.430      ;
; 36.489 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.430      ;
; 36.489 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.430      ;
; 36.489 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.430      ;
; 36.489 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.430      ;
; 36.489 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.430      ;
; 36.490 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.430      ;
; 36.497 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.423      ;
; 36.497 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.423      ;
; 36.497 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.423      ;
; 36.515 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.406      ;
; 36.557 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.364      ;
; 36.557 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.364      ;
; 36.557 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.364      ;
; 36.572 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.348      ;
; 36.586 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.334      ;
; 36.587 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.332      ;
; 36.587 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.332      ;
; 36.587 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.332      ;
; 36.587 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.332      ;
; 36.587 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.332      ;
; 36.587 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.332      ;
; 36.587 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.332      ;
; 36.612 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.308      ;
; 36.612 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.308      ;
; 36.612 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.308      ;
; 36.636 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.284      ;
; 36.647 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.273      ;
; 36.647 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.273      ;
; 36.647 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.273      ;
; 36.647 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.273      ;
; 36.647 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.273      ;
; 36.647 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.273      ;
; 36.647 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.273      ;
; 36.665 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.255      ;
; 36.673 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.247      ;
; 36.702 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.217      ;
; 36.702 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.217      ;
; 36.702 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.217      ;
; 36.702 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.217      ;
; 36.702 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.217      ;
; 36.702 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.217      ;
; 36.702 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.217      ;
; 36.710 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.210      ;
; 36.710 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.210      ;
; 36.719 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.201      ;
; 36.724 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.196      ;
; 36.738 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.182      ;
; 36.758 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.162      ;
; 36.816 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.104      ;
; 36.847 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.073      ;
; 36.847 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.073      ;
; 36.847 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.073      ;
; 36.847 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.073      ;
; 36.856 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.065      ;
; 36.861 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.059      ;
; 36.909 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.012      ;
; 36.918 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.003      ;
; 36.920 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.000      ;
; 36.937 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 2.982      ;
; 36.937 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 2.982      ;
; 36.937 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 2.982      ;
; 36.937 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 2.982      ;
; 36.937 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 2.982      ;
; 36.937 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 2.982      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.452 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.725 ; Debouncer:inst8|inst                                                                      ; Debouncer:inst8|inst1                                                                     ; CLK                                                                                       ; CLK         ; 0.000        ; 0.056      ; 0.993      ;
; 0.735 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.028      ;
; 0.735 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.028      ;
; 0.735 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.028      ;
; 0.735 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.028      ;
; 0.737 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.032      ;
; 0.760 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.059      ;
; 0.785 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.079      ;
; 0.887 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.181      ;
; 0.951 ; Debouncer:inst8|inst1                                                                     ; Debouncer:inst8|inst2                                                                     ; CLK                                                                                       ; CLK         ; 0.000        ; 0.056      ; 1.219      ;
; 1.062 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.356      ;
; 1.077 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.370      ;
; 1.089 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.382      ;
; 1.090 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.383      ;
; 1.090 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.383      ;
; 1.091 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.384      ;
; 1.098 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.391      ;
; 1.098 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.393      ;
; 1.107 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.400      ;
; 1.107 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.402      ;
; 1.115 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.411      ;
; 1.123 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.000        ; 4.763      ; 6.380      ;
; 1.125 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.419      ;
; 1.126 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.420      ;
; 1.132 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.428      ;
; 1.135 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.429      ;
; 1.193 ; wrapper:I2C_Read|i2c_master:i2c_master|last_acknowledge                                   ; wrapper:I2C_Read|i2c_master:i2c_master|last_acknowledge                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.486      ;
; 1.194 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.487      ;
; 1.220 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.513      ;
; 1.220 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.513      ;
; 1.220 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.513      ;
; 1.222 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.515      ;
; 1.222 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.515      ;
; 1.229 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.522      ;
; 1.230 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.523      ;
; 1.230 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.523      ;
; 1.230 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.525      ;
; 1.238 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.531      ;
; 1.238 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.532      ;
; 1.239 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.533      ;
; 1.241 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.535      ;
; 1.246 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.540      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.497 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 0.000        ; 0.049      ; 0.758      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.673 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.000        ; 1.229      ; 2.375      ;
; 1.218 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.500       ; 1.229      ; 2.420      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.743 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.746 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.752 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.754 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.768 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.769 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.772 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 1.057 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.350      ;
; 1.097 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.390      ;
; 1.098 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.106 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.399      ;
; 1.107 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.107 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.115 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.124 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.126 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.142 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.144 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.215 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.508      ;
; 1.228 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.521      ;
; 1.237 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.530      ;
; 1.238 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.531      ;
; 1.238 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.246 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.539      ;
; 1.247 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.255 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.255 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.256 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.258 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.259 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.552      ;
; 1.262 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.555      ;
; 1.263 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.556      ;
; 1.264 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.273 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.275 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.567      ;
; 1.298 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.591      ;
; 1.320 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.612      ;
; 1.321 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.613      ;
; 1.324 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.616      ;
; 1.332 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.624      ;
; 1.363 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.655      ;
; 1.369 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.662      ;
; 1.377 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.670      ;
; 1.387 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.680      ;
; 1.391 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.684      ;
; 1.394 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.687      ;
; 1.395 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.688      ;
; 1.403 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.696      ;
; 1.444 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.736      ;
; 1.453 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.745      ;
; 1.454 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.746      ;
; 1.454 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.746      ;
; 1.472 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.764      ;
; 1.503 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.795      ;
; 1.508 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.801      ;
; 1.511 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.803      ;
; 1.526 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.819      ;
; 1.534 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.827      ;
; 1.543 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.836      ;
; 1.584 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.876      ;
; 1.594 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.886      ;
; 1.610 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.903      ;
; 1.612 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.904      ;
; 1.643 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.935      ;
; 1.719 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.011      ;
; 1.721 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.013      ;
; 1.721 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.013      ;
; 1.728 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.021      ;
; 1.771 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.064      ;
; 1.772 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.065      ;
; 1.775 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.068      ;
; 1.780 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.073      ;
; 1.781 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.074      ;
; 1.791 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.083      ;
; 1.819 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.111      ;
; 1.856 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.148      ;
; 1.856 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.148      ;
; 1.859 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.151      ;
; 1.867 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.160      ;
; 1.868 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.161      ;
; 1.895 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.188      ;
; 1.910 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.203      ;
; 1.911 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.204      ;
; 1.914 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.207      ;
; 1.931 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.223      ;
; 1.931 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.223      ;
; 1.948 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.241      ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                  ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 121.64 MHz  ; 121.64 MHz      ; CLK                                               ;                                                ;
; 272.48 MHz  ; 272.48 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 1265.82 MHz ; 402.09 MHz      ; FourDigitSSD:MUX|Sequencer:inst2|inst             ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                       ; -1.318 ; -1.318        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.500 ; -0.500        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.210  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 36.330 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; CLK                                                                                       ; 0.401 ; 0.000         ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.447 ; 0.000         ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.616 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 0.690 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                   ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; -1.487 ; -1.487        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -1.487 ; -1.487        ;
; CLK                                                                                       ; 9.551  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 19.718 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.318 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.500        ; 4.197      ; 6.257      ;
; -1.231 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 1.000        ; 4.197      ; 6.670      ;
; 11.779 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 8.147      ;
; 11.958 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.968      ;
; 11.985 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.941      ;
; 12.029 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.897      ;
; 12.149 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.777      ;
; 12.192 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.734      ;
; 12.212 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.714      ;
; 12.214 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.712      ;
; 12.336 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.590      ;
; 12.441 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.485      ;
; 12.523 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.403      ;
; 12.567 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.359      ;
; 12.579 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.347      ;
; 12.646 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.280      ;
; 12.717 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.209      ;
; 12.760 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.166      ;
; 12.807 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.119      ;
; 12.825 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.101      ;
; 12.852 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.074      ;
; 12.872 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 7.056      ;
; 12.882 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.044      ;
; 12.896 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.030      ;
; 12.903 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.075     ; 7.024      ;
; 12.986 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.940      ;
; 13.013 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.913      ;
; 13.016 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.910      ;
; 13.051 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.877      ;
; 13.057 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.869      ;
; 13.059 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.867      ;
; 13.078 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.850      ;
; 13.079 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.847      ;
; 13.081 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.845      ;
; 13.082 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.075     ; 6.845      ;
; 13.109 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.075     ; 6.818      ;
; 13.122 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.806      ;
; 13.153 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.075     ; 6.774      ;
; 13.177 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.749      ;
; 13.203 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.723      ;
; 13.220 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.706      ;
; 13.240 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.686      ;
; 13.242 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.684      ;
; 13.242 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.686      ;
; 13.273 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.075     ; 6.654      ;
; 13.285 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.643      ;
; 13.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.623      ;
; 13.307 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.621      ;
; 13.308 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.618      ;
; 13.316 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.075     ; 6.611      ;
; 13.336 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.075     ; 6.591      ;
; 13.338 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.075     ; 6.589      ;
; 13.364 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.562      ;
; 13.390 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.536      ;
; 13.429 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.499      ;
; 13.434 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.492      ;
; 13.446 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.480      ;
; 13.460 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.075     ; 6.467      ;
; 13.469 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.457      ;
; 13.534 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.394      ;
; 13.551 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.375      ;
; 13.565 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.075     ; 6.362      ;
; 13.584 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.342      ;
; 13.595 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.333      ;
; 13.595 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.331      ;
; 13.607 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.319      ;
; 13.616 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.312      ;
; 13.627 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.299      ;
; 13.647 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.075     ; 6.280      ;
; 13.660 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.268      ;
; 13.672 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.256      ;
; 13.672 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.257      ;
; 13.675 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.253      ;
; 13.690 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.239      ;
; 13.690 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.239      ;
; 13.690 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.239      ;
; 13.690 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.239      ;
; 13.690 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.239      ;
; 13.690 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.239      ;
; 13.690 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.239      ;
; 13.690 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.239      ;
; 13.691 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.075     ; 6.236      ;
; 13.703 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.075     ; 6.224      ;
; 13.718 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.210      ;
; 13.745 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.181      ;
; 13.749 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.177      ;
; 13.770 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.159      ;
; 13.770 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.159      ;
; 13.770 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.159      ;
; 13.770 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.159      ;
; 13.770 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.159      ;
; 13.770 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.159      ;
; 13.770 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.159      ;
; 13.770 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.159      ;
; 13.774 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.154      ;
; 13.779 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.151      ;
; 13.786 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.075     ; 6.141      ;
; 13.788 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.138      ;
; 13.801 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.127      ;
; 13.810 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.118      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                             ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.500 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.500        ; 1.088      ; 2.350      ;
; 0.033  ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1.000        ; 1.088      ; 2.317      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.210 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 1.000        ; -0.042     ; 0.770      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 36.330 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.598      ;
; 36.330 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.598      ;
; 36.330 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.598      ;
; 36.423 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.505      ;
; 36.423 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.505      ;
; 36.423 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.505      ;
; 36.423 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.505      ;
; 36.423 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.505      ;
; 36.423 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.505      ;
; 36.423 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.505      ;
; 36.550 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.378      ;
; 36.550 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.378      ;
; 36.550 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.378      ;
; 36.566 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.364      ;
; 36.573 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.357      ;
; 36.573 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.357      ;
; 36.573 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.357      ;
; 36.602 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.326      ;
; 36.602 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.326      ;
; 36.602 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.326      ;
; 36.643 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.285      ;
; 36.643 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.285      ;
; 36.643 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.285      ;
; 36.643 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.285      ;
; 36.643 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.285      ;
; 36.643 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.285      ;
; 36.643 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.285      ;
; 36.666 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.264      ;
; 36.666 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.264      ;
; 36.666 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.264      ;
; 36.666 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.264      ;
; 36.666 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.264      ;
; 36.666 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.264      ;
; 36.666 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.264      ;
; 36.695 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.233      ;
; 36.695 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.233      ;
; 36.695 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.233      ;
; 36.695 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.233      ;
; 36.695 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.233      ;
; 36.695 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.233      ;
; 36.695 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.233      ;
; 36.725 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.203      ;
; 36.725 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.203      ;
; 36.725 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.203      ;
; 36.729 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.201      ;
; 36.729 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.201      ;
; 36.729 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.201      ;
; 36.741 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.189      ;
; 36.777 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.151      ;
; 36.778 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.150      ;
; 36.778 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.150      ;
; 36.778 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.150      ;
; 36.818 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.110      ;
; 36.818 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.110      ;
; 36.818 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.110      ;
; 36.818 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.110      ;
; 36.818 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.110      ;
; 36.818 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.110      ;
; 36.818 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.110      ;
; 36.822 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.108      ;
; 36.822 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.108      ;
; 36.822 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.108      ;
; 36.822 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.108      ;
; 36.822 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.108      ;
; 36.822 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.108      ;
; 36.822 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.108      ;
; 36.870 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.058      ;
; 36.870 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.058      ;
; 36.871 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.057      ;
; 36.871 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.057      ;
; 36.871 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.057      ;
; 36.871 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.057      ;
; 36.871 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.057      ;
; 36.871 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.057      ;
; 36.871 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.057      ;
; 36.877 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.051      ;
; 36.893 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.035      ;
; 36.901 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.027      ;
; 36.951 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.979      ;
; 36.969 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 2.959      ;
; 37.007 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 2.921      ;
; 37.023 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 2.905      ;
; 37.034 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 2.894      ;
; 37.034 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 2.894      ;
; 37.034 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 2.894      ;
; 37.049 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.881      ;
; 37.061 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.869      ;
; 37.090 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 2.838      ;
; 37.109 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.821      ;
; 37.112 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.818      ;
; 37.113 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.817      ;
; 37.114 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 2.814      ;
; 37.126 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.804      ;
; 37.127 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 2.801      ;
; 37.127 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 2.801      ;
; 37.127 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 2.801      ;
; 37.127 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 2.801      ;
; 37.127 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 2.801      ;
; 37.127 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 2.801      ;
; 37.127 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 2.801      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.645 ; Debouncer:inst8|inst                                                                      ; Debouncer:inst8|inst1                                                                     ; CLK                                                                                       ; CLK         ; 0.000        ; 0.051      ; 0.891      ;
; 0.681 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.950      ;
; 0.681 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.950      ;
; 0.681 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.950      ;
; 0.683 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.952      ;
; 0.684 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.953      ;
; 0.684 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.953      ;
; 0.684 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.953      ;
; 0.686 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.955      ;
; 0.687 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.956      ;
; 0.687 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.956      ;
; 0.688 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.957      ;
; 0.705 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.976      ;
; 0.710 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.980      ;
; 0.733 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.001      ;
; 0.826 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.094      ;
; 0.876 ; Debouncer:inst8|inst1                                                                     ; Debouncer:inst8|inst2                                                                     ; CLK                                                                                       ; CLK         ; 0.000        ; 0.051      ; 1.122      ;
; 0.982 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.250      ;
; 1.002 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.271      ;
; 1.003 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.272      ;
; 1.003 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.272      ;
; 1.003 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.272      ;
; 1.003 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.272      ;
; 1.004 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.273      ;
; 1.004 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.273      ;
; 1.004 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.273      ;
; 1.007 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.276      ;
; 1.008 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.277      ;
; 1.008 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.277      ;
; 1.009 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.277      ;
; 1.018 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.287      ;
; 1.020 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.289      ;
; 1.020 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.289      ;
; 1.021 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.290      ;
; 1.022 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.291      ;
; 1.026 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.298      ;
; 1.032 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.300      ;
; 1.041 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.309      ;
; 1.043 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.311      ;
; 1.044 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.314      ;
; 1.095 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.364      ;
; 1.096 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.365      ;
; 1.100 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.369      ;
; 1.102 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.371      ;
; 1.102 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.371      ;
; 1.104 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.000        ; 4.362      ; 5.921      ;
; 1.115 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.383      ;
; 1.120 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.388      ;
; 1.121 ; wrapper:I2C_Read|i2c_master:i2c_master|last_acknowledge                                   ; wrapper:I2C_Read|i2c_master:i2c_master|last_acknowledge                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.389      ;
; 1.122 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.389      ;
; 1.124 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.393      ;
; 1.124 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.10                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.392      ;
; 1.125 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.394      ;
; 1.125 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.394      ;
; 1.125 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.394      ;
; 1.125 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.394      ;
; 1.125 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.393      ;
; 1.126 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.395      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                               ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.447 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 0.000        ; 0.042      ; 0.684      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.616 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.000        ; 1.153      ; 2.204      ;
; 1.157 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.500       ; 1.153      ; 2.245      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.690 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.693 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.696 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.701 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.702 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.703 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.704 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.704 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.707 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.715 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.718 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.720 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.989 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.256      ;
; 1.012 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.279      ;
; 1.014 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.017 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.020 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.023 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.290      ;
; 1.024 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.291      ;
; 1.026 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.293      ;
; 1.027 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.038 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.041 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.308      ;
; 1.045 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.052 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.319      ;
; 1.114 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.381      ;
; 1.121 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.388      ;
; 1.125 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.392      ;
; 1.128 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.134 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.401      ;
; 1.136 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.403      ;
; 1.139 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.406      ;
; 1.145 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.412      ;
; 1.145 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.412      ;
; 1.146 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.413      ;
; 1.146 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.413      ;
; 1.150 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.418      ;
; 1.152 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.419      ;
; 1.154 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.421      ;
; 1.159 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.426      ;
; 1.160 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.427      ;
; 1.161 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.428      ;
; 1.178 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.445      ;
; 1.179 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.446      ;
; 1.183 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.450      ;
; 1.211 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.478      ;
; 1.229 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.496      ;
; 1.243 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.510      ;
; 1.258 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.525      ;
; 1.259 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.526      ;
; 1.261 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.528      ;
; 1.273 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.540      ;
; 1.275 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.542      ;
; 1.283 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.550      ;
; 1.290 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.557      ;
; 1.295 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.560      ;
; 1.296 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.561      ;
; 1.300 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.567      ;
; 1.300 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.567      ;
; 1.348 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.615      ;
; 1.358 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.625      ;
; 1.365 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.632      ;
; 1.380 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.647      ;
; 1.380 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.647      ;
; 1.397 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.664      ;
; 1.405 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.672      ;
; 1.412 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.679      ;
; 1.422 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.689      ;
; 1.477 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.744      ;
; 1.487 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.754      ;
; 1.519 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.786      ;
; 1.548 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.813      ;
; 1.549 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.814      ;
; 1.577 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.844      ;
; 1.578 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.845      ;
; 1.592 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.859      ;
; 1.602 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.869      ;
; 1.603 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.870      ;
; 1.607 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.874      ;
; 1.620 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.887      ;
; 1.623 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.890      ;
; 1.625 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.892      ;
; 1.651 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.918      ;
; 1.657 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.924      ;
; 1.699 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.966      ;
; 1.703 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.970      ;
; 1.707 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.974      ;
; 1.714 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.981      ;
; 1.725 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.992      ;
; 1.731 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.998      ;
; 1.732 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.999      ;
; 1.736 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.003      ;
; 1.768 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.033      ;
; 1.769 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.034      ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                       ; -0.575 ; -0.575        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.060  ; 0.000         ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.624  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 38.305 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; CLK                                                                                       ; 0.186 ; 0.000         ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.206 ; 0.000         ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.286 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 0.297 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                   ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; -1.000 ; -1.000        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -1.000 ; -1.000        ;
; CLK                                                                                       ; 9.435  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 19.798 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.575 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.500        ; 2.068      ; 3.235      ;
; 0.117  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 1.000        ; 2.068      ; 3.043      ;
; 16.217 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.731      ;
; 16.297 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.651      ;
; 16.311 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.637      ;
; 16.350 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.598      ;
; 16.381 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.567      ;
; 16.395 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.553      ;
; 16.400 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.548      ;
; 16.403 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.545      ;
; 16.477 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.471      ;
; 16.494 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.454      ;
; 16.557 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.391      ;
; 16.559 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.389      ;
; 16.568 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.380      ;
; 16.634 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.314      ;
; 16.643 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.305      ;
; 16.689 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.261      ;
; 16.690 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.258      ;
; 16.692 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.256      ;
; 16.717 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.231      ;
; 16.723 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.225      ;
; 16.737 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.211      ;
; 16.751 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 3.198      ;
; 16.769 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.181      ;
; 16.772 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.176      ;
; 16.776 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.172      ;
; 16.783 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.167      ;
; 16.786 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.162      ;
; 16.807 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.141      ;
; 16.821 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.127      ;
; 16.822 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.128      ;
; 16.825 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.123      ;
; 16.826 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.122      ;
; 16.829 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.119      ;
; 16.831 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 3.118      ;
; 16.845 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 3.104      ;
; 16.853 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.097      ;
; 16.856 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.092      ;
; 16.867 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.083      ;
; 16.870 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.078      ;
; 16.872 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.078      ;
; 16.875 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.075      ;
; 16.875 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.073      ;
; 16.878 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.070      ;
; 16.884 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 3.065      ;
; 16.903 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.045      ;
; 16.915 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 3.034      ;
; 16.920 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 3.028      ;
; 16.929 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 3.020      ;
; 16.934 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 3.015      ;
; 16.937 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 3.012      ;
; 16.949 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.001      ;
; 16.952 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 2.996      ;
; 16.966 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.984      ;
; 16.969 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 2.979      ;
; 16.983 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 2.965      ;
; 16.985 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 2.963      ;
; 16.994 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 2.954      ;
; 17.002 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.948      ;
; 17.011 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 2.938      ;
; 17.025 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 2.926      ;
; 17.028 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 2.921      ;
; 17.029 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.921      ;
; 17.031 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.919      ;
; 17.032 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 2.916      ;
; 17.034 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 2.914      ;
; 17.040 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.910      ;
; 17.043 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 2.905      ;
; 17.060 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 2.888      ;
; 17.062 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.888      ;
; 17.091 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 2.858      ;
; 17.093 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 2.856      ;
; 17.102 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 2.847      ;
; 17.106 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.844      ;
; 17.109 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 2.839      ;
; 17.116 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 2.832      ;
; 17.123 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.827      ;
; 17.132 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 2.817      ;
; 17.142 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.808      ;
; 17.143 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 2.805      ;
; 17.150 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.800      ;
; 17.150 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.800      ;
; 17.150 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.800      ;
; 17.150 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.800      ;
; 17.150 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.800      ;
; 17.150 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.800      ;
; 17.150 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.800      ;
; 17.150 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.800      ;
; 17.156 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.794      ;
; 17.160 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 2.789      ;
; 17.160 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 2.789      ;
; 17.162 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.788      ;
; 17.165 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 2.783      ;
; 17.168 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 2.781      ;
; 17.189 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.761      ;
; 17.192 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 2.756      ;
; 17.195 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.755      ;
; 17.200 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.750      ;
; 17.200 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.750      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.060 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.500        ; 0.478      ; 1.030      ;
; 0.557 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1.000        ; 0.478      ; 1.033      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.624 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 1.000        ; -0.024     ; 0.359      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 38.305 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.645      ;
; 38.305 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.645      ;
; 38.305 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.645      ;
; 38.345 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.604      ;
; 38.345 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.604      ;
; 38.345 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.604      ;
; 38.345 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.604      ;
; 38.345 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.604      ;
; 38.345 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.604      ;
; 38.345 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.604      ;
; 38.389 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.561      ;
; 38.389 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.561      ;
; 38.389 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.561      ;
; 38.416 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.534      ;
; 38.429 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.520      ;
; 38.429 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.520      ;
; 38.429 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.520      ;
; 38.429 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.520      ;
; 38.429 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.520      ;
; 38.429 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.520      ;
; 38.429 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.520      ;
; 38.443 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.508      ;
; 38.443 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.508      ;
; 38.443 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.508      ;
; 38.477 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.473      ;
; 38.483 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.467      ;
; 38.483 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.467      ;
; 38.483 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.467      ;
; 38.483 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.467      ;
; 38.483 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.467      ;
; 38.483 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.467      ;
; 38.483 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.467      ;
; 38.494 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.456      ;
; 38.496 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.454      ;
; 38.501 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.449      ;
; 38.501 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.449      ;
; 38.501 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.449      ;
; 38.513 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.438      ;
; 38.513 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.438      ;
; 38.513 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.438      ;
; 38.526 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.424      ;
; 38.526 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.424      ;
; 38.526 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.424      ;
; 38.536 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.414      ;
; 38.541 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.408      ;
; 38.541 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.408      ;
; 38.541 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.408      ;
; 38.541 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.408      ;
; 38.541 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.408      ;
; 38.541 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.408      ;
; 38.541 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.408      ;
; 38.544 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.407      ;
; 38.544 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.406      ;
; 38.545 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.405      ;
; 38.546 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.404      ;
; 38.549 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.401      ;
; 38.549 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.401      ;
; 38.549 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.401      ;
; 38.549 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.401      ;
; 38.553 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.397      ;
; 38.553 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.397      ;
; 38.553 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.397      ;
; 38.553 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.397      ;
; 38.553 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.397      ;
; 38.553 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.397      ;
; 38.553 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.397      ;
; 38.561 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.389      ;
; 38.562 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.389      ;
; 38.566 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.383      ;
; 38.566 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.383      ;
; 38.566 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.383      ;
; 38.566 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.383      ;
; 38.566 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.383      ;
; 38.566 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.383      ;
; 38.566 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.383      ;
; 38.568 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.382      ;
; 38.582 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.368      ;
; 38.588 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.361      ;
; 38.588 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.361      ;
; 38.588 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.361      ;
; 38.588 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.361      ;
; 38.588 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.361      ;
; 38.588 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.361      ;
; 38.588 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.361      ;
; 38.603 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.347      ;
; 38.612 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.338      ;
; 38.622 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.328      ;
; 38.663 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.288      ;
; 38.672 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.278      ;
; 38.682 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.269      ;
; 38.683 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.268      ;
; 38.690 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.262      ;
; 38.691 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.259      ;
; 38.692 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.258      ;
; 38.700 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.250      ;
; 38.700 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.250      ;
; 38.700 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.250      ;
; 38.706 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.245      ;
; 38.709 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.242      ;
; 38.710 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.241      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.276 ; Debouncer:inst8|inst                                                                      ; Debouncer:inst8|inst1                                                                     ; CLK                                                                                       ; CLK         ; 0.000        ; 0.025      ; 0.385      ;
; 0.291 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.415      ;
; 0.304 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.428      ;
; 0.317 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.437      ;
; 0.357 ; Debouncer:inst8|inst1                                                                     ; Debouncer:inst8|inst2                                                                     ; CLK                                                                                       ; CLK         ; 0.000        ; 0.025      ; 0.466      ;
; 0.357 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.000        ; 2.151      ; 2.717      ;
; 0.366 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.487      ;
; 0.423 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.543      ;
; 0.436 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.557      ;
; 0.440 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.561      ;
; 0.441 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.563      ;
; 0.451 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.573      ;
; 0.454 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.575      ;
; 0.464 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.589      ;
; 0.476 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.596      ;
; 0.477 ; wrapper:I2C_Read|i2c_master:i2c_master|last_acknowledge                                   ; wrapper:I2C_Read|i2c_master:i2c_master|last_acknowledge                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.598      ;
; 0.490 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.611      ;
; 0.492 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.613      ;
; 0.498 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.618      ;
; 0.503 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.624      ;
; 0.504 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.627      ;
; 0.507 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.10                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.629      ;
; 0.515 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.636      ;
; 0.517 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.637      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                               ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.206 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 0.000        ; 0.024      ; 0.314      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.286 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.000        ; 0.508      ; 0.983      ;
; 0.790 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.500       ; 0.508      ; 0.987      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.297 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.302 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.309 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.424 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.544      ;
; 0.446 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.446 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.452 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.454 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.459 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.462 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.465 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.472 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.497 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.616      ;
; 0.499 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.509 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.512 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.632      ;
; 0.512 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.632      ;
; 0.514 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.515 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.635      ;
; 0.517 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.522 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.525 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.528 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.531 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.533 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.652      ;
; 0.535 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.535 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.538 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.657      ;
; 0.558 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.678      ;
; 0.571 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.690      ;
; 0.575 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.695      ;
; 0.578 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.698      ;
; 0.588 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.589 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.709      ;
; 0.591 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.591 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.596 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.715      ;
; 0.599 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.718      ;
; 0.601 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.720      ;
; 0.604 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.723      ;
; 0.624 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.743      ;
; 0.641 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.761      ;
; 0.654 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.654 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.657 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.777      ;
; 0.662 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.781      ;
; 0.665 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.784      ;
; 0.667 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.786      ;
; 0.670 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.790      ;
; 0.670 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.789      ;
; 0.673 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.792      ;
; 0.673 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.792      ;
; 0.693 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.812      ;
; 0.715 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.835      ;
; 0.722 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.842      ;
; 0.723 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.843      ;
; 0.725 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.845      ;
; 0.728 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.848      ;
; 0.730 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.850      ;
; 0.742 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.863      ;
; 0.742 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.863      ;
; 0.743 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.863      ;
; 0.746 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.867      ;
; 0.754 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.873      ;
; 0.756 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.875      ;
; 0.759 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.878      ;
; 0.762 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.883      ;
; 0.771 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.891      ;
; 0.773 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.893      ;
; 0.775 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.895      ;
; 0.776 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.896      ;
; 0.790 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.911      ;
; 0.790 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.911      ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                    ;
+--------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                           ; -1.394 ; 0.186 ; N/A      ; N/A     ; -1.487              ;
;  CLK                                                                                       ; -1.394 ; 0.186 ; N/A      ; N/A     ; 9.435               ;
;  FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.114  ; 0.206 ; N/A      ; N/A     ; -1.487              ;
;  FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.592 ; 0.286 ; N/A      ; N/A     ; -1.487              ;
;  inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 36.138 ; 0.297 ; N/A      ; N/A     ; 19.718              ;
; Design-wide TNS                                                                            ; -1.986 ; 0.0   ; 0.0      ; 0.0     ; -2.974              ;
;  CLK                                                                                       ; -1.394 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.000  ; 0.000 ; N/A      ; N/A     ; -1.487              ;
;  FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.592 ; 0.000 ; N/A      ; N/A     ; -1.487              ;
;  inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_R         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_G         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segA          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segB          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segD          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segE          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segF          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segG          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display2      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display3      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display4      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCL           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; VALUE[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SCL                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b0                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; out_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; out_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; out_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; segA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segB          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; display1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; display2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; display3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; display4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SCL           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; out_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; out_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; out_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; segA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segB          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; display1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; display2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; display3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; display4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SCL           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; segA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segB          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; display4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SCL           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                       ; CLK                                                                                       ; 2777     ; 0        ; 0        ; 0        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK                                                                                       ; 1        ; 1        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK                                                                                       ; 45       ; 0        ; 0        ; 0        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1        ; 1        ; 0        ; 0        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0        ; 0        ; 0        ; 1        ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 280      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                       ; CLK                                                                                       ; 2777     ; 0        ; 0        ; 0        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK                                                                                       ; 1        ; 1        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK                                                                                       ; 45       ; 0        ; 0        ; 0        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1        ; 1        ; 0        ; 0        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0        ; 0        ; 0        ; 1        ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 280      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 67    ; 67   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                    ; Clock                                                                                     ; Type      ; Status      ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------+-------------+
; CLK                                                                                       ; CLK                                                                                       ; Base      ; Constrained ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; Base      ; Constrained ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; Base      ; Constrained ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; Generated ; Constrained ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b0         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display3    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display4    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b0         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display3    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display4    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Nov  5 07:00:38 2024
Info: Command: quartus_sta VGASystem -c VGASystem
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGASystem.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[0]} {inst2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]
    Info (332105): create_clock -period 1.000 -name FourDigitSSD:MUX|Sequencer:inst2|inst FourDigitSSD:MUX|Sequencer:inst2|inst
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.394              -1.394 CLK 
    Info (332119):    -0.592              -0.592 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.114               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    36.138               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 CLK 
    Info (332119):     0.497               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):     0.673               0.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.743               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487              -1.487 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    -1.487              -1.487 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     9.623               0.000 CLK 
    Info (332119):    19.720               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.318
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.318              -1.318 CLK 
    Info (332119):    -0.500              -0.500 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.210               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    36.330               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 CLK 
    Info (332119):     0.447               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):     0.616               0.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.690               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487              -1.487 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    -1.487              -1.487 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     9.551               0.000 CLK 
    Info (332119):    19.718               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.575
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.575              -0.575 CLK 
    Info (332119):     0.060               0.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.624               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    38.305               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLK 
    Info (332119):     0.206               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):     0.286               0.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.297               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000              -1.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    -1.000              -1.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     9.435               0.000 CLK 
    Info (332119):    19.798               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4753 megabytes
    Info: Processing ended: Tue Nov  5 07:00:40 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


