+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                               design_1_i/vga_controller_0/U0/rready_reg/D|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                            design_1_i/vga_controller_0/U0/wr_en_reg_reg/D|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                        design_1_i/vga_controller_0/U0/flush_arvalid_reg/D|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                         design_1_i/vga_controller_0/U0/flush_rready_reg/D|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                              design_1_i/vga_controller_0/U0/FSM_sequential_state_reg[0]/D|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                           design_1_i/vga_controller_0/U0/flush_done_reg/D|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                          design_1_i/vga_controller_0/U0/ARVALID_reg_reg/D|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                              design_1_i/vga_controller_0/U0/FSM_sequential_state_reg[1]/D|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                              design_1_i/vga_controller_0/U0/FSM_sequential_state_reg[2]/D|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[26]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[31]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[27]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[30]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[28]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[29]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                       design_1_i/vga_controller_0/U0/rd_addr_reg_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[10]/S|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[11]/S|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[12]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[14]/S|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[15]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[16]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[17]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[13]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                design_1_i/vga_controller_0/U0/current_base_addr_reg[19]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                design_1_i/vga_controller_0/U0/current_base_addr_reg[24]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                 design_1_i/vga_controller_0/U0/current_base_addr_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                design_1_i/vga_controller_0/U0/current_base_addr_reg[12]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                design_1_i/vga_controller_0/U0/current_base_addr_reg[20]/S|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                design_1_i/vga_controller_0/U0/current_base_addr_reg[17]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                design_1_i/vga_controller_0/U0/current_base_addr_reg[23]/S|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                design_1_i/vga_controller_0/U0/current_base_addr_reg[15]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[22]/S|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[23]/S|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[24]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[25]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                       design_1_i/vga_controller_0/U0/rd_addr_reg_reg[7]/S|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                       design_1_i/vga_controller_0/U0/rd_addr_reg_reg[9]/S|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                       design_1_i/vga_controller_0/U0/rd_addr_reg_reg[8]/S|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                       design_1_i/vga_controller_0/U0/rd_addr_reg_reg[6]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[19]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[21]/S|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[18]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[20]/R|
| clk_out1_design_1_clk_wiz_0_2 |               clk_fpga_0 |                                                design_1_i/vga_controller_0/U0/current_base_addr_reg[18]/R|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
