<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro rosc.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro rosc.h</div></div>
</div><!--header-->
<div class="contents">

<p><a href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a25abadd7688d7ba5a89be4ebf956fd19" id="r_a25abadd7688d7ba5a89be4ebf956fd19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a25abadd7688d7ba5a89be4ebf956fd19">ROSC_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a25abadd7688d7ba5a89be4ebf956fd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a0b21a6630a7fb2e9ebe4f6317f93c" id="r_a30a0b21a6630a7fb2e9ebe4f6317f93c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a30a0b21a6630a7fb2e9ebe4f6317f93c">ROSC_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a30a0b21a6630a7fb2e9ebe4f6317f93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29067686e076f5d5a0ef64cec19ad7fb" id="r_a29067686e076f5d5a0ef64cec19ad7fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a29067686e076f5d5a0ef64cec19ad7fb">ROSC_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a29067686e076f5d5a0ef64cec19ad7fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add43913375c7dcb338b327ecf927f334" id="r_add43913375c7dcb338b327ecf927f334"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#add43913375c7dcb338b327ecf927f334">ROSC_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:add43913375c7dcb338b327ecf927f334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb8778b41965c514f0b03137c468cd98" id="r_abb8778b41965c514f0b03137c468cd98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#abb8778b41965c514f0b03137c468cd98">ROSC_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td></tr>
<tr class="separator:abb8778b41965c514f0b03137c468cd98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab51d51e3485bcbf42aaead9354c02b88" id="r_ab51d51e3485bcbf42aaead9354c02b88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab51d51e3485bcbf42aaead9354c02b88">ROSC_COUNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ab51d51e3485bcbf42aaead9354c02b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4e5075c22b57782c7869ea88dff7ead" id="r_ae4e5075c22b57782c7869ea88dff7ead"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ae4e5075c22b57782c7869ea88dff7ead">ROSC_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00ffffff)</td></tr>
<tr class="separator:ae4e5075c22b57782c7869ea88dff7ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fce6125dfdf7971eddab1101e7906ba" id="r_a5fce6125dfdf7971eddab1101e7906ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a5fce6125dfdf7971eddab1101e7906ba">ROSC_CTRL_ENABLE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5fce6125dfdf7971eddab1101e7906ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee8735f41d821da848f06eee2db070df" id="r_aee8735f41d821da848f06eee2db070df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aee8735f41d821da848f06eee2db070df">ROSC_CTRL_ENABLE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00fff000)</td></tr>
<tr class="separator:aee8735f41d821da848f06eee2db070df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e20bda1ac542175d9e70d911be90be9" id="r_a2e20bda1ac542175d9e70d911be90be9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a2e20bda1ac542175d9e70d911be90be9">ROSC_CTRL_ENABLE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a2e20bda1ac542175d9e70d911be90be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1a556cbe59e04571b4787ca9c966779" id="r_af1a556cbe59e04571b4787ca9c966779"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af1a556cbe59e04571b4787ca9c966779">ROSC_CTRL_ENABLE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:af1a556cbe59e04571b4787ca9c966779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd20e709d9d09f6eaea601133b6c35c" id="r_a9cd20e709d9d09f6eaea601133b6c35c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a9cd20e709d9d09f6eaea601133b6c35c">ROSC_CTRL_ENABLE_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a9cd20e709d9d09f6eaea601133b6c35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa125c46ab75e9dfb228e8bd8fad3e77" id="r_afa125c46ab75e9dfb228e8bd8fad3e77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#afa125c46ab75e9dfb228e8bd8fad3e77">ROSC_CTRL_ENABLE_VALUE_DISABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xd1e)</td></tr>
<tr class="separator:afa125c46ab75e9dfb228e8bd8fad3e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e40db88dd1b2e6bba3dace4d02ba55a" id="r_a3e40db88dd1b2e6bba3dace4d02ba55a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a3e40db88dd1b2e6bba3dace4d02ba55a">ROSC_CTRL_ENABLE_VALUE_ENABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xfab)</td></tr>
<tr class="separator:a3e40db88dd1b2e6bba3dace4d02ba55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3685ca1da776d2f3d23dd74f85ffe98e" id="r_a3685ca1da776d2f3d23dd74f85ffe98e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a3685ca1da776d2f3d23dd74f85ffe98e">ROSC_CTRL_FREQ_RANGE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3685ca1da776d2f3d23dd74f85ffe98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa55651ae00853d5e8ae967faa12a594a" id="r_aa55651ae00853d5e8ae967faa12a594a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aa55651ae00853d5e8ae967faa12a594a">ROSC_CTRL_FREQ_RANGE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:aa55651ae00853d5e8ae967faa12a594a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeb1ebb2969977213fc566741ca3ad79" id="r_aeeb1ebb2969977213fc566741ca3ad79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aeeb1ebb2969977213fc566741ca3ad79">ROSC_CTRL_FREQ_RANGE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aeeb1ebb2969977213fc566741ca3ad79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc171f0071691f5ec12f17d75908867f" id="r_abc171f0071691f5ec12f17d75908867f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#abc171f0071691f5ec12f17d75908867f">ROSC_CTRL_FREQ_RANGE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:abc171f0071691f5ec12f17d75908867f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1704e082dd025018378446f43e5d73fc" id="r_a1704e082dd025018378446f43e5d73fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a1704e082dd025018378446f43e5d73fc">ROSC_CTRL_FREQ_RANGE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xaa0)</td></tr>
<tr class="separator:a1704e082dd025018378446f43e5d73fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b22346e471d27e4339da4eb5ff6f8e9" id="r_a6b22346e471d27e4339da4eb5ff6f8e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a6b22346e471d27e4339da4eb5ff6f8e9">ROSC_CTRL_FREQ_RANGE_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xfa7)</td></tr>
<tr class="separator:a6b22346e471d27e4339da4eb5ff6f8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b7fb4d2581f2a2e6c3121dda671bdfd" id="r_a7b7fb4d2581f2a2e6c3121dda671bdfd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a7b7fb4d2581f2a2e6c3121dda671bdfd">ROSC_CTRL_FREQ_RANGE_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xfa4)</td></tr>
<tr class="separator:a7b7fb4d2581f2a2e6c3121dda671bdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac606c8c8d0c1c5fa67f8c7e29b2d531a" id="r_ac606c8c8d0c1c5fa67f8c7e29b2d531a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ac606c8c8d0c1c5fa67f8c7e29b2d531a">ROSC_CTRL_FREQ_RANGE_VALUE_MEDIUM</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xfa5)</td></tr>
<tr class="separator:ac606c8c8d0c1c5fa67f8c7e29b2d531a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a220ceb2692b44c31ea955a969cdb226a" id="r_a220ceb2692b44c31ea955a969cdb226a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a220ceb2692b44c31ea955a969cdb226a">ROSC_CTRL_FREQ_RANGE_VALUE_TOOHIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xfa6)</td></tr>
<tr class="separator:a220ceb2692b44c31ea955a969cdb226a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf5fc442dbe9f4632d860af2489b2d6" id="r_aebf5fc442dbe9f4632d860af2489b2d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aebf5fc442dbe9f4632d860af2489b2d6">ROSC_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="memdesc:aebf5fc442dbe9f4632d860af2489b2d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyright (c) 2024 Raspberry Pi Ltd.  <br /></td></tr>
<tr class="separator:aebf5fc442dbe9f4632d860af2489b2d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ee792d378e2d09b1710f740774ac6f" id="r_a06ee792d378e2d09b1710f740774ac6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a06ee792d378e2d09b1710f740774ac6f">ROSC_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000aa0)</td></tr>
<tr class="separator:a06ee792d378e2d09b1710f740774ac6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a687035a4ddf0259bf1dc3df28d7aab80" id="r_a687035a4ddf0259bf1dc3df28d7aab80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a687035a4ddf0259bf1dc3df28d7aab80">ROSC_DIV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a687035a4ddf0259bf1dc3df28d7aab80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7673c8a5d8268ad3f6260d0f60363fb7" id="r_a7673c8a5d8268ad3f6260d0f60363fb7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a7673c8a5d8268ad3f6260d0f60363fb7">ROSC_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a7673c8a5d8268ad3f6260d0f60363fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4704dc825462f5b0743fe848774a4afa" id="r_a4704dc825462f5b0743fe848774a4afa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a4704dc825462f5b0743fe848774a4afa">ROSC_DIV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4704dc825462f5b0743fe848774a4afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42362056fa7555b67bd551f0354c06b7" id="r_a42362056fa7555b67bd551f0354c06b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a42362056fa7555b67bd551f0354c06b7">ROSC_DIV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a42362056fa7555b67bd551f0354c06b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21330d3d192e5e2f1afaa353de1dc9ed" id="r_a21330d3d192e5e2f1afaa353de1dc9ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a21330d3d192e5e2f1afaa353de1dc9ed">ROSC_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td></tr>
<tr class="separator:a21330d3d192e5e2f1afaa353de1dc9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af611a3579dec4a0c102e01d728bf101b" id="r_af611a3579dec4a0c102e01d728bf101b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af611a3579dec4a0c102e01d728bf101b">ROSC_DIV_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:af611a3579dec4a0c102e01d728bf101b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae5b67ba19c1c73b21fc037fb557c1c" id="r_a9ae5b67ba19c1c73b21fc037fb557c1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a9ae5b67ba19c1c73b21fc037fb557c1c">ROSC_DIV_VALUE_PASS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xaa00)</td></tr>
<tr class="separator:a9ae5b67ba19c1c73b21fc037fb557c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e643c15c291716bf1c916812aa7307" id="r_ab7e643c15c291716bf1c916812aa7307"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab7e643c15c291716bf1c916812aa7307">ROSC_DORMANT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab7e643c15c291716bf1c916812aa7307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45135bdb3a489f328195968eb43bbb74" id="r_a45135bdb3a489f328195968eb43bbb74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a45135bdb3a489f328195968eb43bbb74">ROSC_DORMANT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a45135bdb3a489f328195968eb43bbb74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af231a13d7c700454bb41389cf4c4eb6c" id="r_af231a13d7c700454bb41389cf4c4eb6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af231a13d7c700454bb41389cf4c4eb6c">ROSC_DORMANT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af231a13d7c700454bb41389cf4c4eb6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528917af8e777d8f88eb37f2ca127e23" id="r_a528917af8e777d8f88eb37f2ca127e23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a528917af8e777d8f88eb37f2ca127e23">ROSC_DORMANT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a528917af8e777d8f88eb37f2ca127e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a7cdcc6da8814c96888bc8a9a02a748" id="r_a1a7cdcc6da8814c96888bc8a9a02a748"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a1a7cdcc6da8814c96888bc8a9a02a748">ROSC_DORMANT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a1a7cdcc6da8814c96888bc8a9a02a748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adba5b5c881e7d1b3eb113905af6fb92b" id="r_adba5b5c881e7d1b3eb113905af6fb92b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#adba5b5c881e7d1b3eb113905af6fb92b">ROSC_DORMANT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:adba5b5c881e7d1b3eb113905af6fb92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69baaa3f84a866b9d9c5135c161a84ff" id="r_a69baaa3f84a866b9d9c5135c161a84ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a69baaa3f84a866b9d9c5135c161a84ff">ROSC_DORMANT_VALUE_DORMANT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x636f6d61)</td></tr>
<tr class="separator:a69baaa3f84a866b9d9c5135c161a84ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5d06b76a2ccf20941de70b210a344e6" id="r_af5d06b76a2ccf20941de70b210a344e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af5d06b76a2ccf20941de70b210a344e6">ROSC_DORMANT_VALUE_WAKE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x77616b65)</td></tr>
<tr class="separator:af5d06b76a2ccf20941de70b210a344e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32f3793fe2deaf3c8ac342fce167ecc4" id="r_a32f3793fe2deaf3c8ac342fce167ecc4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a32f3793fe2deaf3c8ac342fce167ecc4">ROSC_FREQA_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff77ff)</td></tr>
<tr class="separator:a32f3793fe2deaf3c8ac342fce167ecc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa189db1b04251f69fe7da98b6c256e6e" id="r_aa189db1b04251f69fe7da98b6c256e6e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aa189db1b04251f69fe7da98b6c256e6e">ROSC_FREQA_DS0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa189db1b04251f69fe7da98b6c256e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb03024ac17ac1753200152d2c5fa7b3" id="r_abb03024ac17ac1753200152d2c5fa7b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#abb03024ac17ac1753200152d2c5fa7b3">ROSC_FREQA_DS0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000007)</td></tr>
<tr class="separator:abb03024ac17ac1753200152d2c5fa7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f761d37fffc22f002fab23c18af5793" id="r_a9f761d37fffc22f002fab23c18af5793"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a9f761d37fffc22f002fab23c18af5793">ROSC_FREQA_DS0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9f761d37fffc22f002fab23c18af5793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c34294c2350c94526a86e1890a3efaa" id="r_a2c34294c2350c94526a86e1890a3efaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a2c34294c2350c94526a86e1890a3efaa">ROSC_FREQA_DS0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a2c34294c2350c94526a86e1890a3efaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bebe379e3a57e4c3d6962b3bb52d773" id="r_a6bebe379e3a57e4c3d6962b3bb52d773"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a6bebe379e3a57e4c3d6962b3bb52d773">ROSC_FREQA_DS0_RANDOM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6bebe379e3a57e4c3d6962b3bb52d773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08eb9e6e2a68092e8d065313e8b4ed4" id="r_ab08eb9e6e2a68092e8d065313e8b4ed4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab08eb9e6e2a68092e8d065313e8b4ed4">ROSC_FREQA_DS0_RANDOM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:ab08eb9e6e2a68092e8d065313e8b4ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59cca34a3aaa35aa29478e0a296ede4b" id="r_a59cca34a3aaa35aa29478e0a296ede4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a59cca34a3aaa35aa29478e0a296ede4b">ROSC_FREQA_DS0_RANDOM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a59cca34a3aaa35aa29478e0a296ede4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00eee381e111bca97de16d7eb10763b" id="r_ac00eee381e111bca97de16d7eb10763b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ac00eee381e111bca97de16d7eb10763b">ROSC_FREQA_DS0_RANDOM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ac00eee381e111bca97de16d7eb10763b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf6613dc343a42455ef0f2c44f0e547" id="r_a4bf6613dc343a42455ef0f2c44f0e547"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a4bf6613dc343a42455ef0f2c44f0e547">ROSC_FREQA_DS0_RANDOM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4bf6613dc343a42455ef0f2c44f0e547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd868ce6bf7b3368aa7a31fce2bb64f5" id="r_acd868ce6bf7b3368aa7a31fce2bb64f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#acd868ce6bf7b3368aa7a31fce2bb64f5">ROSC_FREQA_DS0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acd868ce6bf7b3368aa7a31fce2bb64f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac20d7ba0218b5abd9da6fa6c2a008b65" id="r_ac20d7ba0218b5abd9da6fa6c2a008b65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ac20d7ba0218b5abd9da6fa6c2a008b65">ROSC_FREQA_DS1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac20d7ba0218b5abd9da6fa6c2a008b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79cefd04d9d9837c0713430a25103368" id="r_a79cefd04d9d9837c0713430a25103368"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a79cefd04d9d9837c0713430a25103368">ROSC_FREQA_DS1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000070)</td></tr>
<tr class="separator:a79cefd04d9d9837c0713430a25103368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a443117a00f3e7124fb647700fcc97814" id="r_a443117a00f3e7124fb647700fcc97814"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a443117a00f3e7124fb647700fcc97814">ROSC_FREQA_DS1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a443117a00f3e7124fb647700fcc97814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1781e6737fb561abb8af323de444e4ae" id="r_a1781e6737fb561abb8af323de444e4ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a1781e6737fb561abb8af323de444e4ae">ROSC_FREQA_DS1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a1781e6737fb561abb8af323de444e4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af78f23570dcf181cf9c42923234c7fdb" id="r_af78f23570dcf181cf9c42923234c7fdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af78f23570dcf181cf9c42923234c7fdb">ROSC_FREQA_DS1_RANDOM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af78f23570dcf181cf9c42923234c7fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8afd5b101134200f353c6b4061622e8" id="r_aa8afd5b101134200f353c6b4061622e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aa8afd5b101134200f353c6b4061622e8">ROSC_FREQA_DS1_RANDOM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:aa8afd5b101134200f353c6b4061622e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7118856def4a9295feaabcafd8f8b1e5" id="r_a7118856def4a9295feaabcafd8f8b1e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a7118856def4a9295feaabcafd8f8b1e5">ROSC_FREQA_DS1_RANDOM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a7118856def4a9295feaabcafd8f8b1e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364436eda04592c57c924129aba1dd44" id="r_a364436eda04592c57c924129aba1dd44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a364436eda04592c57c924129aba1dd44">ROSC_FREQA_DS1_RANDOM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a364436eda04592c57c924129aba1dd44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38fcf90254e0655763e7612accb6a044" id="r_a38fcf90254e0655763e7612accb6a044"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a38fcf90254e0655763e7612accb6a044">ROSC_FREQA_DS1_RANDOM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a38fcf90254e0655763e7612accb6a044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1414b581b2083b551903eae3607f262" id="r_aa1414b581b2083b551903eae3607f262"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aa1414b581b2083b551903eae3607f262">ROSC_FREQA_DS1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa1414b581b2083b551903eae3607f262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328bc6247e74f712fe5d30f8dd1cf254" id="r_a328bc6247e74f712fe5d30f8dd1cf254"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a328bc6247e74f712fe5d30f8dd1cf254">ROSC_FREQA_DS2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a328bc6247e74f712fe5d30f8dd1cf254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e54ae6a98200e26d9da0f165ac6c9c" id="r_a08e54ae6a98200e26d9da0f165ac6c9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a08e54ae6a98200e26d9da0f165ac6c9c">ROSC_FREQA_DS2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000700)</td></tr>
<tr class="separator:a08e54ae6a98200e26d9da0f165ac6c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab83fb7721c1b25646a95dd0d3787914b" id="r_ab83fb7721c1b25646a95dd0d3787914b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab83fb7721c1b25646a95dd0d3787914b">ROSC_FREQA_DS2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ab83fb7721c1b25646a95dd0d3787914b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe19feceeec99bfdfc7425dadf455f6" id="r_affe19feceeec99bfdfc7425dadf455f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#affe19feceeec99bfdfc7425dadf455f6">ROSC_FREQA_DS2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:affe19feceeec99bfdfc7425dadf455f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a917128ddee1b5713c890912050134e6c" id="r_a917128ddee1b5713c890912050134e6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a917128ddee1b5713c890912050134e6c">ROSC_FREQA_DS2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a917128ddee1b5713c890912050134e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d3d944e7c2740a5d2d8ec07024a802f" id="r_a3d3d944e7c2740a5d2d8ec07024a802f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a3d3d944e7c2740a5d2d8ec07024a802f">ROSC_FREQA_DS3_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3d3d944e7c2740a5d2d8ec07024a802f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559b4ba027c5fed58f735a5fe796076f" id="r_a559b4ba027c5fed58f735a5fe796076f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a559b4ba027c5fed58f735a5fe796076f">ROSC_FREQA_DS3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007000)</td></tr>
<tr class="separator:a559b4ba027c5fed58f735a5fe796076f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a992173a867cdca274d5dd8cb0b10e78c" id="r_a992173a867cdca274d5dd8cb0b10e78c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a992173a867cdca274d5dd8cb0b10e78c">ROSC_FREQA_DS3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a992173a867cdca274d5dd8cb0b10e78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ee2e383335a65f0faa68d22ab987f5" id="r_a96ee2e383335a65f0faa68d22ab987f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a96ee2e383335a65f0faa68d22ab987f5">ROSC_FREQA_DS3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a96ee2e383335a65f0faa68d22ab987f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c8fc01225eb28b5b1c5065ca0d317f1" id="r_a0c8fc01225eb28b5b1c5065ca0d317f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a0c8fc01225eb28b5b1c5065ca0d317f1">ROSC_FREQA_DS3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0c8fc01225eb28b5b1c5065ca0d317f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab053966822a8d5e67e0bc53406e5c6f9" id="r_ab053966822a8d5e67e0bc53406e5c6f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab053966822a8d5e67e0bc53406e5c6f9">ROSC_FREQA_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ab053966822a8d5e67e0bc53406e5c6f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ab5f035fd4d050365b8fa5a820f46ee" id="r_a2ab5f035fd4d050365b8fa5a820f46ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a2ab5f035fd4d050365b8fa5a820f46ee">ROSC_FREQA_PASSWD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2ab5f035fd4d050365b8fa5a820f46ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8891a3814de6a673b131207e634b015c" id="r_a8891a3814de6a673b131207e634b015c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a8891a3814de6a673b131207e634b015c">ROSC_FREQA_PASSWD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a8891a3814de6a673b131207e634b015c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fffea4cf1e78dfd851e841f38540cf" id="r_a39fffea4cf1e78dfd851e841f38540cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a39fffea4cf1e78dfd851e841f38540cf">ROSC_FREQA_PASSWD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a39fffea4cf1e78dfd851e841f38540cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af38a9f208a3c8654dd0938892f86f4bb" id="r_af38a9f208a3c8654dd0938892f86f4bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af38a9f208a3c8654dd0938892f86f4bb">ROSC_FREQA_PASSWD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:af38a9f208a3c8654dd0938892f86f4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c16ef47ff449065a30a12de700150f" id="r_a24c16ef47ff449065a30a12de700150f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a24c16ef47ff449065a30a12de700150f">ROSC_FREQA_PASSWD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a24c16ef47ff449065a30a12de700150f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbbd298ba385e3583e7ab191cbf05dc3" id="r_abbbd298ba385e3583e7ab191cbf05dc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#abbbd298ba385e3583e7ab191cbf05dc3">ROSC_FREQA_PASSWD_VALUE_PASS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x9696)</td></tr>
<tr class="separator:abbbd298ba385e3583e7ab191cbf05dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a324366cd9db1629f8dfadee8675f363c" id="r_a324366cd9db1629f8dfadee8675f363c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a324366cd9db1629f8dfadee8675f363c">ROSC_FREQA_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000088)</td></tr>
<tr class="separator:a324366cd9db1629f8dfadee8675f363c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b477b3897435bece3e4fdf343cc22c" id="r_a48b477b3897435bece3e4fdf343cc22c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a48b477b3897435bece3e4fdf343cc22c">ROSC_FREQB_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff7777)</td></tr>
<tr class="separator:a48b477b3897435bece3e4fdf343cc22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08493d7b17089c1d2ccb23d73029ce57" id="r_a08493d7b17089c1d2ccb23d73029ce57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a08493d7b17089c1d2ccb23d73029ce57">ROSC_FREQB_DS4_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a08493d7b17089c1d2ccb23d73029ce57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0e3c336628be85ec51abeeb89ec6c38" id="r_ae0e3c336628be85ec51abeeb89ec6c38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ae0e3c336628be85ec51abeeb89ec6c38">ROSC_FREQB_DS4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000007)</td></tr>
<tr class="separator:ae0e3c336628be85ec51abeeb89ec6c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb11a5c92350bfe444bb08ba8f274f2" id="r_aedb11a5c92350bfe444bb08ba8f274f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aedb11a5c92350bfe444bb08ba8f274f2">ROSC_FREQB_DS4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aedb11a5c92350bfe444bb08ba8f274f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ade362ea80316db3d32c5a1b754eda" id="r_a75ade362ea80316db3d32c5a1b754eda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a75ade362ea80316db3d32c5a1b754eda">ROSC_FREQB_DS4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a75ade362ea80316db3d32c5a1b754eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5378b73e85ed470c6a6691d2a206e7d1" id="r_a5378b73e85ed470c6a6691d2a206e7d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a5378b73e85ed470c6a6691d2a206e7d1">ROSC_FREQB_DS4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5378b73e85ed470c6a6691d2a206e7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf52b801cb1a864609b11619137505cf" id="r_aaf52b801cb1a864609b11619137505cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aaf52b801cb1a864609b11619137505cf">ROSC_FREQB_DS5_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaf52b801cb1a864609b11619137505cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa291fcf6eb37e09e9670a9bf0623eab1" id="r_aa291fcf6eb37e09e9670a9bf0623eab1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aa291fcf6eb37e09e9670a9bf0623eab1">ROSC_FREQB_DS5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000070)</td></tr>
<tr class="separator:aa291fcf6eb37e09e9670a9bf0623eab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace91536e19d0cf7228de65d3b0acf083" id="r_ace91536e19d0cf7228de65d3b0acf083"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ace91536e19d0cf7228de65d3b0acf083">ROSC_FREQB_DS5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ace91536e19d0cf7228de65d3b0acf083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff55d0a2967a642da20e9b3113bb27a5" id="r_aff55d0a2967a642da20e9b3113bb27a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aff55d0a2967a642da20e9b3113bb27a5">ROSC_FREQB_DS5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aff55d0a2967a642da20e9b3113bb27a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1b4a74cf9fc37699576eff117097e16" id="r_af1b4a74cf9fc37699576eff117097e16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af1b4a74cf9fc37699576eff117097e16">ROSC_FREQB_DS5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af1b4a74cf9fc37699576eff117097e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca9f58b77a3094af280771fa51302594" id="r_aca9f58b77a3094af280771fa51302594"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aca9f58b77a3094af280771fa51302594">ROSC_FREQB_DS6_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aca9f58b77a3094af280771fa51302594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ddf5cee5a9c632e6315480c46c2ca1e" id="r_a2ddf5cee5a9c632e6315480c46c2ca1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a2ddf5cee5a9c632e6315480c46c2ca1e">ROSC_FREQB_DS6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000700)</td></tr>
<tr class="separator:a2ddf5cee5a9c632e6315480c46c2ca1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4ad7689865b960112e637bb465e692d" id="r_ab4ad7689865b960112e637bb465e692d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab4ad7689865b960112e637bb465e692d">ROSC_FREQB_DS6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ab4ad7689865b960112e637bb465e692d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436086697b8e8dd4e961669c6c7bb0ff" id="r_a436086697b8e8dd4e961669c6c7bb0ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a436086697b8e8dd4e961669c6c7bb0ff">ROSC_FREQB_DS6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a436086697b8e8dd4e961669c6c7bb0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c69a0c46111eefe5304277297037cd" id="r_af3c69a0c46111eefe5304277297037cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af3c69a0c46111eefe5304277297037cd">ROSC_FREQB_DS6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af3c69a0c46111eefe5304277297037cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29178199de5040000d2ee741c2c5656d" id="r_a29178199de5040000d2ee741c2c5656d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a29178199de5040000d2ee741c2c5656d">ROSC_FREQB_DS7_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a29178199de5040000d2ee741c2c5656d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17c4b75bca22f84e033880a3abb0e9ad" id="r_a17c4b75bca22f84e033880a3abb0e9ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a17c4b75bca22f84e033880a3abb0e9ad">ROSC_FREQB_DS7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007000)</td></tr>
<tr class="separator:a17c4b75bca22f84e033880a3abb0e9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cabf5f0e90bdc88e606b5ac6d96a459" id="r_a9cabf5f0e90bdc88e606b5ac6d96a459"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a9cabf5f0e90bdc88e606b5ac6d96a459">ROSC_FREQB_DS7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a9cabf5f0e90bdc88e606b5ac6d96a459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66bccfc56172f67b62e8cb4c697c2a60" id="r_a66bccfc56172f67b62e8cb4c697c2a60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a66bccfc56172f67b62e8cb4c697c2a60">ROSC_FREQB_DS7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a66bccfc56172f67b62e8cb4c697c2a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac44c42603ccdcd34126e94cec87aa285" id="r_ac44c42603ccdcd34126e94cec87aa285"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ac44c42603ccdcd34126e94cec87aa285">ROSC_FREQB_DS7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac44c42603ccdcd34126e94cec87aa285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a949138ed1effa3378053f1b9a8572d4b" id="r_a949138ed1effa3378053f1b9a8572d4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a949138ed1effa3378053f1b9a8572d4b">ROSC_FREQB_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a949138ed1effa3378053f1b9a8572d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab66f312591fa1014b3cb838b9940eb0d" id="r_ab66f312591fa1014b3cb838b9940eb0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab66f312591fa1014b3cb838b9940eb0d">ROSC_FREQB_PASSWD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab66f312591fa1014b3cb838b9940eb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a629e88b05734dc53dda302f44bd0e441" id="r_a629e88b05734dc53dda302f44bd0e441"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a629e88b05734dc53dda302f44bd0e441">ROSC_FREQB_PASSWD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a629e88b05734dc53dda302f44bd0e441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0420d857522ccfde9b35e13b560aafda" id="r_a0420d857522ccfde9b35e13b560aafda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a0420d857522ccfde9b35e13b560aafda">ROSC_FREQB_PASSWD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a0420d857522ccfde9b35e13b560aafda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8245c175ce9fe71b057e509e21d03e81" id="r_a8245c175ce9fe71b057e509e21d03e81"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a8245c175ce9fe71b057e509e21d03e81">ROSC_FREQB_PASSWD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a8245c175ce9fe71b057e509e21d03e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f5dfdbff95911eab5e5fd27430df8ff" id="r_a2f5dfdbff95911eab5e5fd27430df8ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a2f5dfdbff95911eab5e5fd27430df8ff">ROSC_FREQB_PASSWD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a2f5dfdbff95911eab5e5fd27430df8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8a6133721cbd223da5029269c9fc3c5" id="r_ad8a6133721cbd223da5029269c9fc3c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ad8a6133721cbd223da5029269c9fc3c5">ROSC_FREQB_PASSWD_VALUE_PASS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x9696)</td></tr>
<tr class="separator:ad8a6133721cbd223da5029269c9fc3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2922c5956a6336b11c49bff156355d9c" id="r_a2922c5956a6336b11c49bff156355d9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a2922c5956a6336b11c49bff156355d9c">ROSC_FREQB_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a2922c5956a6336b11c49bff156355d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1bb47a37c3ba7f88023bd54117013c9" id="r_ab1bb47a37c3ba7f88023bd54117013c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab1bb47a37c3ba7f88023bd54117013c9">ROSC_PHASE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:ab1bb47a37c3ba7f88023bd54117013c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a999dab7c8dab8868bc72f244920276d4" id="r_a999dab7c8dab8868bc72f244920276d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a999dab7c8dab8868bc72f244920276d4">ROSC_PHASE_ENABLE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a999dab7c8dab8868bc72f244920276d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aca262bcb03dc0436dede490cfdbbea" id="r_a2aca262bcb03dc0436dede490cfdbbea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a2aca262bcb03dc0436dede490cfdbbea">ROSC_PHASE_ENABLE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a2aca262bcb03dc0436dede490cfdbbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f300e1a9359d057009809f63464257" id="r_a25f300e1a9359d057009809f63464257"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a25f300e1a9359d057009809f63464257">ROSC_PHASE_ENABLE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a25f300e1a9359d057009809f63464257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf6d439576ea2463c4154e540bb5e5fb" id="r_aaf6d439576ea2463c4154e540bb5e5fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aaf6d439576ea2463c4154e540bb5e5fb">ROSC_PHASE_ENABLE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aaf6d439576ea2463c4154e540bb5e5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf2d6772316aa780b16a68a7b7d49de" id="r_a7cf2d6772316aa780b16a68a7b7d49de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a7cf2d6772316aa780b16a68a7b7d49de">ROSC_PHASE_ENABLE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7cf2d6772316aa780b16a68a7b7d49de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec8f61ed128e0130f46054564901a3f" id="r_a1ec8f61ed128e0130f46054564901a3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a1ec8f61ed128e0130f46054564901a3f">ROSC_PHASE_FLIP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1ec8f61ed128e0130f46054564901a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f3aa002bdf22413be56a29335bc874" id="r_a07f3aa002bdf22413be56a29335bc874"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a07f3aa002bdf22413be56a29335bc874">ROSC_PHASE_FLIP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a07f3aa002bdf22413be56a29335bc874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d69adcdb916d51e7a049fe36582911" id="r_a01d69adcdb916d51e7a049fe36582911"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a01d69adcdb916d51e7a049fe36582911">ROSC_PHASE_FLIP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a01d69adcdb916d51e7a049fe36582911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab0c3222180119d6768bfdb606a1c39" id="r_a0ab0c3222180119d6768bfdb606a1c39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a0ab0c3222180119d6768bfdb606a1c39">ROSC_PHASE_FLIP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a0ab0c3222180119d6768bfdb606a1c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ff85f4647a2b1633fc3ea2d69ebf46" id="r_a72ff85f4647a2b1633fc3ea2d69ebf46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a72ff85f4647a2b1633fc3ea2d69ebf46">ROSC_PHASE_FLIP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a72ff85f4647a2b1633fc3ea2d69ebf46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7229c96de0fbfc475cd320e4b4cc6eab" id="r_a7229c96de0fbfc475cd320e4b4cc6eab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a7229c96de0fbfc475cd320e4b4cc6eab">ROSC_PHASE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td></tr>
<tr class="separator:a7229c96de0fbfc475cd320e4b4cc6eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241685b68e06e0d6bfc07686754048f4" id="r_a241685b68e06e0d6bfc07686754048f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a241685b68e06e0d6bfc07686754048f4">ROSC_PHASE_PASSWD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a241685b68e06e0d6bfc07686754048f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f29a2936ffec733a0ce4f5736d7e784" id="r_a1f29a2936ffec733a0ce4f5736d7e784"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a1f29a2936ffec733a0ce4f5736d7e784">ROSC_PHASE_PASSWD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:a1f29a2936ffec733a0ce4f5736d7e784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba5919e50c25538689464f049828192" id="r_a3ba5919e50c25538689464f049828192"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a3ba5919e50c25538689464f049828192">ROSC_PHASE_PASSWD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a3ba5919e50c25538689464f049828192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9b36b20bd20ed5af7d18a5254703c5d" id="r_aa9b36b20bd20ed5af7d18a5254703c5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aa9b36b20bd20ed5af7d18a5254703c5d">ROSC_PHASE_PASSWD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:aa9b36b20bd20ed5af7d18a5254703c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e77ba06a162807a8053fcedf9d3874" id="r_a90e77ba06a162807a8053fcedf9d3874"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a90e77ba06a162807a8053fcedf9d3874">ROSC_PHASE_PASSWD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a90e77ba06a162807a8053fcedf9d3874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a4b95acb87d4ecda4caa23b45da7bb8" id="r_a6a4b95acb87d4ecda4caa23b45da7bb8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a6a4b95acb87d4ecda4caa23b45da7bb8">ROSC_PHASE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a6a4b95acb87d4ecda4caa23b45da7bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ce2bacfa358ca9fb7a472fd8bba8e35" id="r_a1ce2bacfa358ca9fb7a472fd8bba8e35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a1ce2bacfa358ca9fb7a472fd8bba8e35">ROSC_PHASE_SHIFT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1ce2bacfa358ca9fb7a472fd8bba8e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac24439aa0ed79f4892f5a1d0c0b0afc3" id="r_ac24439aa0ed79f4892f5a1d0c0b0afc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ac24439aa0ed79f4892f5a1d0c0b0afc3">ROSC_PHASE_SHIFT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td></tr>
<tr class="separator:ac24439aa0ed79f4892f5a1d0c0b0afc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b68f3f4a3e9f95524a1b50db79bda8e" id="r_a7b68f3f4a3e9f95524a1b50db79bda8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a7b68f3f4a3e9f95524a1b50db79bda8e">ROSC_PHASE_SHIFT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7b68f3f4a3e9f95524a1b50db79bda8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99410cd118acca4534a1c1482a42e116" id="r_a99410cd118acca4534a1c1482a42e116"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a99410cd118acca4534a1c1482a42e116">ROSC_PHASE_SHIFT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a99410cd118acca4534a1c1482a42e116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c5e51dc477ad8672b778f7e14b2a56" id="r_a52c5e51dc477ad8672b778f7e14b2a56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a52c5e51dc477ad8672b778f7e14b2a56">ROSC_PHASE_SHIFT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a52c5e51dc477ad8672b778f7e14b2a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d06da04d4a29bd8b3470ab62abca92d" id="r_a1d06da04d4a29bd8b3470ab62abca92d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a1d06da04d4a29bd8b3470ab62abca92d">ROSC_RANDOM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a1d06da04d4a29bd8b3470ab62abca92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebb1e90daefb2e4e6ec59a9b3290c66d" id="r_aebb1e90daefb2e4e6ec59a9b3290c66d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aebb1e90daefb2e4e6ec59a9b3290c66d">ROSC_RANDOM_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:aebb1e90daefb2e4e6ec59a9b3290c66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a995c1cfa887ba6a3acb4f3eeeea0927e" id="r_a995c1cfa887ba6a3acb4f3eeeea0927e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a995c1cfa887ba6a3acb4f3eeeea0927e">ROSC_RANDOM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f04b16d)</td></tr>
<tr class="separator:a995c1cfa887ba6a3acb4f3eeeea0927e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36b9c39dcc7d8688ce4a9edd627721b" id="r_aa36b9c39dcc7d8688ce4a9edd627721b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aa36b9c39dcc7d8688ce4a9edd627721b">ROSC_RANDOM_SEED_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa36b9c39dcc7d8688ce4a9edd627721b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd46e6d3a89b025683ee3ddeecf1e5cd" id="r_afd46e6d3a89b025683ee3ddeecf1e5cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#afd46e6d3a89b025683ee3ddeecf1e5cd">ROSC_RANDOM_SEED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:afd46e6d3a89b025683ee3ddeecf1e5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e3e09a64ef2d90147fd2cc2f3380846" id="r_a0e3e09a64ef2d90147fd2cc2f3380846"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a0e3e09a64ef2d90147fd2cc2f3380846">ROSC_RANDOM_SEED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0e3e09a64ef2d90147fd2cc2f3380846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf184f01f6e054508df02f02b16d4a2f" id="r_abf184f01f6e054508df02f02b16d4a2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#abf184f01f6e054508df02f02b16d4a2f">ROSC_RANDOM_SEED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:abf184f01f6e054508df02f02b16d4a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218c4b628ee03df28873f05401c77b0e" id="r_a218c4b628ee03df28873f05401c77b0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a218c4b628ee03df28873f05401c77b0e">ROSC_RANDOM_SEED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f04b16d)</td></tr>
<tr class="separator:a218c4b628ee03df28873f05401c77b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04fab138cf01625648c580ed682f6e75" id="r_a04fab138cf01625648c580ed682f6e75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a04fab138cf01625648c580ed682f6e75">ROSC_RANDOMBIT_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a04fab138cf01625648c580ed682f6e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b6b6c47f8e9c9d8d5b4e2841c12882" id="r_a40b6b6c47f8e9c9d8d5b4e2841c12882"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a40b6b6c47f8e9c9d8d5b4e2841c12882">ROSC_RANDOMBIT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a40b6b6c47f8e9c9d8d5b4e2841c12882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86e4404980af046b5190faf37268b251" id="r_a86e4404980af046b5190faf37268b251"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a86e4404980af046b5190faf37268b251">ROSC_RANDOMBIT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a86e4404980af046b5190faf37268b251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a153a25a66ef8264944bec59945c63" id="r_ab3a153a25a66ef8264944bec59945c63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab3a153a25a66ef8264944bec59945c63">ROSC_RANDOMBIT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab3a153a25a66ef8264944bec59945c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace2aedf8b662efb12f23ba8c3fbfdc9a" id="r_ace2aedf8b662efb12f23ba8c3fbfdc9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ace2aedf8b662efb12f23ba8c3fbfdc9a">ROSC_RANDOMBIT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:ace2aedf8b662efb12f23ba8c3fbfdc9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafcf4b0e1e3e7fddf908434812924e13" id="r_aafcf4b0e1e3e7fddf908434812924e13"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aafcf4b0e1e3e7fddf908434812924e13">ROSC_RANDOMBIT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aafcf4b0e1e3e7fddf908434812924e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9742c1776d09c7ab3e00250b903c1aa" id="r_ad9742c1776d09c7ab3e00250b903c1aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ad9742c1776d09c7ab3e00250b903c1aa">ROSC_STATUS_BADWRITE_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ad9742c1776d09c7ab3e00250b903c1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a101ad3b300ff492fb64ae1eacec79e7b" id="r_a101ad3b300ff492fb64ae1eacec79e7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a101ad3b300ff492fb64ae1eacec79e7b">ROSC_STATUS_BADWRITE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a101ad3b300ff492fb64ae1eacec79e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c48c3ff0d8a0aa64ca66a580628279" id="r_a31c48c3ff0d8a0aa64ca66a580628279"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a31c48c3ff0d8a0aa64ca66a580628279">ROSC_STATUS_BADWRITE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a31c48c3ff0d8a0aa64ca66a580628279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af96bc3db03e2dafce93063b0f819390f" id="r_af96bc3db03e2dafce93063b0f819390f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af96bc3db03e2dafce93063b0f819390f">ROSC_STATUS_BADWRITE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:af96bc3db03e2dafce93063b0f819390f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ef6b4435b8eabeb8d5e7418cdf5ef66" id="r_a9ef6b4435b8eabeb8d5e7418cdf5ef66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a9ef6b4435b8eabeb8d5e7418cdf5ef66">ROSC_STATUS_BADWRITE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9ef6b4435b8eabeb8d5e7418cdf5ef66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab038c183a35bb95e7bf3780ec2ec0b83" id="r_ab038c183a35bb95e7bf3780ec2ec0b83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab038c183a35bb95e7bf3780ec2ec0b83">ROSC_STATUS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x81011000)</td></tr>
<tr class="separator:ab038c183a35bb95e7bf3780ec2ec0b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6308768601d63452a7d9953469c8e771" id="r_a6308768601d63452a7d9953469c8e771"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a6308768601d63452a7d9953469c8e771">ROSC_STATUS_DIV_RUNNING_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a6308768601d63452a7d9953469c8e771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a283ffc52508b4d0e576be6aa9afae0f1" id="r_a283ffc52508b4d0e576be6aa9afae0f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a283ffc52508b4d0e576be6aa9afae0f1">ROSC_STATUS_DIV_RUNNING_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a283ffc52508b4d0e576be6aa9afae0f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a199ebf64a780e478957d70d490a42090" id="r_a199ebf64a780e478957d70d490a42090"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a199ebf64a780e478957d70d490a42090">ROSC_STATUS_DIV_RUNNING_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a199ebf64a780e478957d70d490a42090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f825eebc5d0647f18d6c8dd7513528a" id="r_a4f825eebc5d0647f18d6c8dd7513528a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a4f825eebc5d0647f18d6c8dd7513528a">ROSC_STATUS_DIV_RUNNING_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a4f825eebc5d0647f18d6c8dd7513528a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a6a56a8a2abea306953a1ee1af0120" id="r_a54a6a56a8a2abea306953a1ee1af0120"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a54a6a56a8a2abea306953a1ee1af0120">ROSC_STATUS_DIV_RUNNING_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a54a6a56a8a2abea306953a1ee1af0120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a59c8edfedf95f00566f54ace3457b5" id="r_a5a59c8edfedf95f00566f54ace3457b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a5a59c8edfedf95f00566f54ace3457b5">ROSC_STATUS_ENABLED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a5a59c8edfedf95f00566f54ace3457b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959202e8bf6b26ec4ad6550d58eb0327" id="r_a959202e8bf6b26ec4ad6550d58eb0327"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a959202e8bf6b26ec4ad6550d58eb0327">ROSC_STATUS_ENABLED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a959202e8bf6b26ec4ad6550d58eb0327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7cd28eedc430d3300ab8c92234336c5" id="r_ad7cd28eedc430d3300ab8c92234336c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ad7cd28eedc430d3300ab8c92234336c5">ROSC_STATUS_ENABLED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:ad7cd28eedc430d3300ab8c92234336c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6275fa60655bfe1dad9d6f3d239e12e9" id="r_a6275fa60655bfe1dad9d6f3d239e12e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a6275fa60655bfe1dad9d6f3d239e12e9">ROSC_STATUS_ENABLED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a6275fa60655bfe1dad9d6f3d239e12e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5dbb48694f9c4c05f6af782bb3b3cfa" id="r_ac5dbb48694f9c4c05f6af782bb3b3cfa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ac5dbb48694f9c4c05f6af782bb3b3cfa">ROSC_STATUS_ENABLED_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ac5dbb48694f9c4c05f6af782bb3b3cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76e875bad1d8fd2e82d9ce6b638cf1bb" id="r_a76e875bad1d8fd2e82d9ce6b638cf1bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a76e875bad1d8fd2e82d9ce6b638cf1bb">ROSC_STATUS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td></tr>
<tr class="separator:a76e875bad1d8fd2e82d9ce6b638cf1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af520f2e555e04705807457e300a0bd0d" id="r_af520f2e555e04705807457e300a0bd0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af520f2e555e04705807457e300a0bd0d">ROSC_STATUS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:af520f2e555e04705807457e300a0bd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afea244470f744bd2bbabf4c13a6ff4e4" id="r_afea244470f744bd2bbabf4c13a6ff4e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#afea244470f744bd2bbabf4c13a6ff4e4">ROSC_STATUS_STABLE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:afea244470f744bd2bbabf4c13a6ff4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580da44b9dd0c263d631f783e535261a" id="r_a580da44b9dd0c263d631f783e535261a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a580da44b9dd0c263d631f783e535261a">ROSC_STATUS_STABLE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:a580da44b9dd0c263d631f783e535261a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c18670d5a824f1c3655e72f349e140" id="r_ab6c18670d5a824f1c3655e72f349e140"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab6c18670d5a824f1c3655e72f349e140">ROSC_STATUS_STABLE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ab6c18670d5a824f1c3655e72f349e140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d76772d231b1c427a28dd0f0e43b6aa" id="r_a9d76772d231b1c427a28dd0f0e43b6aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a9d76772d231b1c427a28dd0f0e43b6aa">ROSC_STATUS_STABLE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a9d76772d231b1c427a28dd0f0e43b6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae89d68416d5f87dd292a3666ab82d8e" id="r_aae89d68416d5f87dd292a3666ab82d8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aae89d68416d5f87dd292a3666ab82d8e">ROSC_STATUS_STABLE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aae89d68416d5f87dd292a3666ab82d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Documentação das macros</h2>
<a id="a25abadd7688d7ba5a89be4ebf956fd19" name="a25abadd7688d7ba5a89be4ebf956fd19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25abadd7688d7ba5a89be4ebf956fd19">&#9670;&#160;</a></span>ROSC_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30a0b21a6630a7fb2e9ebe4f6317f93c" name="a30a0b21a6630a7fb2e9ebe4f6317f93c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30a0b21a6630a7fb2e9ebe4f6317f93c">&#9670;&#160;</a></span>ROSC_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29067686e076f5d5a0ef64cec19ad7fb" name="a29067686e076f5d5a0ef64cec19ad7fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29067686e076f5d5a0ef64cec19ad7fb">&#9670;&#160;</a></span>ROSC_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add43913375c7dcb338b327ecf927f334" name="add43913375c7dcb338b327ecf927f334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add43913375c7dcb338b327ecf927f334">&#9670;&#160;</a></span>ROSC_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb8778b41965c514f0b03137c468cd98" name="abb8778b41965c514f0b03137c468cd98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb8778b41965c514f0b03137c468cd98">&#9670;&#160;</a></span>ROSC_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab51d51e3485bcbf42aaead9354c02b88" name="ab51d51e3485bcbf42aaead9354c02b88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab51d51e3485bcbf42aaead9354c02b88">&#9670;&#160;</a></span>ROSC_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_COUNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4e5075c22b57782c7869ea88dff7ead" name="ae4e5075c22b57782c7869ea88dff7ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4e5075c22b57782c7869ea88dff7ead">&#9670;&#160;</a></span>ROSC_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fce6125dfdf7971eddab1101e7906ba" name="a5fce6125dfdf7971eddab1101e7906ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fce6125dfdf7971eddab1101e7906ba">&#9670;&#160;</a></span>ROSC_CTRL_ENABLE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_ENABLE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee8735f41d821da848f06eee2db070df" name="aee8735f41d821da848f06eee2db070df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee8735f41d821da848f06eee2db070df">&#9670;&#160;</a></span>ROSC_CTRL_ENABLE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_ENABLE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00fff000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e20bda1ac542175d9e70d911be90be9" name="a2e20bda1ac542175d9e70d911be90be9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e20bda1ac542175d9e70d911be90be9">&#9670;&#160;</a></span>ROSC_CTRL_ENABLE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_ENABLE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1a556cbe59e04571b4787ca9c966779" name="af1a556cbe59e04571b4787ca9c966779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1a556cbe59e04571b4787ca9c966779">&#9670;&#160;</a></span>ROSC_CTRL_ENABLE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_ENABLE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cd20e709d9d09f6eaea601133b6c35c" name="a9cd20e709d9d09f6eaea601133b6c35c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cd20e709d9d09f6eaea601133b6c35c">&#9670;&#160;</a></span>ROSC_CTRL_ENABLE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_ENABLE_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa125c46ab75e9dfb228e8bd8fad3e77" name="afa125c46ab75e9dfb228e8bd8fad3e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa125c46ab75e9dfb228e8bd8fad3e77">&#9670;&#160;</a></span>ROSC_CTRL_ENABLE_VALUE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_ENABLE_VALUE_DISABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xd1e)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e40db88dd1b2e6bba3dace4d02ba55a" name="a3e40db88dd1b2e6bba3dace4d02ba55a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e40db88dd1b2e6bba3dace4d02ba55a">&#9670;&#160;</a></span>ROSC_CTRL_ENABLE_VALUE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_ENABLE_VALUE_ENABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xfab)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3685ca1da776d2f3d23dd74f85ffe98e" name="a3685ca1da776d2f3d23dd74f85ffe98e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3685ca1da776d2f3d23dd74f85ffe98e">&#9670;&#160;</a></span>ROSC_CTRL_FREQ_RANGE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_FREQ_RANGE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa55651ae00853d5e8ae967faa12a594a" name="aa55651ae00853d5e8ae967faa12a594a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa55651ae00853d5e8ae967faa12a594a">&#9670;&#160;</a></span>ROSC_CTRL_FREQ_RANGE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_FREQ_RANGE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeeb1ebb2969977213fc566741ca3ad79" name="aeeb1ebb2969977213fc566741ca3ad79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeb1ebb2969977213fc566741ca3ad79">&#9670;&#160;</a></span>ROSC_CTRL_FREQ_RANGE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_FREQ_RANGE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc171f0071691f5ec12f17d75908867f" name="abc171f0071691f5ec12f17d75908867f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc171f0071691f5ec12f17d75908867f">&#9670;&#160;</a></span>ROSC_CTRL_FREQ_RANGE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_FREQ_RANGE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1704e082dd025018378446f43e5d73fc" name="a1704e082dd025018378446f43e5d73fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1704e082dd025018378446f43e5d73fc">&#9670;&#160;</a></span>ROSC_CTRL_FREQ_RANGE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_FREQ_RANGE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xaa0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b22346e471d27e4339da4eb5ff6f8e9" name="a6b22346e471d27e4339da4eb5ff6f8e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b22346e471d27e4339da4eb5ff6f8e9">&#9670;&#160;</a></span>ROSC_CTRL_FREQ_RANGE_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_FREQ_RANGE_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xfa7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b7fb4d2581f2a2e6c3121dda671bdfd" name="a7b7fb4d2581f2a2e6c3121dda671bdfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b7fb4d2581f2a2e6c3121dda671bdfd">&#9670;&#160;</a></span>ROSC_CTRL_FREQ_RANGE_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_FREQ_RANGE_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xfa4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac606c8c8d0c1c5fa67f8c7e29b2d531a" name="ac606c8c8d0c1c5fa67f8c7e29b2d531a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac606c8c8d0c1c5fa67f8c7e29b2d531a">&#9670;&#160;</a></span>ROSC_CTRL_FREQ_RANGE_VALUE_MEDIUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_FREQ_RANGE_VALUE_MEDIUM&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xfa5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a220ceb2692b44c31ea955a969cdb226a" name="a220ceb2692b44c31ea955a969cdb226a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a220ceb2692b44c31ea955a969cdb226a">&#9670;&#160;</a></span>ROSC_CTRL_FREQ_RANGE_VALUE_TOOHIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_FREQ_RANGE_VALUE_TOOHIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xfa6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebf5fc442dbe9f4632d860af2489b2d6" name="aebf5fc442dbe9f4632d860af2489b2d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf5fc442dbe9f4632d860af2489b2d6">&#9670;&#160;</a></span>ROSC_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copyright (c) 2024 Raspberry Pi Ltd. </p>
<p>SPDX-License-Identifier: BSD-3-Clause </p>

</div>
</div>
<a id="a06ee792d378e2d09b1710f740774ac6f" name="a06ee792d378e2d09b1710f740774ac6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06ee792d378e2d09b1710f740774ac6f">&#9670;&#160;</a></span>ROSC_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000aa0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a687035a4ddf0259bf1dc3df28d7aab80" name="a687035a4ddf0259bf1dc3df28d7aab80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a687035a4ddf0259bf1dc3df28d7aab80">&#9670;&#160;</a></span>ROSC_DIV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_DIV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7673c8a5d8268ad3f6260d0f60363fb7" name="a7673c8a5d8268ad3f6260d0f60363fb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7673c8a5d8268ad3f6260d0f60363fb7">&#9670;&#160;</a></span>ROSC_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4704dc825462f5b0743fe848774a4afa" name="a4704dc825462f5b0743fe848774a4afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4704dc825462f5b0743fe848774a4afa">&#9670;&#160;</a></span>ROSC_DIV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_DIV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42362056fa7555b67bd551f0354c06b7" name="a42362056fa7555b67bd551f0354c06b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42362056fa7555b67bd551f0354c06b7">&#9670;&#160;</a></span>ROSC_DIV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_DIV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21330d3d192e5e2f1afaa353de1dc9ed" name="a21330d3d192e5e2f1afaa353de1dc9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21330d3d192e5e2f1afaa353de1dc9ed">&#9670;&#160;</a></span>ROSC_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af611a3579dec4a0c102e01d728bf101b" name="af611a3579dec4a0c102e01d728bf101b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af611a3579dec4a0c102e01d728bf101b">&#9670;&#160;</a></span>ROSC_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_DIV_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ae5b67ba19c1c73b21fc037fb557c1c" name="a9ae5b67ba19c1c73b21fc037fb557c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ae5b67ba19c1c73b21fc037fb557c1c">&#9670;&#160;</a></span>ROSC_DIV_VALUE_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_DIV_VALUE_PASS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xaa00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7e643c15c291716bf1c916812aa7307" name="ab7e643c15c291716bf1c916812aa7307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e643c15c291716bf1c916812aa7307">&#9670;&#160;</a></span>ROSC_DORMANT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_DORMANT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45135bdb3a489f328195968eb43bbb74" name="a45135bdb3a489f328195968eb43bbb74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45135bdb3a489f328195968eb43bbb74">&#9670;&#160;</a></span>ROSC_DORMANT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_DORMANT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af231a13d7c700454bb41389cf4c4eb6c" name="af231a13d7c700454bb41389cf4c4eb6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af231a13d7c700454bb41389cf4c4eb6c">&#9670;&#160;</a></span>ROSC_DORMANT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_DORMANT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a528917af8e777d8f88eb37f2ca127e23" name="a528917af8e777d8f88eb37f2ca127e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a528917af8e777d8f88eb37f2ca127e23">&#9670;&#160;</a></span>ROSC_DORMANT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_DORMANT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a7cdcc6da8814c96888bc8a9a02a748" name="a1a7cdcc6da8814c96888bc8a9a02a748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a7cdcc6da8814c96888bc8a9a02a748">&#9670;&#160;</a></span>ROSC_DORMANT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_DORMANT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adba5b5c881e7d1b3eb113905af6fb92b" name="adba5b5c881e7d1b3eb113905af6fb92b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adba5b5c881e7d1b3eb113905af6fb92b">&#9670;&#160;</a></span>ROSC_DORMANT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_DORMANT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69baaa3f84a866b9d9c5135c161a84ff" name="a69baaa3f84a866b9d9c5135c161a84ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69baaa3f84a866b9d9c5135c161a84ff">&#9670;&#160;</a></span>ROSC_DORMANT_VALUE_DORMANT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_DORMANT_VALUE_DORMANT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x636f6d61)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5d06b76a2ccf20941de70b210a344e6" name="af5d06b76a2ccf20941de70b210a344e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5d06b76a2ccf20941de70b210a344e6">&#9670;&#160;</a></span>ROSC_DORMANT_VALUE_WAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_DORMANT_VALUE_WAKE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x77616b65)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32f3793fe2deaf3c8ac342fce167ecc4" name="a32f3793fe2deaf3c8ac342fce167ecc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32f3793fe2deaf3c8ac342fce167ecc4">&#9670;&#160;</a></span>ROSC_FREQA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff77ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa189db1b04251f69fe7da98b6c256e6e" name="aa189db1b04251f69fe7da98b6c256e6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa189db1b04251f69fe7da98b6c256e6e">&#9670;&#160;</a></span>ROSC_FREQA_DS0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb03024ac17ac1753200152d2c5fa7b3" name="abb03024ac17ac1753200152d2c5fa7b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb03024ac17ac1753200152d2c5fa7b3">&#9670;&#160;</a></span>ROSC_FREQA_DS0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000007)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f761d37fffc22f002fab23c18af5793" name="a9f761d37fffc22f002fab23c18af5793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f761d37fffc22f002fab23c18af5793">&#9670;&#160;</a></span>ROSC_FREQA_DS0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c34294c2350c94526a86e1890a3efaa" name="a2c34294c2350c94526a86e1890a3efaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c34294c2350c94526a86e1890a3efaa">&#9670;&#160;</a></span>ROSC_FREQA_DS0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bebe379e3a57e4c3d6962b3bb52d773" name="a6bebe379e3a57e4c3d6962b3bb52d773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bebe379e3a57e4c3d6962b3bb52d773">&#9670;&#160;</a></span>ROSC_FREQA_DS0_RANDOM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS0_RANDOM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab08eb9e6e2a68092e8d065313e8b4ed4" name="ab08eb9e6e2a68092e8d065313e8b4ed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab08eb9e6e2a68092e8d065313e8b4ed4">&#9670;&#160;</a></span>ROSC_FREQA_DS0_RANDOM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS0_RANDOM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59cca34a3aaa35aa29478e0a296ede4b" name="a59cca34a3aaa35aa29478e0a296ede4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59cca34a3aaa35aa29478e0a296ede4b">&#9670;&#160;</a></span>ROSC_FREQA_DS0_RANDOM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS0_RANDOM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac00eee381e111bca97de16d7eb10763b" name="ac00eee381e111bca97de16d7eb10763b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00eee381e111bca97de16d7eb10763b">&#9670;&#160;</a></span>ROSC_FREQA_DS0_RANDOM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS0_RANDOM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bf6613dc343a42455ef0f2c44f0e547" name="a4bf6613dc343a42455ef0f2c44f0e547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bf6613dc343a42455ef0f2c44f0e547">&#9670;&#160;</a></span>ROSC_FREQA_DS0_RANDOM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS0_RANDOM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd868ce6bf7b3368aa7a31fce2bb64f5" name="acd868ce6bf7b3368aa7a31fce2bb64f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd868ce6bf7b3368aa7a31fce2bb64f5">&#9670;&#160;</a></span>ROSC_FREQA_DS0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac20d7ba0218b5abd9da6fa6c2a008b65" name="ac20d7ba0218b5abd9da6fa6c2a008b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac20d7ba0218b5abd9da6fa6c2a008b65">&#9670;&#160;</a></span>ROSC_FREQA_DS1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79cefd04d9d9837c0713430a25103368" name="a79cefd04d9d9837c0713430a25103368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79cefd04d9d9837c0713430a25103368">&#9670;&#160;</a></span>ROSC_FREQA_DS1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000070)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a443117a00f3e7124fb647700fcc97814" name="a443117a00f3e7124fb647700fcc97814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a443117a00f3e7124fb647700fcc97814">&#9670;&#160;</a></span>ROSC_FREQA_DS1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1781e6737fb561abb8af323de444e4ae" name="a1781e6737fb561abb8af323de444e4ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1781e6737fb561abb8af323de444e4ae">&#9670;&#160;</a></span>ROSC_FREQA_DS1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af78f23570dcf181cf9c42923234c7fdb" name="af78f23570dcf181cf9c42923234c7fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af78f23570dcf181cf9c42923234c7fdb">&#9670;&#160;</a></span>ROSC_FREQA_DS1_RANDOM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS1_RANDOM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8afd5b101134200f353c6b4061622e8" name="aa8afd5b101134200f353c6b4061622e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8afd5b101134200f353c6b4061622e8">&#9670;&#160;</a></span>ROSC_FREQA_DS1_RANDOM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS1_RANDOM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7118856def4a9295feaabcafd8f8b1e5" name="a7118856def4a9295feaabcafd8f8b1e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7118856def4a9295feaabcafd8f8b1e5">&#9670;&#160;</a></span>ROSC_FREQA_DS1_RANDOM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS1_RANDOM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a364436eda04592c57c924129aba1dd44" name="a364436eda04592c57c924129aba1dd44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a364436eda04592c57c924129aba1dd44">&#9670;&#160;</a></span>ROSC_FREQA_DS1_RANDOM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS1_RANDOM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38fcf90254e0655763e7612accb6a044" name="a38fcf90254e0655763e7612accb6a044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38fcf90254e0655763e7612accb6a044">&#9670;&#160;</a></span>ROSC_FREQA_DS1_RANDOM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS1_RANDOM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1414b581b2083b551903eae3607f262" name="aa1414b581b2083b551903eae3607f262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1414b581b2083b551903eae3607f262">&#9670;&#160;</a></span>ROSC_FREQA_DS1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a328bc6247e74f712fe5d30f8dd1cf254" name="a328bc6247e74f712fe5d30f8dd1cf254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a328bc6247e74f712fe5d30f8dd1cf254">&#9670;&#160;</a></span>ROSC_FREQA_DS2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08e54ae6a98200e26d9da0f165ac6c9c" name="a08e54ae6a98200e26d9da0f165ac6c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08e54ae6a98200e26d9da0f165ac6c9c">&#9670;&#160;</a></span>ROSC_FREQA_DS2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000700)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab83fb7721c1b25646a95dd0d3787914b" name="ab83fb7721c1b25646a95dd0d3787914b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab83fb7721c1b25646a95dd0d3787914b">&#9670;&#160;</a></span>ROSC_FREQA_DS2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affe19feceeec99bfdfc7425dadf455f6" name="affe19feceeec99bfdfc7425dadf455f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe19feceeec99bfdfc7425dadf455f6">&#9670;&#160;</a></span>ROSC_FREQA_DS2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a917128ddee1b5713c890912050134e6c" name="a917128ddee1b5713c890912050134e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a917128ddee1b5713c890912050134e6c">&#9670;&#160;</a></span>ROSC_FREQA_DS2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d3d944e7c2740a5d2d8ec07024a802f" name="a3d3d944e7c2740a5d2d8ec07024a802f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d3d944e7c2740a5d2d8ec07024a802f">&#9670;&#160;</a></span>ROSC_FREQA_DS3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS3_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a559b4ba027c5fed58f735a5fe796076f" name="a559b4ba027c5fed58f735a5fe796076f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a559b4ba027c5fed58f735a5fe796076f">&#9670;&#160;</a></span>ROSC_FREQA_DS3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a992173a867cdca274d5dd8cb0b10e78c" name="a992173a867cdca274d5dd8cb0b10e78c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a992173a867cdca274d5dd8cb0b10e78c">&#9670;&#160;</a></span>ROSC_FREQA_DS3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96ee2e383335a65f0faa68d22ab987f5" name="a96ee2e383335a65f0faa68d22ab987f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96ee2e383335a65f0faa68d22ab987f5">&#9670;&#160;</a></span>ROSC_FREQA_DS3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c8fc01225eb28b5b1c5065ca0d317f1" name="a0c8fc01225eb28b5b1c5065ca0d317f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c8fc01225eb28b5b1c5065ca0d317f1">&#9670;&#160;</a></span>ROSC_FREQA_DS3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_DS3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab053966822a8d5e67e0bc53406e5c6f9" name="ab053966822a8d5e67e0bc53406e5c6f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab053966822a8d5e67e0bc53406e5c6f9">&#9670;&#160;</a></span>ROSC_FREQA_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ab5f035fd4d050365b8fa5a820f46ee" name="a2ab5f035fd4d050365b8fa5a820f46ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ab5f035fd4d050365b8fa5a820f46ee">&#9670;&#160;</a></span>ROSC_FREQA_PASSWD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_PASSWD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8891a3814de6a673b131207e634b015c" name="a8891a3814de6a673b131207e634b015c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8891a3814de6a673b131207e634b015c">&#9670;&#160;</a></span>ROSC_FREQA_PASSWD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_PASSWD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39fffea4cf1e78dfd851e841f38540cf" name="a39fffea4cf1e78dfd851e841f38540cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39fffea4cf1e78dfd851e841f38540cf">&#9670;&#160;</a></span>ROSC_FREQA_PASSWD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_PASSWD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af38a9f208a3c8654dd0938892f86f4bb" name="af38a9f208a3c8654dd0938892f86f4bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af38a9f208a3c8654dd0938892f86f4bb">&#9670;&#160;</a></span>ROSC_FREQA_PASSWD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_PASSWD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24c16ef47ff449065a30a12de700150f" name="a24c16ef47ff449065a30a12de700150f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c16ef47ff449065a30a12de700150f">&#9670;&#160;</a></span>ROSC_FREQA_PASSWD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_PASSWD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbbd298ba385e3583e7ab191cbf05dc3" name="abbbd298ba385e3583e7ab191cbf05dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbbd298ba385e3583e7ab191cbf05dc3">&#9670;&#160;</a></span>ROSC_FREQA_PASSWD_VALUE_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_PASSWD_VALUE_PASS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x9696)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a324366cd9db1629f8dfadee8675f363c" name="a324366cd9db1629f8dfadee8675f363c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a324366cd9db1629f8dfadee8675f363c">&#9670;&#160;</a></span>ROSC_FREQA_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQA_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000088)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48b477b3897435bece3e4fdf343cc22c" name="a48b477b3897435bece3e4fdf343cc22c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48b477b3897435bece3e4fdf343cc22c">&#9670;&#160;</a></span>ROSC_FREQB_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff7777)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08493d7b17089c1d2ccb23d73029ce57" name="a08493d7b17089c1d2ccb23d73029ce57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08493d7b17089c1d2ccb23d73029ce57">&#9670;&#160;</a></span>ROSC_FREQB_DS4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS4_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0e3c336628be85ec51abeeb89ec6c38" name="ae0e3c336628be85ec51abeeb89ec6c38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0e3c336628be85ec51abeeb89ec6c38">&#9670;&#160;</a></span>ROSC_FREQB_DS4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000007)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedb11a5c92350bfe444bb08ba8f274f2" name="aedb11a5c92350bfe444bb08ba8f274f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedb11a5c92350bfe444bb08ba8f274f2">&#9670;&#160;</a></span>ROSC_FREQB_DS4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75ade362ea80316db3d32c5a1b754eda" name="a75ade362ea80316db3d32c5a1b754eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ade362ea80316db3d32c5a1b754eda">&#9670;&#160;</a></span>ROSC_FREQB_DS4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5378b73e85ed470c6a6691d2a206e7d1" name="a5378b73e85ed470c6a6691d2a206e7d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5378b73e85ed470c6a6691d2a206e7d1">&#9670;&#160;</a></span>ROSC_FREQB_DS4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf52b801cb1a864609b11619137505cf" name="aaf52b801cb1a864609b11619137505cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf52b801cb1a864609b11619137505cf">&#9670;&#160;</a></span>ROSC_FREQB_DS5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS5_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa291fcf6eb37e09e9670a9bf0623eab1" name="aa291fcf6eb37e09e9670a9bf0623eab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa291fcf6eb37e09e9670a9bf0623eab1">&#9670;&#160;</a></span>ROSC_FREQB_DS5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000070)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace91536e19d0cf7228de65d3b0acf083" name="ace91536e19d0cf7228de65d3b0acf083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace91536e19d0cf7228de65d3b0acf083">&#9670;&#160;</a></span>ROSC_FREQB_DS5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff55d0a2967a642da20e9b3113bb27a5" name="aff55d0a2967a642da20e9b3113bb27a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff55d0a2967a642da20e9b3113bb27a5">&#9670;&#160;</a></span>ROSC_FREQB_DS5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1b4a74cf9fc37699576eff117097e16" name="af1b4a74cf9fc37699576eff117097e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1b4a74cf9fc37699576eff117097e16">&#9670;&#160;</a></span>ROSC_FREQB_DS5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca9f58b77a3094af280771fa51302594" name="aca9f58b77a3094af280771fa51302594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca9f58b77a3094af280771fa51302594">&#9670;&#160;</a></span>ROSC_FREQB_DS6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS6_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ddf5cee5a9c632e6315480c46c2ca1e" name="a2ddf5cee5a9c632e6315480c46c2ca1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ddf5cee5a9c632e6315480c46c2ca1e">&#9670;&#160;</a></span>ROSC_FREQB_DS6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000700)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4ad7689865b960112e637bb465e692d" name="ab4ad7689865b960112e637bb465e692d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4ad7689865b960112e637bb465e692d">&#9670;&#160;</a></span>ROSC_FREQB_DS6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a436086697b8e8dd4e961669c6c7bb0ff" name="a436086697b8e8dd4e961669c6c7bb0ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436086697b8e8dd4e961669c6c7bb0ff">&#9670;&#160;</a></span>ROSC_FREQB_DS6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3c69a0c46111eefe5304277297037cd" name="af3c69a0c46111eefe5304277297037cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3c69a0c46111eefe5304277297037cd">&#9670;&#160;</a></span>ROSC_FREQB_DS6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29178199de5040000d2ee741c2c5656d" name="a29178199de5040000d2ee741c2c5656d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29178199de5040000d2ee741c2c5656d">&#9670;&#160;</a></span>ROSC_FREQB_DS7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS7_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17c4b75bca22f84e033880a3abb0e9ad" name="a17c4b75bca22f84e033880a3abb0e9ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17c4b75bca22f84e033880a3abb0e9ad">&#9670;&#160;</a></span>ROSC_FREQB_DS7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cabf5f0e90bdc88e606b5ac6d96a459" name="a9cabf5f0e90bdc88e606b5ac6d96a459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cabf5f0e90bdc88e606b5ac6d96a459">&#9670;&#160;</a></span>ROSC_FREQB_DS7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66bccfc56172f67b62e8cb4c697c2a60" name="a66bccfc56172f67b62e8cb4c697c2a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66bccfc56172f67b62e8cb4c697c2a60">&#9670;&#160;</a></span>ROSC_FREQB_DS7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac44c42603ccdcd34126e94cec87aa285" name="ac44c42603ccdcd34126e94cec87aa285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac44c42603ccdcd34126e94cec87aa285">&#9670;&#160;</a></span>ROSC_FREQB_DS7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_DS7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a949138ed1effa3378053f1b9a8572d4b" name="a949138ed1effa3378053f1b9a8572d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a949138ed1effa3378053f1b9a8572d4b">&#9670;&#160;</a></span>ROSC_FREQB_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab66f312591fa1014b3cb838b9940eb0d" name="ab66f312591fa1014b3cb838b9940eb0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab66f312591fa1014b3cb838b9940eb0d">&#9670;&#160;</a></span>ROSC_FREQB_PASSWD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_PASSWD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a629e88b05734dc53dda302f44bd0e441" name="a629e88b05734dc53dda302f44bd0e441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a629e88b05734dc53dda302f44bd0e441">&#9670;&#160;</a></span>ROSC_FREQB_PASSWD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_PASSWD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0420d857522ccfde9b35e13b560aafda" name="a0420d857522ccfde9b35e13b560aafda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0420d857522ccfde9b35e13b560aafda">&#9670;&#160;</a></span>ROSC_FREQB_PASSWD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_PASSWD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8245c175ce9fe71b057e509e21d03e81" name="a8245c175ce9fe71b057e509e21d03e81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8245c175ce9fe71b057e509e21d03e81">&#9670;&#160;</a></span>ROSC_FREQB_PASSWD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_PASSWD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f5dfdbff95911eab5e5fd27430df8ff" name="a2f5dfdbff95911eab5e5fd27430df8ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5dfdbff95911eab5e5fd27430df8ff">&#9670;&#160;</a></span>ROSC_FREQB_PASSWD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_PASSWD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8a6133721cbd223da5029269c9fc3c5" name="ad8a6133721cbd223da5029269c9fc3c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8a6133721cbd223da5029269c9fc3c5">&#9670;&#160;</a></span>ROSC_FREQB_PASSWD_VALUE_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_PASSWD_VALUE_PASS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x9696)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2922c5956a6336b11c49bff156355d9c" name="a2922c5956a6336b11c49bff156355d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2922c5956a6336b11c49bff156355d9c">&#9670;&#160;</a></span>ROSC_FREQB_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_FREQB_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1bb47a37c3ba7f88023bd54117013c9" name="ab1bb47a37c3ba7f88023bd54117013c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1bb47a37c3ba7f88023bd54117013c9">&#9670;&#160;</a></span>ROSC_PHASE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a999dab7c8dab8868bc72f244920276d4" name="a999dab7c8dab8868bc72f244920276d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a999dab7c8dab8868bc72f244920276d4">&#9670;&#160;</a></span>ROSC_PHASE_ENABLE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_ENABLE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2aca262bcb03dc0436dede490cfdbbea" name="a2aca262bcb03dc0436dede490cfdbbea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aca262bcb03dc0436dede490cfdbbea">&#9670;&#160;</a></span>ROSC_PHASE_ENABLE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_ENABLE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25f300e1a9359d057009809f63464257" name="a25f300e1a9359d057009809f63464257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25f300e1a9359d057009809f63464257">&#9670;&#160;</a></span>ROSC_PHASE_ENABLE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_ENABLE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf6d439576ea2463c4154e540bb5e5fb" name="aaf6d439576ea2463c4154e540bb5e5fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf6d439576ea2463c4154e540bb5e5fb">&#9670;&#160;</a></span>ROSC_PHASE_ENABLE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_ENABLE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cf2d6772316aa780b16a68a7b7d49de" name="a7cf2d6772316aa780b16a68a7b7d49de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cf2d6772316aa780b16a68a7b7d49de">&#9670;&#160;</a></span>ROSC_PHASE_ENABLE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_ENABLE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ec8f61ed128e0130f46054564901a3f" name="a1ec8f61ed128e0130f46054564901a3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec8f61ed128e0130f46054564901a3f">&#9670;&#160;</a></span>ROSC_PHASE_FLIP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_FLIP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07f3aa002bdf22413be56a29335bc874" name="a07f3aa002bdf22413be56a29335bc874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07f3aa002bdf22413be56a29335bc874">&#9670;&#160;</a></span>ROSC_PHASE_FLIP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_FLIP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01d69adcdb916d51e7a049fe36582911" name="a01d69adcdb916d51e7a049fe36582911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01d69adcdb916d51e7a049fe36582911">&#9670;&#160;</a></span>ROSC_PHASE_FLIP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_FLIP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ab0c3222180119d6768bfdb606a1c39" name="a0ab0c3222180119d6768bfdb606a1c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ab0c3222180119d6768bfdb606a1c39">&#9670;&#160;</a></span>ROSC_PHASE_FLIP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_FLIP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72ff85f4647a2b1633fc3ea2d69ebf46" name="a72ff85f4647a2b1633fc3ea2d69ebf46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72ff85f4647a2b1633fc3ea2d69ebf46">&#9670;&#160;</a></span>ROSC_PHASE_FLIP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_FLIP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7229c96de0fbfc475cd320e4b4cc6eab" name="a7229c96de0fbfc475cd320e4b4cc6eab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7229c96de0fbfc475cd320e4b4cc6eab">&#9670;&#160;</a></span>ROSC_PHASE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a241685b68e06e0d6bfc07686754048f4" name="a241685b68e06e0d6bfc07686754048f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a241685b68e06e0d6bfc07686754048f4">&#9670;&#160;</a></span>ROSC_PHASE_PASSWD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_PASSWD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f29a2936ffec733a0ce4f5736d7e784" name="a1f29a2936ffec733a0ce4f5736d7e784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f29a2936ffec733a0ce4f5736d7e784">&#9670;&#160;</a></span>ROSC_PHASE_PASSWD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_PASSWD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ba5919e50c25538689464f049828192" name="a3ba5919e50c25538689464f049828192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ba5919e50c25538689464f049828192">&#9670;&#160;</a></span>ROSC_PHASE_PASSWD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_PASSWD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9b36b20bd20ed5af7d18a5254703c5d" name="aa9b36b20bd20ed5af7d18a5254703c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9b36b20bd20ed5af7d18a5254703c5d">&#9670;&#160;</a></span>ROSC_PHASE_PASSWD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_PASSWD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90e77ba06a162807a8053fcedf9d3874" name="a90e77ba06a162807a8053fcedf9d3874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90e77ba06a162807a8053fcedf9d3874">&#9670;&#160;</a></span>ROSC_PHASE_PASSWD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_PASSWD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a4b95acb87d4ecda4caa23b45da7bb8" name="a6a4b95acb87d4ecda4caa23b45da7bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a4b95acb87d4ecda4caa23b45da7bb8">&#9670;&#160;</a></span>ROSC_PHASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ce2bacfa358ca9fb7a472fd8bba8e35" name="a1ce2bacfa358ca9fb7a472fd8bba8e35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ce2bacfa358ca9fb7a472fd8bba8e35">&#9670;&#160;</a></span>ROSC_PHASE_SHIFT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_SHIFT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac24439aa0ed79f4892f5a1d0c0b0afc3" name="ac24439aa0ed79f4892f5a1d0c0b0afc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac24439aa0ed79f4892f5a1d0c0b0afc3">&#9670;&#160;</a></span>ROSC_PHASE_SHIFT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_SHIFT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b68f3f4a3e9f95524a1b50db79bda8e" name="a7b68f3f4a3e9f95524a1b50db79bda8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b68f3f4a3e9f95524a1b50db79bda8e">&#9670;&#160;</a></span>ROSC_PHASE_SHIFT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_SHIFT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99410cd118acca4534a1c1482a42e116" name="a99410cd118acca4534a1c1482a42e116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99410cd118acca4534a1c1482a42e116">&#9670;&#160;</a></span>ROSC_PHASE_SHIFT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_SHIFT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52c5e51dc477ad8672b778f7e14b2a56" name="a52c5e51dc477ad8672b778f7e14b2a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52c5e51dc477ad8672b778f7e14b2a56">&#9670;&#160;</a></span>ROSC_PHASE_SHIFT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_PHASE_SHIFT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d06da04d4a29bd8b3470ab62abca92d" name="a1d06da04d4a29bd8b3470ab62abca92d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d06da04d4a29bd8b3470ab62abca92d">&#9670;&#160;</a></span>ROSC_RANDOM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_RANDOM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebb1e90daefb2e4e6ec59a9b3290c66d" name="aebb1e90daefb2e4e6ec59a9b3290c66d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebb1e90daefb2e4e6ec59a9b3290c66d">&#9670;&#160;</a></span>ROSC_RANDOM_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_RANDOM_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a995c1cfa887ba6a3acb4f3eeeea0927e" name="a995c1cfa887ba6a3acb4f3eeeea0927e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a995c1cfa887ba6a3acb4f3eeeea0927e">&#9670;&#160;</a></span>ROSC_RANDOM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_RANDOM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f04b16d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa36b9c39dcc7d8688ce4a9edd627721b" name="aa36b9c39dcc7d8688ce4a9edd627721b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa36b9c39dcc7d8688ce4a9edd627721b">&#9670;&#160;</a></span>ROSC_RANDOM_SEED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_RANDOM_SEED_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd46e6d3a89b025683ee3ddeecf1e5cd" name="afd46e6d3a89b025683ee3ddeecf1e5cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd46e6d3a89b025683ee3ddeecf1e5cd">&#9670;&#160;</a></span>ROSC_RANDOM_SEED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_RANDOM_SEED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e3e09a64ef2d90147fd2cc2f3380846" name="a0e3e09a64ef2d90147fd2cc2f3380846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e3e09a64ef2d90147fd2cc2f3380846">&#9670;&#160;</a></span>ROSC_RANDOM_SEED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_RANDOM_SEED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf184f01f6e054508df02f02b16d4a2f" name="abf184f01f6e054508df02f02b16d4a2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf184f01f6e054508df02f02b16d4a2f">&#9670;&#160;</a></span>ROSC_RANDOM_SEED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_RANDOM_SEED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a218c4b628ee03df28873f05401c77b0e" name="a218c4b628ee03df28873f05401c77b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a218c4b628ee03df28873f05401c77b0e">&#9670;&#160;</a></span>ROSC_RANDOM_SEED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_RANDOM_SEED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f04b16d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04fab138cf01625648c580ed682f6e75" name="a04fab138cf01625648c580ed682f6e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04fab138cf01625648c580ed682f6e75">&#9670;&#160;</a></span>ROSC_RANDOMBIT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_RANDOMBIT_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40b6b6c47f8e9c9d8d5b4e2841c12882" name="a40b6b6c47f8e9c9d8d5b4e2841c12882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40b6b6c47f8e9c9d8d5b4e2841c12882">&#9670;&#160;</a></span>ROSC_RANDOMBIT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_RANDOMBIT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86e4404980af046b5190faf37268b251" name="a86e4404980af046b5190faf37268b251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86e4404980af046b5190faf37268b251">&#9670;&#160;</a></span>ROSC_RANDOMBIT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_RANDOMBIT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3a153a25a66ef8264944bec59945c63" name="ab3a153a25a66ef8264944bec59945c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3a153a25a66ef8264944bec59945c63">&#9670;&#160;</a></span>ROSC_RANDOMBIT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_RANDOMBIT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace2aedf8b662efb12f23ba8c3fbfdc9a" name="ace2aedf8b662efb12f23ba8c3fbfdc9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace2aedf8b662efb12f23ba8c3fbfdc9a">&#9670;&#160;</a></span>ROSC_RANDOMBIT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_RANDOMBIT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafcf4b0e1e3e7fddf908434812924e13" name="aafcf4b0e1e3e7fddf908434812924e13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafcf4b0e1e3e7fddf908434812924e13">&#9670;&#160;</a></span>ROSC_RANDOMBIT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_RANDOMBIT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9742c1776d09c7ab3e00250b903c1aa" name="ad9742c1776d09c7ab3e00250b903c1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9742c1776d09c7ab3e00250b903c1aa">&#9670;&#160;</a></span>ROSC_STATUS_BADWRITE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_BADWRITE_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a101ad3b300ff492fb64ae1eacec79e7b" name="a101ad3b300ff492fb64ae1eacec79e7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a101ad3b300ff492fb64ae1eacec79e7b">&#9670;&#160;</a></span>ROSC_STATUS_BADWRITE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_BADWRITE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31c48c3ff0d8a0aa64ca66a580628279" name="a31c48c3ff0d8a0aa64ca66a580628279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31c48c3ff0d8a0aa64ca66a580628279">&#9670;&#160;</a></span>ROSC_STATUS_BADWRITE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_BADWRITE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af96bc3db03e2dafce93063b0f819390f" name="af96bc3db03e2dafce93063b0f819390f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af96bc3db03e2dafce93063b0f819390f">&#9670;&#160;</a></span>ROSC_STATUS_BADWRITE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_BADWRITE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ef6b4435b8eabeb8d5e7418cdf5ef66" name="a9ef6b4435b8eabeb8d5e7418cdf5ef66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ef6b4435b8eabeb8d5e7418cdf5ef66">&#9670;&#160;</a></span>ROSC_STATUS_BADWRITE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_BADWRITE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab038c183a35bb95e7bf3780ec2ec0b83" name="ab038c183a35bb95e7bf3780ec2ec0b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab038c183a35bb95e7bf3780ec2ec0b83">&#9670;&#160;</a></span>ROSC_STATUS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x81011000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6308768601d63452a7d9953469c8e771" name="a6308768601d63452a7d9953469c8e771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6308768601d63452a7d9953469c8e771">&#9670;&#160;</a></span>ROSC_STATUS_DIV_RUNNING_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_DIV_RUNNING_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a283ffc52508b4d0e576be6aa9afae0f1" name="a283ffc52508b4d0e576be6aa9afae0f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a283ffc52508b4d0e576be6aa9afae0f1">&#9670;&#160;</a></span>ROSC_STATUS_DIV_RUNNING_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_DIV_RUNNING_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a199ebf64a780e478957d70d490a42090" name="a199ebf64a780e478957d70d490a42090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a199ebf64a780e478957d70d490a42090">&#9670;&#160;</a></span>ROSC_STATUS_DIV_RUNNING_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_DIV_RUNNING_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f825eebc5d0647f18d6c8dd7513528a" name="a4f825eebc5d0647f18d6c8dd7513528a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f825eebc5d0647f18d6c8dd7513528a">&#9670;&#160;</a></span>ROSC_STATUS_DIV_RUNNING_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_DIV_RUNNING_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54a6a56a8a2abea306953a1ee1af0120" name="a54a6a56a8a2abea306953a1ee1af0120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54a6a56a8a2abea306953a1ee1af0120">&#9670;&#160;</a></span>ROSC_STATUS_DIV_RUNNING_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_DIV_RUNNING_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a59c8edfedf95f00566f54ace3457b5" name="a5a59c8edfedf95f00566f54ace3457b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a59c8edfedf95f00566f54ace3457b5">&#9670;&#160;</a></span>ROSC_STATUS_ENABLED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_ENABLED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a959202e8bf6b26ec4ad6550d58eb0327" name="a959202e8bf6b26ec4ad6550d58eb0327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a959202e8bf6b26ec4ad6550d58eb0327">&#9670;&#160;</a></span>ROSC_STATUS_ENABLED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_ENABLED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7cd28eedc430d3300ab8c92234336c5" name="ad7cd28eedc430d3300ab8c92234336c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7cd28eedc430d3300ab8c92234336c5">&#9670;&#160;</a></span>ROSC_STATUS_ENABLED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_ENABLED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6275fa60655bfe1dad9d6f3d239e12e9" name="a6275fa60655bfe1dad9d6f3d239e12e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6275fa60655bfe1dad9d6f3d239e12e9">&#9670;&#160;</a></span>ROSC_STATUS_ENABLED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_ENABLED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5dbb48694f9c4c05f6af782bb3b3cfa" name="ac5dbb48694f9c4c05f6af782bb3b3cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5dbb48694f9c4c05f6af782bb3b3cfa">&#9670;&#160;</a></span>ROSC_STATUS_ENABLED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_ENABLED_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76e875bad1d8fd2e82d9ce6b638cf1bb" name="a76e875bad1d8fd2e82d9ce6b638cf1bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76e875bad1d8fd2e82d9ce6b638cf1bb">&#9670;&#160;</a></span>ROSC_STATUS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af520f2e555e04705807457e300a0bd0d" name="af520f2e555e04705807457e300a0bd0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af520f2e555e04705807457e300a0bd0d">&#9670;&#160;</a></span>ROSC_STATUS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afea244470f744bd2bbabf4c13a6ff4e4" name="afea244470f744bd2bbabf4c13a6ff4e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afea244470f744bd2bbabf4c13a6ff4e4">&#9670;&#160;</a></span>ROSC_STATUS_STABLE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_STABLE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a580da44b9dd0c263d631f783e535261a" name="a580da44b9dd0c263d631f783e535261a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a580da44b9dd0c263d631f783e535261a">&#9670;&#160;</a></span>ROSC_STATUS_STABLE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_STABLE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6c18670d5a824f1c3655e72f349e140" name="ab6c18670d5a824f1c3655e72f349e140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c18670d5a824f1c3655e72f349e140">&#9670;&#160;</a></span>ROSC_STATUS_STABLE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_STABLE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d76772d231b1c427a28dd0f0e43b6aa" name="a9d76772d231b1c427a28dd0f0e43b6aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d76772d231b1c427a28dd0f0e43b6aa">&#9670;&#160;</a></span>ROSC_STATUS_STABLE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_STABLE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae89d68416d5f87dd292a3666ab82d8e" name="aae89d68416d5f87dd292a3666ab82d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae89d68416d5f87dd292a3666ab82d8e">&#9670;&#160;</a></span>ROSC_STATUS_STABLE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ROSC_STATUS_STABLE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html">rosc.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
