Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o F:/COLAB/computer_org/lab5_Board/Top_tb_isim_beh.exe -prj F:/COLAB/computer_org/lab5_Board/Top_tb_beh.prj work.Top_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/COLAB/computer_org/lab5_Board/signext.v" into library work
Analyzing Verilog file "F:/COLAB/computer_org/lab5_Board/register.v" into library work
Analyzing Verilog file "F:/COLAB/computer_org/lab5_Board/data_memory.v" into library work
Analyzing Verilog file "F:/COLAB/computer_org/lab5_Board/Ctr.v" into library work
Analyzing Verilog file "F:/COLAB/computer_org/lab5_Board/aluCtrOut.v" into library work
Analyzing Verilog file "F:/COLAB/computer_org/lab5_Board/Alu.v" into library work
Analyzing Verilog file "F:/COLAB/computer_org/lab5_Board/Top.v" into library work
Analyzing Verilog file "F:/COLAB/computer_org/lab5_Board/Top_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Ctr
Compiling module aluCtrOut
Compiling module Alu
Compiling module register
Compiling module data_memory
Compiling module signext
Compiling module Top
Compiling module Top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable F:/COLAB/computer_org/lab5_Board/Top_tb_isim_beh.exe
Fuse Memory Usage: 27596 KB
Fuse CPU Usage: 1890 ms
