
Raffaele_in_lab.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df7c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001418  0800e10c  0800e10c  0001e10c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f524  0800f524  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  0800f524  0800f524  0001f524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f52c  0800f52c  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f52c  0800f52c  0001f52c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f530  0800f530  0001f530  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800f534  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000119c  2000007c  0800f5b0  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001218  0800f5b0  00021218  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00036ecc  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e0f  00000000  00000000  00056f78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002df0  00000000  00000000  0005bd88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002c18  00000000  00000000  0005eb78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c517  00000000  00000000  00061790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002d448  00000000  00000000  0008dca7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010aad5  00000000  00000000  000bb0ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001c5bc4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000d4bc  00000000  00000000  001c5c14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e0f4 	.word	0x0800e0f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	0800e0f4 	.word	0x0800e0f4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <sendPacket>:
/*-----------------------------------------------------------*/

static int32_t sendPacket( MQTTContext_t * pContext,
                           const uint8_t * pBufferToSend,
                           size_t bytesToSend )
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b08c      	sub	sp, #48	; 0x30
 8000588:	af00      	add	r7, sp, #0
 800058a:	60f8      	str	r0, [r7, #12]
 800058c:	60b9      	str	r1, [r7, #8]
 800058e:	607a      	str	r2, [r7, #4]
    const uint8_t * pIndex = pBufferToSend;
 8000590:	68bb      	ldr	r3, [r7, #8]
 8000592:	62fb      	str	r3, [r7, #44]	; 0x2c
    size_t bytesRemaining = bytesToSend;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	62bb      	str	r3, [r7, #40]	; 0x28
    int32_t totalBytesSent = 0, bytesSent;
 8000598:	2300      	movs	r3, #0
 800059a:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t lastSendTimeMs = 0U, timeSinceLastSendMs = 0U;
 800059c:	2300      	movs	r3, #0
 800059e:	623b      	str	r3, [r7, #32]
 80005a0:	2300      	movs	r3, #0
 80005a2:	61bb      	str	r3, [r7, #24]
    bool sendError = false;
 80005a4:	2300      	movs	r3, #0
 80005a6:	77fb      	strb	r3, [r7, #31]

    assert( pContext != NULL );
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d106      	bne.n	80005bc <sendPacket+0x38>
 80005ae:	4b3f      	ldr	r3, [pc, #252]	; (80006ac <sendPacket+0x128>)
 80005b0:	4a3f      	ldr	r2, [pc, #252]	; (80006b0 <sendPacket+0x12c>)
 80005b2:	f240 215e 	movw	r1, #606	; 0x25e
 80005b6:	483f      	ldr	r0, [pc, #252]	; (80006b4 <sendPacket+0x130>)
 80005b8:	f00c fa82 	bl	800cac0 <__assert_func>
    assert( pContext->getTime != NULL );
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d106      	bne.n	80005d2 <sendPacket+0x4e>
 80005c4:	4b3c      	ldr	r3, [pc, #240]	; (80006b8 <sendPacket+0x134>)
 80005c6:	4a3a      	ldr	r2, [pc, #232]	; (80006b0 <sendPacket+0x12c>)
 80005c8:	f240 215f 	movw	r1, #607	; 0x25f
 80005cc:	4839      	ldr	r0, [pc, #228]	; (80006b4 <sendPacket+0x130>)
 80005ce:	f00c fa77 	bl	800cac0 <__assert_func>
    assert( pContext->transportInterface.send != NULL );
 80005d2:	68fb      	ldr	r3, [r7, #12]
 80005d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d106      	bne.n	80005e8 <sendPacket+0x64>
 80005da:	4b38      	ldr	r3, [pc, #224]	; (80006bc <sendPacket+0x138>)
 80005dc:	4a34      	ldr	r2, [pc, #208]	; (80006b0 <sendPacket+0x12c>)
 80005de:	f44f 7118 	mov.w	r1, #608	; 0x260
 80005e2:	4834      	ldr	r0, [pc, #208]	; (80006b4 <sendPacket+0x130>)
 80005e4:	f00c fa6c 	bl	800cac0 <__assert_func>
    assert( pIndex != NULL );
 80005e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d106      	bne.n	80005fc <sendPacket+0x78>
 80005ee:	4b34      	ldr	r3, [pc, #208]	; (80006c0 <sendPacket+0x13c>)
 80005f0:	4a2f      	ldr	r2, [pc, #188]	; (80006b0 <sendPacket+0x12c>)
 80005f2:	f240 2161 	movw	r1, #609	; 0x261
 80005f6:	482f      	ldr	r0, [pc, #188]	; (80006b4 <sendPacket+0x130>)
 80005f8:	f00c fa62 	bl	800cac0 <__assert_func>

    bytesRemaining = bytesToSend;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Record the most recent time of successful transmission. */
    lastSendTimeMs = pContext->getTime();
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000604:	4798      	blx	r3
 8000606:	6238      	str	r0, [r7, #32]

    /* Loop until the entire packet is sent. */
    while( ( bytesRemaining > 0UL ) && ( sendError == false ) )
 8000608:	e03c      	b.n	8000684 <sendPacket+0x100>
    {
        bytesSent = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800060e:	68fa      	ldr	r2, [r7, #12]
 8000610:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8000612:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000614:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000616:	4798      	blx	r3
 8000618:	6178      	str	r0, [r7, #20]
                                                       pIndex,
                                                       bytesRemaining );

        if( bytesSent < 0 )
 800061a:	697b      	ldr	r3, [r7, #20]
 800061c:	2b00      	cmp	r3, #0
 800061e:	da04      	bge.n	800062a <sendPacket+0xa6>
        {
            LogError( ( "Transport send failed. Error code=%ld.", ( long int ) bytesSent ) );
            totalBytesSent = bytesSent;
 8000620:	697b      	ldr	r3, [r7, #20]
 8000622:	627b      	str	r3, [r7, #36]	; 0x24
            sendError = true;
 8000624:	2301      	movs	r3, #1
 8000626:	77fb      	strb	r3, [r7, #31]
 8000628:	e02c      	b.n	8000684 <sendPacket+0x100>
        }
        else if( bytesSent > 0 )
 800062a:	697b      	ldr	r3, [r7, #20]
 800062c:	2b00      	cmp	r3, #0
 800062e:	dd1b      	ble.n	8000668 <sendPacket+0xe4>
        {
            /* Record the most recent time of successful transmission. */
            lastSendTimeMs = pContext->getTime();
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000634:	4798      	blx	r3
 8000636:	6238      	str	r0, [r7, #32]

            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. To avoid a possible overflow
             * in converting bytesRemaining from unsigned to signed, this assert
             * must exist after the check for bytesSent being negative. */
            assert( ( size_t ) bytesSent <= bytesRemaining );
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800063c:	429a      	cmp	r2, r3
 800063e:	d206      	bcs.n	800064e <sendPacket+0xca>
 8000640:	4b20      	ldr	r3, [pc, #128]	; (80006c4 <sendPacket+0x140>)
 8000642:	4a1b      	ldr	r2, [pc, #108]	; (80006b0 <sendPacket+0x12c>)
 8000644:	f240 217e 	movw	r1, #638	; 0x27e
 8000648:	481a      	ldr	r0, [pc, #104]	; (80006b4 <sendPacket+0x130>)
 800064a:	f00c fa39 	bl	800cac0 <__assert_func>

            bytesRemaining -= ( size_t ) bytesSent;
 800064e:	697b      	ldr	r3, [r7, #20]
 8000650:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000652:	1ad3      	subs	r3, r2, r3
 8000654:	62bb      	str	r3, [r7, #40]	; 0x28
            totalBytesSent += bytesSent;
 8000656:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000658:	697b      	ldr	r3, [r7, #20]
 800065a:	4413      	add	r3, r2
 800065c:	627b      	str	r3, [r7, #36]	; 0x24
            pIndex += bytesSent;
 800065e:	697b      	ldr	r3, [r7, #20]
 8000660:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000662:	4413      	add	r3, r2
 8000664:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000666:	e00d      	b.n	8000684 <sendPacket+0x100>
                        ( unsigned long ) bytesRemaining ) );
        }
        else
        {
            /* No bytes were sent over the network. */
            timeSinceLastSendMs = calculateElapsedTime( pContext->getTime(), lastSendTimeMs );
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800066c:	4798      	blx	r3
 800066e:	4603      	mov	r3, r0
 8000670:	6a39      	ldr	r1, [r7, #32]
 8000672:	4618      	mov	r0, r3
 8000674:	f000 f828 	bl	80006c8 <calculateElapsedTime>
 8000678:	61b8      	str	r0, [r7, #24]

            /* Check for timeout if we have been waiting to send any data over the network. */
            if( timeSinceLastSendMs >= MQTT_SEND_RETRY_TIMEOUT_MS )
 800067a:	69bb      	ldr	r3, [r7, #24]
 800067c:	2b09      	cmp	r3, #9
 800067e:	d901      	bls.n	8000684 <sendPacket+0x100>
            {
                LogError( ( "Unable to send packet: Timed out in transport send." ) );
                sendError = true;
 8000680:	2301      	movs	r3, #1
 8000682:	77fb      	strb	r3, [r7, #31]
    while( ( bytesRemaining > 0UL ) && ( sendError == false ) )
 8000684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000686:	2b00      	cmp	r3, #0
 8000688:	d005      	beq.n	8000696 <sendPacket+0x112>
 800068a:	7ffb      	ldrb	r3, [r7, #31]
 800068c:	f083 0301 	eor.w	r3, r3, #1
 8000690:	b2db      	uxtb	r3, r3
 8000692:	2b00      	cmp	r3, #0
 8000694:	d1b9      	bne.n	800060a <sendPacket+0x86>
            }
        }
    }

    /* Update time of last transmission if the entire packet is successfully sent. */
    if( totalBytesSent > 0 )
 8000696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000698:	2b00      	cmp	r3, #0
 800069a:	dd02      	ble.n	80006a2 <sendPacket+0x11e>
    {
        pContext->lastPacketTime = lastSendTimeMs;
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	6a3a      	ldr	r2, [r7, #32]
 80006a0:	671a      	str	r2, [r3, #112]	; 0x70
        LogDebug( ( "Successfully sent packet at time %lu.",
                    ( unsigned long ) lastSendTimeMs ) );
    }

    return totalBytesSent;
 80006a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80006a4:	4618      	mov	r0, r3
 80006a6:	3730      	adds	r7, #48	; 0x30
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	0800e1bc 	.word	0x0800e1bc
 80006b0:	0800f100 	.word	0x0800f100
 80006b4:	0800e124 	.word	0x0800e124
 80006b8:	0800e1d0 	.word	0x0800e1d0
 80006bc:	0800e1ec 	.word	0x0800e1ec
 80006c0:	0800e218 	.word	0x0800e218
 80006c4:	0800e228 	.word	0x0800e228

080006c8 <calculateElapsedTime>:

/*-----------------------------------------------------------*/

static uint32_t calculateElapsedTime( uint32_t later,
                                      uint32_t start )
{
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
 80006d0:	6039      	str	r1, [r7, #0]
    return later - start;
 80006d2:	687a      	ldr	r2, [r7, #4]
 80006d4:	683b      	ldr	r3, [r7, #0]
 80006d6:	1ad3      	subs	r3, r2, r3
}
 80006d8:	4618      	mov	r0, r3
 80006da:	370c      	adds	r7, #12
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr

080006e4 <getAckFromPacketType>:

/*-----------------------------------------------------------*/

static MQTTPubAckType_t getAckFromPacketType( uint8_t packetType )
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b084      	sub	sp, #16
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	4603      	mov	r3, r0
 80006ec:	71fb      	strb	r3, [r7, #7]
    MQTTPubAckType_t ackType = MQTTPuback;
 80006ee:	2300      	movs	r3, #0
 80006f0:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	2b62      	cmp	r3, #98	; 0x62
 80006f6:	d00c      	beq.n	8000712 <getAckFromPacketType+0x2e>
 80006f8:	2b62      	cmp	r3, #98	; 0x62
 80006fa:	dc0d      	bgt.n	8000718 <getAckFromPacketType+0x34>
 80006fc:	2b40      	cmp	r3, #64	; 0x40
 80006fe:	d002      	beq.n	8000706 <getAckFromPacketType+0x22>
 8000700:	2b50      	cmp	r3, #80	; 0x50
 8000702:	d003      	beq.n	800070c <getAckFromPacketType+0x28>
 8000704:	e008      	b.n	8000718 <getAckFromPacketType+0x34>
    {
        case MQTT_PACKET_TYPE_PUBACK:
            ackType = MQTTPuback;
 8000706:	2300      	movs	r3, #0
 8000708:	73fb      	strb	r3, [r7, #15]
            break;
 800070a:	e012      	b.n	8000732 <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREC:
            ackType = MQTTPubrec;
 800070c:	2301      	movs	r3, #1
 800070e:	73fb      	strb	r3, [r7, #15]
            break;
 8000710:	e00f      	b.n	8000732 <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREL:
            ackType = MQTTPubrel;
 8000712:	2302      	movs	r3, #2
 8000714:	73fb      	strb	r3, [r7, #15]
            break;
 8000716:	e00c      	b.n	8000732 <getAckFromPacketType+0x4e>
        case MQTT_PACKET_TYPE_PUBCOMP:
        default:

            /* This function is only called after checking the type is one of
             * the above four values, so packet type must be PUBCOMP here. */
            assert( packetType == MQTT_PACKET_TYPE_PUBCOMP );
 8000718:	79fb      	ldrb	r3, [r7, #7]
 800071a:	2b70      	cmp	r3, #112	; 0x70
 800071c:	d006      	beq.n	800072c <getAckFromPacketType+0x48>
 800071e:	4b07      	ldr	r3, [pc, #28]	; (800073c <getAckFromPacketType+0x58>)
 8000720:	4a07      	ldr	r2, [pc, #28]	; (8000740 <getAckFromPacketType+0x5c>)
 8000722:	f240 21c1 	movw	r1, #705	; 0x2c1
 8000726:	4807      	ldr	r0, [pc, #28]	; (8000744 <getAckFromPacketType+0x60>)
 8000728:	f00c f9ca 	bl	800cac0 <__assert_func>
            ackType = MQTTPubcomp;
 800072c:	2303      	movs	r3, #3
 800072e:	73fb      	strb	r3, [r7, #15]
            break;
 8000730:	bf00      	nop
    }

    return ackType;
 8000732:	7bfb      	ldrb	r3, [r7, #15]
}
 8000734:	4618      	mov	r0, r3
 8000736:	3710      	adds	r7, #16
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	0800e250 	.word	0x0800e250
 8000740:	0800f10c 	.word	0x0800f10c
 8000744:	0800e124 	.word	0x0800e124

08000748 <recvExact>:

/*-----------------------------------------------------------*/

static int32_t recvExact( const MQTTContext_t * pContext,
                          size_t bytesToRecv )
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b08c      	sub	sp, #48	; 0x30
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	6039      	str	r1, [r7, #0]
    uint8_t * pIndex = NULL;
 8000752:	2300      	movs	r3, #0
 8000754:	62fb      	str	r3, [r7, #44]	; 0x2c
    size_t bytesRemaining = bytesToRecv;
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	62bb      	str	r3, [r7, #40]	; 0x28
    int32_t totalBytesRecvd = 0, bytesRecvd;
 800075a:	2300      	movs	r3, #0
 800075c:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t lastDataRecvTimeMs = 0U, timeSinceLastRecvMs = 0U;
 800075e:	2300      	movs	r3, #0
 8000760:	623b      	str	r3, [r7, #32]
 8000762:	2300      	movs	r3, #0
 8000764:	61bb      	str	r3, [r7, #24]
    TransportRecv_t recvFunc = NULL;
 8000766:	2300      	movs	r3, #0
 8000768:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800076a:	2300      	movs	r3, #0
 800076c:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800076e:	2300      	movs	r3, #0
 8000770:	77fb      	strb	r3, [r7, #31]

    assert( pContext != NULL );
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d106      	bne.n	8000786 <recvExact+0x3e>
 8000778:	4b44      	ldr	r3, [pc, #272]	; (800088c <recvExact+0x144>)
 800077a:	4a45      	ldr	r2, [pc, #276]	; (8000890 <recvExact+0x148>)
 800077c:	f240 21d6 	movw	r1, #726	; 0x2d6
 8000780:	4844      	ldr	r0, [pc, #272]	; (8000894 <recvExact+0x14c>)
 8000782:	f00c f99d 	bl	800cac0 <__assert_func>
    assert( bytesToRecv <= pContext->networkBuffer.size );
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800078a:	683a      	ldr	r2, [r7, #0]
 800078c:	429a      	cmp	r2, r3
 800078e:	d906      	bls.n	800079e <recvExact+0x56>
 8000790:	4b41      	ldr	r3, [pc, #260]	; (8000898 <recvExact+0x150>)
 8000792:	4a3f      	ldr	r2, [pc, #252]	; (8000890 <recvExact+0x148>)
 8000794:	f240 21d7 	movw	r1, #727	; 0x2d7
 8000798:	483e      	ldr	r0, [pc, #248]	; (8000894 <recvExact+0x14c>)
 800079a:	f00c f991 	bl	800cac0 <__assert_func>
    assert( pContext->getTime != NULL );
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d106      	bne.n	80007b4 <recvExact+0x6c>
 80007a6:	4b3d      	ldr	r3, [pc, #244]	; (800089c <recvExact+0x154>)
 80007a8:	4a39      	ldr	r2, [pc, #228]	; (8000890 <recvExact+0x148>)
 80007aa:	f44f 7136 	mov.w	r1, #728	; 0x2d8
 80007ae:	4839      	ldr	r0, [pc, #228]	; (8000894 <recvExact+0x14c>)
 80007b0:	f00c f986 	bl	800cac0 <__assert_func>
    assert( pContext->transportInterface.recv != NULL );
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d106      	bne.n	80007ca <recvExact+0x82>
 80007bc:	4b38      	ldr	r3, [pc, #224]	; (80008a0 <recvExact+0x158>)
 80007be:	4a34      	ldr	r2, [pc, #208]	; (8000890 <recvExact+0x148>)
 80007c0:	f240 21d9 	movw	r1, #729	; 0x2d9
 80007c4:	4833      	ldr	r0, [pc, #204]	; (8000894 <recvExact+0x14c>)
 80007c6:	f00c f97b 	bl	800cac0 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d106      	bne.n	80007e0 <recvExact+0x98>
 80007d2:	4b34      	ldr	r3, [pc, #208]	; (80008a4 <recvExact+0x15c>)
 80007d4:	4a2e      	ldr	r2, [pc, #184]	; (8000890 <recvExact+0x148>)
 80007d6:	f240 21da 	movw	r1, #730	; 0x2da
 80007da:	482e      	ldr	r0, [pc, #184]	; (8000894 <recvExact+0x14c>)
 80007dc:	f00c f970 	bl	800cac0 <__assert_func>

    pIndex = pContext->networkBuffer.pBuffer;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80007e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    recvFunc = pContext->transportInterface.recv;
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80007ea:	617b      	str	r3, [r7, #20]
    getTimeStampMs = pContext->getTime;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80007f0:	613b      	str	r3, [r7, #16]

    /* Part of the MQTT packet has been read before calling this function. */
    lastDataRecvTimeMs = getTimeStampMs();
 80007f2:	693b      	ldr	r3, [r7, #16]
 80007f4:	4798      	blx	r3
 80007f6:	6238      	str	r0, [r7, #32]

    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 80007f8:	e039      	b.n	800086e <recvExact+0x126>
    {
        bytesRecvd = recvFunc( pContext->transportInterface.pNetworkContext,
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80007fe:	697b      	ldr	r3, [r7, #20]
 8000800:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000802:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000804:	4798      	blx	r3
 8000806:	60f8      	str	r0, [r7, #12]
                               pIndex,
                               bytesRemaining );

        if( bytesRecvd < 0 )
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	2b00      	cmp	r3, #0
 800080c:	da04      	bge.n	8000818 <recvExact+0xd0>
        {
            LogError( ( "Network error while receiving packet: ReturnCode=%ld.",
                        ( long int ) bytesRecvd ) );
            totalBytesRecvd = bytesRecvd;
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	627b      	str	r3, [r7, #36]	; 0x24
            receiveError = true;
 8000812:	2301      	movs	r3, #1
 8000814:	77fb      	strb	r3, [r7, #31]
 8000816:	e02a      	b.n	800086e <recvExact+0x126>
        }
        else if( bytesRecvd > 0 )
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	2b00      	cmp	r3, #0
 800081c:	dd1a      	ble.n	8000854 <recvExact+0x10c>
        {
            /* Reset the starting time as we have received some data from the network. */
            lastDataRecvTimeMs = getTimeStampMs();
 800081e:	693b      	ldr	r3, [r7, #16]
 8000820:	4798      	blx	r3
 8000822:	6238      	str	r0, [r7, #32]
            /* It is a bug in the application's transport receive implementation
             * if more bytes than expected are received. To avoid a possible
             * overflow in converting bytesRemaining from unsigned to signed,
             * this assert must exist after the check for bytesRecvd being
             * negative. */
            assert( ( size_t ) bytesRecvd <= bytesRemaining );
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000828:	429a      	cmp	r2, r3
 800082a:	d206      	bcs.n	800083a <recvExact+0xf2>
 800082c:	4b1e      	ldr	r3, [pc, #120]	; (80008a8 <recvExact+0x160>)
 800082e:	4a18      	ldr	r2, [pc, #96]	; (8000890 <recvExact+0x148>)
 8000830:	f240 21fa 	movw	r1, #762	; 0x2fa
 8000834:	4817      	ldr	r0, [pc, #92]	; (8000894 <recvExact+0x14c>)
 8000836:	f00c f943 	bl	800cac0 <__assert_func>

            bytesRemaining -= ( size_t ) bytesRecvd;
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800083e:	1ad3      	subs	r3, r2, r3
 8000840:	62bb      	str	r3, [r7, #40]	; 0x28
            totalBytesRecvd += ( int32_t ) bytesRecvd;
 8000842:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	4413      	add	r3, r2
 8000848:	627b      	str	r3, [r7, #36]	; 0x24
            pIndex += bytesRecvd;
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800084e:	4413      	add	r3, r2
 8000850:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000852:	e00c      	b.n	800086e <recvExact+0x126>
                        ( long int ) totalBytesRecvd ) );
        }
        else
        {
            /* No bytes were read from the network. */
            timeSinceLastRecvMs = calculateElapsedTime( getTimeStampMs(), lastDataRecvTimeMs );
 8000854:	693b      	ldr	r3, [r7, #16]
 8000856:	4798      	blx	r3
 8000858:	4603      	mov	r3, r0
 800085a:	6a39      	ldr	r1, [r7, #32]
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff ff33 	bl	80006c8 <calculateElapsedTime>
 8000862:	61b8      	str	r0, [r7, #24]

            /* Check for timeout if we have been waiting to receive any byte on the network. */
            if( timeSinceLastRecvMs >= MQTT_RECV_POLLING_TIMEOUT_MS )
 8000864:	69bb      	ldr	r3, [r7, #24]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <recvExact+0x126>
            {
                LogError( ( "Unable to receive packet: Timed out in transport recv." ) );
                receiveError = true;
 800086a:	2301      	movs	r3, #1
 800086c:	77fb      	strb	r3, [r7, #31]
    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800086e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000870:	2b00      	cmp	r3, #0
 8000872:	d005      	beq.n	8000880 <recvExact+0x138>
 8000874:	7ffb      	ldrb	r3, [r7, #31]
 8000876:	f083 0301 	eor.w	r3, r3, #1
 800087a:	b2db      	uxtb	r3, r3
 800087c:	2b00      	cmp	r3, #0
 800087e:	d1bc      	bne.n	80007fa <recvExact+0xb2>
            }
        }
    }

    return totalBytesRecvd;
 8000880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8000882:	4618      	mov	r0, r3
 8000884:	3730      	adds	r7, #48	; 0x30
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	0800e1bc 	.word	0x0800e1bc
 8000890:	0800f124 	.word	0x0800f124
 8000894:	0800e124 	.word	0x0800e124
 8000898:	0800e278 	.word	0x0800e278
 800089c:	0800e1d0 	.word	0x0800e1d0
 80008a0:	0800e2a4 	.word	0x0800e2a4
 80008a4:	0800e2d0 	.word	0x0800e2d0
 80008a8:	0800e2f8 	.word	0x0800e2f8

080008ac <discardPacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t discardPacket( const MQTTContext_t * pContext,
                                   size_t remainingLength,
                                   uint32_t timeoutMs )
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b08c      	sub	sp, #48	; 0x30
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	60f8      	str	r0, [r7, #12]
 80008b4:	60b9      	str	r1, [r7, #8]
 80008b6:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTRecvFailed;
 80008b8:	2304      	movs	r3, #4
 80008ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int32_t bytesReceived = 0;
 80008be:	2300      	movs	r3, #0
 80008c0:	61fb      	str	r3, [r7, #28]
    size_t bytesToReceive = 0U;
 80008c2:	2300      	movs	r3, #0
 80008c4:	62bb      	str	r3, [r7, #40]	; 0x28
    uint32_t totalBytesReceived = 0U, entryTimeMs = 0U, elapsedTimeMs = 0U;
 80008c6:	2300      	movs	r3, #0
 80008c8:	627b      	str	r3, [r7, #36]	; 0x24
 80008ca:	2300      	movs	r3, #0
 80008cc:	61bb      	str	r3, [r7, #24]
 80008ce:	2300      	movs	r3, #0
 80008d0:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 80008d6:	2300      	movs	r3, #0
 80008d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    assert( pContext != NULL );
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d106      	bne.n	80008f0 <discardPacket+0x44>
 80008e2:	4b2f      	ldr	r3, [pc, #188]	; (80009a0 <discardPacket+0xf4>)
 80008e4:	4a2f      	ldr	r2, [pc, #188]	; (80009a4 <discardPacket+0xf8>)
 80008e6:	f240 3122 	movw	r1, #802	; 0x322
 80008ea:	482f      	ldr	r0, [pc, #188]	; (80009a8 <discardPacket+0xfc>)
 80008ec:	f00c f8e8 	bl	800cac0 <__assert_func>
    assert( pContext->getTime != NULL );
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d106      	bne.n	8000906 <discardPacket+0x5a>
 80008f8:	4b2c      	ldr	r3, [pc, #176]	; (80009ac <discardPacket+0x100>)
 80008fa:	4a2a      	ldr	r2, [pc, #168]	; (80009a4 <discardPacket+0xf8>)
 80008fc:	f240 3123 	movw	r1, #803	; 0x323
 8000900:	4829      	ldr	r0, [pc, #164]	; (80009a8 <discardPacket+0xfc>)
 8000902:	f00c f8dd 	bl	800cac0 <__assert_func>

    bytesToReceive = pContext->networkBuffer.size;
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800090a:	62bb      	str	r3, [r7, #40]	; 0x28
    getTimeStampMs = pContext->getTime;
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000910:	613b      	str	r3, [r7, #16]

    entryTimeMs = getTimeStampMs();
 8000912:	693b      	ldr	r3, [r7, #16]
 8000914:	4798      	blx	r3
 8000916:	61b8      	str	r0, [r7, #24]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 8000918:	e029      	b.n	800096e <discardPacket+0xc2>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800091a:	68ba      	ldr	r2, [r7, #8]
 800091c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800091e:	1ad3      	subs	r3, r2, r3
 8000920:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000922:	429a      	cmp	r2, r3
 8000924:	d903      	bls.n	800092e <discardPacket+0x82>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 8000926:	68ba      	ldr	r2, [r7, #8]
 8000928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800092a:	1ad3      	subs	r3, r2, r3
 800092c:	62bb      	str	r3, [r7, #40]	; 0x28
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800092e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000930:	68f8      	ldr	r0, [r7, #12]
 8000932:	f7ff ff09 	bl	8000748 <recvExact>
 8000936:	61f8      	str	r0, [r7, #28]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 8000938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800093a:	69fa      	ldr	r2, [r7, #28]
 800093c:	429a      	cmp	r2, r3
 800093e:	d003      	beq.n	8000948 <discardPacket+0x9c>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 8000940:	2301      	movs	r3, #1
 8000942:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8000946:	e012      	b.n	800096e <discardPacket+0xc2>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 8000948:	69fb      	ldr	r3, [r7, #28]
 800094a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800094c:	4413      	add	r3, r2
 800094e:	627b      	str	r3, [r7, #36]	; 0x24

            elapsedTimeMs = calculateElapsedTime( getTimeStampMs(), entryTimeMs );
 8000950:	693b      	ldr	r3, [r7, #16]
 8000952:	4798      	blx	r3
 8000954:	4603      	mov	r3, r0
 8000956:	69b9      	ldr	r1, [r7, #24]
 8000958:	4618      	mov	r0, r3
 800095a:	f7ff feb5 	bl	80006c8 <calculateElapsedTime>
 800095e:	6178      	str	r0, [r7, #20]

            /* Check for timeout. */
            if( elapsedTimeMs >= timeoutMs )
 8000960:	697a      	ldr	r2, [r7, #20]
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	429a      	cmp	r2, r3
 8000966:	d302      	bcc.n	800096e <discardPacket+0xc2>
            {
                LogError( ( "Time expired while discarding packet." ) );
                receiveError = true;
 8000968:	2301      	movs	r3, #1
 800096a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800096e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000970:	68bb      	ldr	r3, [r7, #8]
 8000972:	429a      	cmp	r2, r3
 8000974:	d206      	bcs.n	8000984 <discardPacket+0xd8>
 8000976:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800097a:	f083 0301 	eor.w	r3, r3, #1
 800097e:	b2db      	uxtb	r3, r3
 8000980:	2b00      	cmp	r3, #0
 8000982:	d1ca      	bne.n	800091a <discardPacket+0x6e>
            }
        }
    }

    if( totalBytesReceived == remainingLength )
 8000984:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000986:	68bb      	ldr	r3, [r7, #8]
 8000988:	429a      	cmp	r2, r3
 800098a:	d102      	bne.n	8000992 <discardPacket+0xe6>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800098c:	2307      	movs	r3, #7
 800098e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    return status;
 8000992:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000996:	4618      	mov	r0, r3
 8000998:	3730      	adds	r7, #48	; 0x30
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	0800e1bc 	.word	0x0800e1bc
 80009a4:	0800f130 	.word	0x0800f130
 80009a8:	0800e124 	.word	0x0800e124
 80009ac:	0800e1d0 	.word	0x0800e1d0

080009b0 <receivePacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receivePacket( const MQTTContext_t * pContext,
                                   MQTTPacketInfo_t incomingPacket,
                                   uint32_t remainingTimeMs )
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b088      	sub	sp, #32
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	60f8      	str	r0, [r7, #12]
 80009b8:	4638      	mov	r0, r7
 80009ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    MQTTStatus_t status = MQTTSuccess;
 80009be:	2300      	movs	r3, #0
 80009c0:	77fb      	strb	r3, [r7, #31]
    int32_t bytesReceived = 0;
 80009c2:	2300      	movs	r3, #0
 80009c4:	61bb      	str	r3, [r7, #24]
    size_t bytesToReceive = 0U;
 80009c6:	2300      	movs	r3, #0
 80009c8:	617b      	str	r3, [r7, #20]

    assert( pContext != NULL );
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d106      	bne.n	80009de <receivePacket+0x2e>
 80009d0:	4b18      	ldr	r3, [pc, #96]	; (8000a34 <receivePacket+0x84>)
 80009d2:	4a19      	ldr	r2, [pc, #100]	; (8000a38 <receivePacket+0x88>)
 80009d4:	f240 315f 	movw	r1, #863	; 0x35f
 80009d8:	4818      	ldr	r0, [pc, #96]	; (8000a3c <receivePacket+0x8c>)
 80009da:	f00c f871 	bl	800cac0 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d106      	bne.n	80009f4 <receivePacket+0x44>
 80009e6:	4b16      	ldr	r3, [pc, #88]	; (8000a40 <receivePacket+0x90>)
 80009e8:	4a13      	ldr	r2, [pc, #76]	; (8000a38 <receivePacket+0x88>)
 80009ea:	f44f 7158 	mov.w	r1, #864	; 0x360
 80009ee:	4813      	ldr	r0, [pc, #76]	; (8000a3c <receivePacket+0x8c>)
 80009f0:	f00c f866 	bl	800cac0 <__assert_func>

    if( incomingPacket.remainingLength > pContext->networkBuffer.size )
 80009f4:	68ba      	ldr	r2, [r7, #8]
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009fa:	429a      	cmp	r2, r3
 80009fc:	d908      	bls.n	8000a10 <receivePacket+0x60>
        LogError( ( "Incoming packet will be dumped: "
                    "Packet length exceeds network buffer size."
                    "PacketSize=%lu, NetworkBufferSize=%lu.",
                    ( unsigned long ) incomingPacket.remainingLength,
                    ( unsigned long ) pContext->networkBuffer.size ) );
        status = discardPacket( pContext,
 80009fe:	68bb      	ldr	r3, [r7, #8]
 8000a00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000a02:	4619      	mov	r1, r3
 8000a04:	68f8      	ldr	r0, [r7, #12]
 8000a06:	f7ff ff51 	bl	80008ac <discardPacket>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	77fb      	strb	r3, [r7, #31]
 8000a0e:	e00c      	b.n	8000a2a <receivePacket+0x7a>
                                incomingPacket.remainingLength,
                                remainingTimeMs );
    }
    else
    {
        bytesToReceive = incomingPacket.remainingLength;
 8000a10:	68bb      	ldr	r3, [r7, #8]
 8000a12:	617b      	str	r3, [r7, #20]
        bytesReceived = recvExact( pContext, bytesToReceive );
 8000a14:	6979      	ldr	r1, [r7, #20]
 8000a16:	68f8      	ldr	r0, [r7, #12]
 8000a18:	f7ff fe96 	bl	8000748 <recvExact>
 8000a1c:	61b8      	str	r0, [r7, #24]

        if( bytesReceived == ( int32_t ) bytesToReceive )
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	69ba      	ldr	r2, [r7, #24]
 8000a22:	429a      	cmp	r2, r3
 8000a24:	d001      	beq.n	8000a2a <receivePacket+0x7a>
        {
            LogError( ( "Packet reception failed. ReceivedBytes=%ld, "
                        "ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            status = MQTTRecvFailed;
 8000a26:	2304      	movs	r3, #4
 8000a28:	77fb      	strb	r3, [r7, #31]
        }
    }

    return status;
 8000a2a:	7ffb      	ldrb	r3, [r7, #31]
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3720      	adds	r7, #32
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	0800e1bc 	.word	0x0800e1bc
 8000a38:	0800f140 	.word	0x0800f140
 8000a3c:	0800e124 	.word	0x0800e124
 8000a40:	0800e2d0 	.word	0x0800e2d0

08000a44 <getAckTypeToSend>:

/*-----------------------------------------------------------*/

static uint8_t getAckTypeToSend( MQTTPublishState_t state )
{
 8000a44:	b480      	push	{r7}
 8000a46:	b085      	sub	sp, #20
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	71fb      	strb	r3, [r7, #7]
    uint8_t packetTypeByte = 0U;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	73fb      	strb	r3, [r7, #15]

    switch( state )
 8000a52:	79fb      	ldrb	r3, [r7, #7]
 8000a54:	3b02      	subs	r3, #2
 8000a56:	2b03      	cmp	r3, #3
 8000a58:	d816      	bhi.n	8000a88 <getAckTypeToSend+0x44>
 8000a5a:	a201      	add	r2, pc, #4	; (adr r2, 8000a60 <getAckTypeToSend+0x1c>)
 8000a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a60:	08000a71 	.word	0x08000a71
 8000a64:	08000a77 	.word	0x08000a77
 8000a68:	08000a7d 	.word	0x08000a7d
 8000a6c:	08000a83 	.word	0x08000a83
    {
        case MQTTPubAckSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBACK;
 8000a70:	2340      	movs	r3, #64	; 0x40
 8000a72:	73fb      	strb	r3, [r7, #15]
            break;
 8000a74:	e009      	b.n	8000a8a <getAckTypeToSend+0x46>

        case MQTTPubRecSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREC;
 8000a76:	2350      	movs	r3, #80	; 0x50
 8000a78:	73fb      	strb	r3, [r7, #15]
            break;
 8000a7a:	e006      	b.n	8000a8a <getAckTypeToSend+0x46>

        case MQTTPubRelSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREL;
 8000a7c:	2362      	movs	r3, #98	; 0x62
 8000a7e:	73fb      	strb	r3, [r7, #15]
            break;
 8000a80:	e003      	b.n	8000a8a <getAckTypeToSend+0x46>

        case MQTTPubCompSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBCOMP;
 8000a82:	2370      	movs	r3, #112	; 0x70
 8000a84:	73fb      	strb	r3, [r7, #15]
            break;
 8000a86:	e000      	b.n	8000a8a <getAckTypeToSend+0x46>

        default:
            /* Take no action for states that do not require sending an ack. */
            break;
 8000a88:	bf00      	nop
    }

    return packetTypeByte;
 8000a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	3714      	adds	r7, #20
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr

08000a98 <sendPublishAcks>:
/*-----------------------------------------------------------*/

static MQTTStatus_t sendPublishAcks( MQTTContext_t * pContext,
                                     uint16_t packetId,
                                     MQTTPublishState_t publishState )
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b088      	sub	sp, #32
 8000a9c:	af02      	add	r7, sp, #8
 8000a9e:	6078      	str	r0, [r7, #4]
 8000aa0:	460b      	mov	r3, r1
 8000aa2:	807b      	strh	r3, [r7, #2]
 8000aa4:	4613      	mov	r3, r2
 8000aa6:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	75fb      	strb	r3, [r7, #23]
    MQTTPublishState_t newState = MQTTStateNull;
 8000aac:	2300      	movs	r3, #0
 8000aae:	737b      	strb	r3, [r7, #13]
    int32_t bytesSent = 0;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	613b      	str	r3, [r7, #16]
    uint8_t packetTypeByte = 0U;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	73fb      	strb	r3, [r7, #15]
    MQTTPubAckType_t packetType;

    assert( pContext != NULL );
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d106      	bne.n	8000acc <sendPublishAcks+0x34>
 8000abe:	4b22      	ldr	r3, [pc, #136]	; (8000b48 <sendPublishAcks+0xb0>)
 8000ac0:	4a22      	ldr	r2, [pc, #136]	; (8000b4c <sendPublishAcks+0xb4>)
 8000ac2:	f240 31b1 	movw	r1, #945	; 0x3b1
 8000ac6:	4822      	ldr	r0, [pc, #136]	; (8000b50 <sendPublishAcks+0xb8>)
 8000ac8:	f00b fffa 	bl	800cac0 <__assert_func>

    packetTypeByte = getAckTypeToSend( publishState );
 8000acc:	787b      	ldrb	r3, [r7, #1]
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f7ff ffb8 	bl	8000a44 <getAckTypeToSend>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	73fb      	strb	r3, [r7, #15]

    if( packetTypeByte != 0U )
 8000ad8:	7bfb      	ldrb	r3, [r7, #15]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d02e      	beq.n	8000b3c <sendPublishAcks+0xa4>
    {
        packetType = getAckFromPacketType( packetTypeByte );
 8000ade:	7bfb      	ldrb	r3, [r7, #15]
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f7ff fdff 	bl	80006e4 <getAckFromPacketType>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	73bb      	strb	r3, [r7, #14]

        status = MQTT_SerializeAck( &( pContext->networkBuffer ),
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	335c      	adds	r3, #92	; 0x5c
 8000aee:	887a      	ldrh	r2, [r7, #2]
 8000af0:	7bf9      	ldrb	r1, [r7, #15]
 8000af2:	4618      	mov	r0, r3
 8000af4:	f001 fe32 	bl	800275c <MQTT_SerializeAck>
 8000af8:	4603      	mov	r3, r0
 8000afa:	75fb      	strb	r3, [r7, #23]
                                    packetTypeByte,
                                    packetId );

        if( status == MQTTSuccess )
 8000afc:	7dfb      	ldrb	r3, [r7, #23]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d107      	bne.n	8000b12 <sendPublishAcks+0x7a>
        {
            bytesSent = sendPacket( pContext,
                                    pContext->networkBuffer.pBuffer,
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
            bytesSent = sendPacket( pContext,
 8000b06:	2204      	movs	r2, #4
 8000b08:	4619      	mov	r1, r3
 8000b0a:	6878      	ldr	r0, [r7, #4]
 8000b0c:	f7ff fd3a 	bl	8000584 <sendPacket>
 8000b10:	6138      	str	r0, [r7, #16]
                                    MQTT_PUBLISH_ACK_PACKET_SIZE );
        }

        if( bytesSent == ( int32_t ) MQTT_PUBLISH_ACK_PACKET_SIZE )
 8000b12:	693b      	ldr	r3, [r7, #16]
 8000b14:	2b04      	cmp	r3, #4
 8000b16:	d10f      	bne.n	8000b38 <sendPublishAcks+0xa0>
        {
            pContext->controlPacketSent = true;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
            status = MQTT_UpdateStateAck( pContext,
 8000b20:	7bba      	ldrb	r2, [r7, #14]
 8000b22:	8879      	ldrh	r1, [r7, #2]
 8000b24:	f107 030d 	add.w	r3, r7, #13
 8000b28:	9300      	str	r3, [sp, #0]
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	6878      	ldr	r0, [r7, #4]
 8000b2e:	f002 fc72 	bl	8003416 <MQTT_UpdateStateAck>
 8000b32:	4603      	mov	r3, r0
 8000b34:	75fb      	strb	r3, [r7, #23]
 8000b36:	e001      	b.n	8000b3c <sendPublishAcks+0xa4>
        {
            LogError( ( "Failed to send ACK packet: PacketType=%02x, SentBytes=%ld, "
                        "PacketSize=%lu.",
                        ( unsigned int ) packetTypeByte, ( long int ) bytesSent,
                        MQTT_PUBLISH_ACK_PACKET_SIZE ) );
            status = MQTTSendFailed;
 8000b38:	2303      	movs	r3, #3
 8000b3a:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 8000b3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	3718      	adds	r7, #24
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	0800e1bc 	.word	0x0800e1bc
 8000b4c:	0800f150 	.word	0x0800f150
 8000b50:	0800e124 	.word	0x0800e124

08000b54 <handleKeepAlive>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleKeepAlive( MQTTContext_t * pContext )
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b086      	sub	sp, #24
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	75fb      	strb	r3, [r7, #23]
    uint32_t now = 0U, keepAliveMs = 0U;
 8000b60:	2300      	movs	r3, #0
 8000b62:	613b      	str	r3, [r7, #16]
 8000b64:	2300      	movs	r3, #0
 8000b66:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d106      	bne.n	8000b7c <handleKeepAlive+0x28>
 8000b6e:	4b24      	ldr	r3, [pc, #144]	; (8000c00 <handleKeepAlive+0xac>)
 8000b70:	4a24      	ldr	r2, [pc, #144]	; (8000c04 <handleKeepAlive+0xb0>)
 8000b72:	f240 31e7 	movw	r1, #999	; 0x3e7
 8000b76:	4824      	ldr	r0, [pc, #144]	; (8000c08 <handleKeepAlive+0xb4>)
 8000b78:	f00b ffa2 	bl	800cac0 <__assert_func>
    assert( pContext->getTime != NULL );
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d106      	bne.n	8000b92 <handleKeepAlive+0x3e>
 8000b84:	4b21      	ldr	r3, [pc, #132]	; (8000c0c <handleKeepAlive+0xb8>)
 8000b86:	4a1f      	ldr	r2, [pc, #124]	; (8000c04 <handleKeepAlive+0xb0>)
 8000b88:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000b8c:	481e      	ldr	r0, [pc, #120]	; (8000c08 <handleKeepAlive+0xb4>)
 8000b8e:	f00b ff97 	bl	800cac0 <__assert_func>

    now = pContext->getTime();
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000b96:	4798      	blx	r3
 8000b98:	6138      	str	r0, [r7, #16]
    keepAliveMs = 1000U * ( uint32_t ) pContext->keepAliveIntervalSec;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	f8b3 3076 	ldrh.w	r3, [r3, #118]	; 0x76
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ba6:	fb02 f303 	mul.w	r3, r2, r3
 8000baa:	60fb      	str	r3, [r7, #12]

    /* If keep alive interval is 0, it is disabled. */
    if( ( keepAliveMs != 0U ) &&
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d020      	beq.n	8000bf4 <handleKeepAlive+0xa0>
        ( calculateElapsedTime( now, pContext->lastPacketTime ) > keepAliveMs ) )
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	6938      	ldr	r0, [r7, #16]
 8000bba:	f7ff fd85 	bl	80006c8 <calculateElapsedTime>
 8000bbe:	4602      	mov	r2, r0
    if( ( keepAliveMs != 0U ) &&
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d216      	bcs.n	8000bf4 <handleKeepAlive+0xa0>
    {
        if( pContext->waitingForPingResp == true )
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d00c      	beq.n	8000bea <handleKeepAlive+0x96>
        {
            /* Has time expired? */
            if( calculateElapsedTime( now, pContext->pingReqSendTimeMs ) >
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	6938      	ldr	r0, [r7, #16]
 8000bd8:	f7ff fd76 	bl	80006c8 <calculateElapsedTime>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000be2:	d907      	bls.n	8000bf4 <handleKeepAlive+0xa0>
                MQTT_PINGRESP_TIMEOUT_MS )
            {
                status = MQTTKeepAliveTimeout;
 8000be4:	230a      	movs	r3, #10
 8000be6:	75fb      	strb	r3, [r7, #23]
 8000be8:	e004      	b.n	8000bf4 <handleKeepAlive+0xa0>
            }
        }
        else
        {
            status = MQTT_Ping( pContext );
 8000bea:	6878      	ldr	r0, [r7, #4]
 8000bec:	f000 fda5 	bl	800173a <MQTT_Ping>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 8000bf4:	7dfb      	ldrb	r3, [r7, #23]
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3718      	adds	r7, #24
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	0800e1bc 	.word	0x0800e1bc
 8000c04:	0800f160 	.word	0x0800f160
 8000c08:	0800e124 	.word	0x0800e124
 8000c0c:	0800e1d0 	.word	0x0800e1d0

08000c10 <handleIncomingPublish>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingPublish( MQTTContext_t * pContext,
                                           MQTTPacketInfo_t * pIncomingPacket )
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b08e      	sub	sp, #56	; 0x38
 8000c14:	af02      	add	r7, sp, #8
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTBadParameter;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 8000c20:	2300      	movs	r3, #0
 8000c22:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint16_t packetIdentifier = 0U;
 8000c26:	2300      	movs	r3, #0
 8000c28:	857b      	strh	r3, [r7, #42]	; 0x2a
    MQTTPublishInfo_t publishInfo;
    MQTTDeserializedInfo_t deserializedInfo;
    bool duplicatePublish = false;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

    assert( pContext != NULL );
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d106      	bne.n	8000c44 <handleIncomingPublish+0x34>
 8000c36:	4b3c      	ldr	r3, [pc, #240]	; (8000d28 <handleIncomingPublish+0x118>)
 8000c38:	4a3c      	ldr	r2, [pc, #240]	; (8000d2c <handleIncomingPublish+0x11c>)
 8000c3a:	f240 410f 	movw	r1, #1039	; 0x40f
 8000c3e:	483c      	ldr	r0, [pc, #240]	; (8000d30 <handleIncomingPublish+0x120>)
 8000c40:	f00b ff3e 	bl	800cac0 <__assert_func>
    assert( pIncomingPacket != NULL );
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d106      	bne.n	8000c58 <handleIncomingPublish+0x48>
 8000c4a:	4b3a      	ldr	r3, [pc, #232]	; (8000d34 <handleIncomingPublish+0x124>)
 8000c4c:	4a37      	ldr	r2, [pc, #220]	; (8000d2c <handleIncomingPublish+0x11c>)
 8000c4e:	f44f 6182 	mov.w	r1, #1040	; 0x410
 8000c52:	4837      	ldr	r0, [pc, #220]	; (8000d30 <handleIncomingPublish+0x120>)
 8000c54:	f00b ff34 	bl	800cac0 <__assert_func>
    assert( pContext->appCallback != NULL );
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d106      	bne.n	8000c6e <handleIncomingPublish+0x5e>
 8000c60:	4b35      	ldr	r3, [pc, #212]	; (8000d38 <handleIncomingPublish+0x128>)
 8000c62:	4a32      	ldr	r2, [pc, #200]	; (8000d2c <handleIncomingPublish+0x11c>)
 8000c64:	f240 4111 	movw	r1, #1041	; 0x411
 8000c68:	4831      	ldr	r0, [pc, #196]	; (8000d30 <handleIncomingPublish+0x120>)
 8000c6a:	f00b ff29 	bl	800cac0 <__assert_func>

    status = MQTT_DeserializePublish( pIncomingPacket, &packetIdentifier, &publishInfo );
 8000c6e:	f107 0214 	add.w	r2, r7, #20
 8000c72:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 8000c76:	4619      	mov	r1, r3
 8000c78:	6838      	ldr	r0, [r7, #0]
 8000c7a:	f001 fe06 	bl	800288a <MQTT_DeserializePublish>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    LogInfo( ( "De-serialized incoming PUBLISH packet: DeserializerResult=%s.",
               MQTT_Status_strerror( status ) ) );

    if( status == MQTTSuccess )
 8000c84:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d122      	bne.n	8000cd2 <handleIncomingPublish+0xc2>
    {
        status = MQTT_UpdateStatePublish( pContext,
 8000c8c:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 8000c8e:	7d3a      	ldrb	r2, [r7, #20]
 8000c90:	f107 032d 	add.w	r3, r7, #45	; 0x2d
 8000c94:	9300      	str	r3, [sp, #0]
 8000c96:	4613      	mov	r3, r2
 8000c98:	2201      	movs	r2, #1
 8000c9a:	6878      	ldr	r0, [r7, #4]
 8000c9c:	f002 fb4d 	bl	800333a <MQTT_UpdateStatePublish>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                          packetIdentifier,
                                          MQTT_RECEIVE,
                                          publishInfo.qos,
                                          &publishRecordState );

        if( status == MQTTSuccess )
 8000ca6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d011      	beq.n	8000cd2 <handleIncomingPublish+0xc2>
         *       sending out a duplicate publish with dup flag set, when a
         *       session is reestablished. It can result in a collision in
         *       state engine. This will be handled by ignoring the
         *       #MQTTStateCollision status from the state engine. The publish
         *       data is not passed to the application. */
        else if( status == MQTTStateCollision )
 8000cae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000cb2:	2b09      	cmp	r3, #9
 8000cb4:	d10d      	bne.n	8000cd2 <handleIncomingPublish+0xc2>
        {
            status = MQTTSuccess;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            duplicatePublish = true;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

            /* Calculate the state for the ack packet that needs to be sent out
             * for the duplicate incoming publish. */
            publishRecordState = MQTT_CalculateStatePublish( MQTT_RECEIVE,
 8000cc2:	7d3b      	ldrb	r3, [r7, #20]
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	f002 fb08 	bl	80032dc <MQTT_CalculateStatePublish>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( status == MQTTSuccess )
 8000cd2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d11f      	bne.n	8000d1a <handleIncomingPublish+0x10a>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 8000cda:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000cdc:	813b      	strh	r3, [r7, #8]
        deserializedInfo.pPublishInfo = &publishInfo;
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	60fb      	str	r3, [r7, #12]
        deserializedInfo.deserializationResult = status;
 8000ce4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000ce8:	743b      	strb	r3, [r7, #16]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks.
         * Application callback will be invoked for all publishes, except for
         * duplicate incoming publishes. */
        if( duplicatePublish == false )
 8000cea:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000cee:	f083 0301 	eor.w	r3, r3, #1
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d006      	beq.n	8000d06 <handleIncomingPublish+0xf6>
        {
            pContext->appCallback( pContext,
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000cfc:	f107 0208 	add.w	r2, r7, #8
 8000d00:	6839      	ldr	r1, [r7, #0]
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	4798      	blx	r3
                                   pIncomingPacket,
                                   &deserializedInfo );
        }

        /* Send PUBACK or PUBREC if necessary. */
        status = sendPublishAcks( pContext,
 8000d06:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000d08:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	6878      	ldr	r0, [r7, #4]
 8000d10:	f7ff fec2 	bl	8000a98 <sendPublishAcks>
 8000d14:	4603      	mov	r3, r0
 8000d16:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 8000d1a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3730      	adds	r7, #48	; 0x30
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	0800e1bc 	.word	0x0800e1bc
 8000d2c:	0800f170 	.word	0x0800f170
 8000d30:	0800e124 	.word	0x0800e124
 8000d34:	0800e320 	.word	0x0800e320
 8000d38:	0800e338 	.word	0x0800e338

08000d3c <handlePublishAcks>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handlePublishAcks( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket )
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b08a      	sub	sp, #40	; 0x28
 8000d40:	af02      	add	r7, sp, #8
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTBadResponse;
 8000d46:	2305      	movs	r3, #5
 8000d48:	77fb      	strb	r3, [r7, #31]
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	75bb      	strb	r3, [r7, #22]
    uint16_t packetIdentifier;
    MQTTPubAckType_t ackType;
    MQTTEventCallback_t appCallback;
    MQTTDeserializedInfo_t deserializedInfo;

    assert( pContext != NULL );
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d106      	bne.n	8000d62 <handlePublishAcks+0x26>
 8000d54:	4b2c      	ldr	r3, [pc, #176]	; (8000e08 <handlePublishAcks+0xcc>)
 8000d56:	4a2d      	ldr	r2, [pc, #180]	; (8000e0c <handlePublishAcks+0xd0>)
 8000d58:	f240 4181 	movw	r1, #1153	; 0x481
 8000d5c:	482c      	ldr	r0, [pc, #176]	; (8000e10 <handlePublishAcks+0xd4>)
 8000d5e:	f00b feaf 	bl	800cac0 <__assert_func>
    assert( pIncomingPacket != NULL );
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d106      	bne.n	8000d76 <handlePublishAcks+0x3a>
 8000d68:	4b2a      	ldr	r3, [pc, #168]	; (8000e14 <handlePublishAcks+0xd8>)
 8000d6a:	4a28      	ldr	r2, [pc, #160]	; (8000e0c <handlePublishAcks+0xd0>)
 8000d6c:	f240 4182 	movw	r1, #1154	; 0x482
 8000d70:	4827      	ldr	r0, [pc, #156]	; (8000e10 <handlePublishAcks+0xd4>)
 8000d72:	f00b fea5 	bl	800cac0 <__assert_func>
    assert( pContext->appCallback != NULL );
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d106      	bne.n	8000d8c <handlePublishAcks+0x50>
 8000d7e:	4b26      	ldr	r3, [pc, #152]	; (8000e18 <handlePublishAcks+0xdc>)
 8000d80:	4a22      	ldr	r2, [pc, #136]	; (8000e0c <handlePublishAcks+0xd0>)
 8000d82:	f240 4183 	movw	r1, #1155	; 0x483
 8000d86:	4822      	ldr	r0, [pc, #136]	; (8000e10 <handlePublishAcks+0xd4>)
 8000d88:	f00b fe9a 	bl	800cac0 <__assert_func>

    appCallback = pContext->appCallback;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000d90:	61bb      	str	r3, [r7, #24]

    ackType = getAckFromPacketType( pIncomingPacket->type );
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	4618      	mov	r0, r3
 8000d98:	f7ff fca4 	bl	80006e4 <getAckFromPacketType>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	75fb      	strb	r3, [r7, #23]
    status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 8000da0:	f107 0314 	add.w	r3, r7, #20
 8000da4:	2200      	movs	r2, #0
 8000da6:	4619      	mov	r1, r3
 8000da8:	6838      	ldr	r0, [r7, #0]
 8000daa:	f001 fd9e 	bl	80028ea <MQTT_DeserializeAck>
 8000dae:	4603      	mov	r3, r0
 8000db0:	77fb      	strb	r3, [r7, #31]
    LogInfo( ( "Ack packet deserialized with result: %s.",
               MQTT_Status_strerror( status ) ) );

    if( status == MQTTSuccess )
 8000db2:	7ffb      	ldrb	r3, [r7, #31]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d10a      	bne.n	8000dce <handlePublishAcks+0x92>
    {
        status = MQTT_UpdateStateAck( pContext,
 8000db8:	8ab9      	ldrh	r1, [r7, #20]
 8000dba:	7dfa      	ldrb	r2, [r7, #23]
 8000dbc:	f107 0316 	add.w	r3, r7, #22
 8000dc0:	9300      	str	r3, [sp, #0]
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	6878      	ldr	r0, [r7, #4]
 8000dc6:	f002 fb26 	bl	8003416 <MQTT_UpdateStateAck>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	77fb      	strb	r3, [r7, #31]
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( status == MQTTSuccess )
 8000dce:	7ffb      	ldrb	r3, [r7, #31]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d113      	bne.n	8000dfc <handlePublishAcks+0xc0>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 8000dd4:	8abb      	ldrh	r3, [r7, #20]
 8000dd6:	813b      	strh	r3, [r7, #8]
        deserializedInfo.deserializationResult = status;
 8000dd8:	7ffb      	ldrb	r3, [r7, #31]
 8000dda:	743b      	strb	r3, [r7, #16]
        deserializedInfo.pPublishInfo = NULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	60fb      	str	r3, [r7, #12]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks. */
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 8000de0:	f107 0208 	add.w	r2, r7, #8
 8000de4:	69bb      	ldr	r3, [r7, #24]
 8000de6:	6839      	ldr	r1, [r7, #0]
 8000de8:	6878      	ldr	r0, [r7, #4]
 8000dea:	4798      	blx	r3

        /* Send PUBREL or PUBCOMP if necessary. */
        status = sendPublishAcks( pContext,
 8000dec:	8abb      	ldrh	r3, [r7, #20]
 8000dee:	7dba      	ldrb	r2, [r7, #22]
 8000df0:	4619      	mov	r1, r3
 8000df2:	6878      	ldr	r0, [r7, #4]
 8000df4:	f7ff fe50 	bl	8000a98 <sendPublishAcks>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	77fb      	strb	r3, [r7, #31]
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 8000dfc:	7ffb      	ldrb	r3, [r7, #31]
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3720      	adds	r7, #32
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	0800e1bc 	.word	0x0800e1bc
 8000e0c:	0800f188 	.word	0x0800f188
 8000e10:	0800e124 	.word	0x0800e124
 8000e14:	0800e320 	.word	0x0800e320
 8000e18:	0800e338 	.word	0x0800e338

08000e1c <handleIncomingAck>:
/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingAck( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket,
                                       bool manageKeepAlive )
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b08a      	sub	sp, #40	; 0x28
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	60f8      	str	r0, [r7, #12]
 8000e24:	60b9      	str	r1, [r7, #8]
 8000e26:	4613      	mov	r3, r2
 8000e28:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTBadResponse;
 8000e2a:	2305      	movs	r3, #5
 8000e2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    uint16_t packetIdentifier = MQTT_PACKET_ID_INVALID;
 8000e30:	2300      	movs	r3, #0
 8000e32:	83fb      	strh	r3, [r7, #30]
    /* We should always invoke the app callback unless we receive a PINGRESP
     * and are managing keep alive, or if we receive an unknown packet. We
     * initialize this to false since the callback must be invoked before
     * sending any PUBREL or PUBCOMP. However, for other cases, we invoke it
     * at the end to reduce the complexity of this function. */
    bool invokeAppCallback = false;
 8000e34:	2300      	movs	r3, #0
 8000e36:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    MQTTEventCallback_t appCallback = NULL;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d106      	bne.n	8000e52 <handleIncomingAck+0x36>
 8000e44:	4b54      	ldr	r3, [pc, #336]	; (8000f98 <handleIncomingAck+0x17c>)
 8000e46:	4a55      	ldr	r2, [pc, #340]	; (8000f9c <handleIncomingAck+0x180>)
 8000e48:	f44f 6199 	mov.w	r1, #1224	; 0x4c8
 8000e4c:	4854      	ldr	r0, [pc, #336]	; (8000fa0 <handleIncomingAck+0x184>)
 8000e4e:	f00b fe37 	bl	800cac0 <__assert_func>
    assert( pIncomingPacket != NULL );
 8000e52:	68bb      	ldr	r3, [r7, #8]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d106      	bne.n	8000e66 <handleIncomingAck+0x4a>
 8000e58:	4b52      	ldr	r3, [pc, #328]	; (8000fa4 <handleIncomingAck+0x188>)
 8000e5a:	4a50      	ldr	r2, [pc, #320]	; (8000f9c <handleIncomingAck+0x180>)
 8000e5c:	f240 41c9 	movw	r1, #1225	; 0x4c9
 8000e60:	484f      	ldr	r0, [pc, #316]	; (8000fa0 <handleIncomingAck+0x184>)
 8000e62:	f00b fe2d 	bl	800cac0 <__assert_func>
    assert( pContext->appCallback != NULL );
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d106      	bne.n	8000e7c <handleIncomingAck+0x60>
 8000e6e:	4b4e      	ldr	r3, [pc, #312]	; (8000fa8 <handleIncomingAck+0x18c>)
 8000e70:	4a4a      	ldr	r2, [pc, #296]	; (8000f9c <handleIncomingAck+0x180>)
 8000e72:	f240 41ca 	movw	r1, #1226	; 0x4ca
 8000e76:	484a      	ldr	r0, [pc, #296]	; (8000fa0 <handleIncomingAck+0x184>)
 8000e78:	f00b fe22 	bl	800cac0 <__assert_func>

    appCallback = pContext->appCallback;
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000e80:	623b      	str	r3, [r7, #32]

    LogDebug( ( "Received packet of type %02x.",
                ( unsigned int ) pIncomingPacket->type ) );

    switch( pIncomingPacket->type )
 8000e82:	68bb      	ldr	r3, [r7, #8]
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	2bd0      	cmp	r3, #208	; 0xd0
 8000e88:	d01d      	beq.n	8000ec6 <handleIncomingAck+0xaa>
 8000e8a:	2bd0      	cmp	r3, #208	; 0xd0
 8000e8c:	dc64      	bgt.n	8000f58 <handleIncomingAck+0x13c>
 8000e8e:	2bb0      	cmp	r3, #176	; 0xb0
 8000e90:	d044      	beq.n	8000f1c <handleIncomingAck+0x100>
 8000e92:	2bb0      	cmp	r3, #176	; 0xb0
 8000e94:	dc60      	bgt.n	8000f58 <handleIncomingAck+0x13c>
 8000e96:	2b90      	cmp	r3, #144	; 0x90
 8000e98:	d040      	beq.n	8000f1c <handleIncomingAck+0x100>
 8000e9a:	2b90      	cmp	r3, #144	; 0x90
 8000e9c:	dc5c      	bgt.n	8000f58 <handleIncomingAck+0x13c>
 8000e9e:	2b70      	cmp	r3, #112	; 0x70
 8000ea0:	d009      	beq.n	8000eb6 <handleIncomingAck+0x9a>
 8000ea2:	2b70      	cmp	r3, #112	; 0x70
 8000ea4:	dc58      	bgt.n	8000f58 <handleIncomingAck+0x13c>
 8000ea6:	2b62      	cmp	r3, #98	; 0x62
 8000ea8:	d005      	beq.n	8000eb6 <handleIncomingAck+0x9a>
 8000eaa:	2b62      	cmp	r3, #98	; 0x62
 8000eac:	dc54      	bgt.n	8000f58 <handleIncomingAck+0x13c>
 8000eae:	2b40      	cmp	r3, #64	; 0x40
 8000eb0:	d001      	beq.n	8000eb6 <handleIncomingAck+0x9a>
 8000eb2:	2b50      	cmp	r3, #80	; 0x50
 8000eb4:	d150      	bne.n	8000f58 <handleIncomingAck+0x13c>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBREL:
        case MQTT_PACKET_TYPE_PUBCOMP:

            /* Handle all the publish acks. The app callback is invoked here. */
            status = handlePublishAcks( pContext, pIncomingPacket );
 8000eb6:	68b9      	ldr	r1, [r7, #8]
 8000eb8:	68f8      	ldr	r0, [r7, #12]
 8000eba:	f7ff ff3f 	bl	8000d3c <handlePublishAcks>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            break;
 8000ec4:	e04d      	b.n	8000f62 <handleIncomingAck+0x146>

        case MQTT_PACKET_TYPE_PINGRESP:
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 8000ec6:	f107 031e 	add.w	r3, r7, #30
 8000eca:	2200      	movs	r2, #0
 8000ecc:	4619      	mov	r1, r3
 8000ece:	68b8      	ldr	r0, [r7, #8]
 8000ed0:	f001 fd0b 	bl	80028ea <MQTT_DeserializeAck>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            invokeAppCallback = ( ( status == MQTTSuccess ) && ( manageKeepAlive == false ) ) ? true : false;
 8000eda:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d107      	bne.n	8000ef2 <handleIncomingAck+0xd6>
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	f083 0301 	eor.w	r3, r3, #1
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <handleIncomingAck+0xd6>
 8000eee:	2301      	movs	r3, #1
 8000ef0:	e000      	b.n	8000ef4 <handleIncomingAck+0xd8>
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000ef8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000efc:	f003 0301 	and.w	r3, r3, #1
 8000f00:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

            if( ( status == MQTTSuccess ) && ( manageKeepAlive == true ) )
 8000f04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d129      	bne.n	8000f60 <handleIncomingAck+0x144>
 8000f0c:	79fb      	ldrb	r3, [r7, #7]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d026      	beq.n	8000f60 <handleIncomingAck+0x144>
            {
                pContext->waitingForPingResp = false;
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	2200      	movs	r2, #0
 8000f16:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
            }

            break;
 8000f1a:	e021      	b.n	8000f60 <handleIncomingAck+0x144>

        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
            /* Deserialize and give these to the app provided callback. */
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 8000f1c:	f107 031e 	add.w	r3, r7, #30
 8000f20:	2200      	movs	r2, #0
 8000f22:	4619      	mov	r1, r3
 8000f24:	68b8      	ldr	r0, [r7, #8]
 8000f26:	f001 fce0 	bl	80028ea <MQTT_DeserializeAck>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            invokeAppCallback = ( ( status == MQTTSuccess ) || ( status == MQTTServerRefused ) ) ? true : false;
 8000f30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d003      	beq.n	8000f40 <handleIncomingAck+0x124>
 8000f38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f3c:	2b06      	cmp	r3, #6
 8000f3e:	d101      	bne.n	8000f44 <handleIncomingAck+0x128>
 8000f40:	2301      	movs	r3, #1
 8000f42:	e000      	b.n	8000f46 <handleIncomingAck+0x12a>
 8000f44:	2300      	movs	r3, #0
 8000f46:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000f4a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000f4e:	f003 0301 	and.w	r3, r3, #1
 8000f52:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            break;
 8000f56:	e004      	b.n	8000f62 <handleIncomingAck+0x146>

        default:
            /* Bad response from the server. */
            LogError( ( "Unexpected packet type from server: PacketType=%02x.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 8000f58:	2305      	movs	r3, #5
 8000f5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 8000f5e:	e000      	b.n	8000f62 <handleIncomingAck+0x146>
            break;
 8000f60:	bf00      	nop
    }

    if( invokeAppCallback == true )
 8000f62:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d00f      	beq.n	8000f8a <handleIncomingAck+0x16e>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 8000f6a:	8bfb      	ldrh	r3, [r7, #30]
 8000f6c:	823b      	strh	r3, [r7, #16]
        deserializedInfo.deserializationResult = status;
 8000f6e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f72:	763b      	strb	r3, [r7, #24]
        deserializedInfo.pPublishInfo = NULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	617b      	str	r3, [r7, #20]
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 8000f78:	f107 0210 	add.w	r2, r7, #16
 8000f7c:	6a3b      	ldr	r3, [r7, #32]
 8000f7e:	68b9      	ldr	r1, [r7, #8]
 8000f80:	68f8      	ldr	r0, [r7, #12]
 8000f82:	4798      	blx	r3
        /* In case a SUBACK indicated refusal, reset the status to continue the loop. */
        status = MQTTSuccess;
 8000f84:	2300      	movs	r3, #0
 8000f86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return status;
 8000f8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3728      	adds	r7, #40	; 0x28
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	0800e1bc 	.word	0x0800e1bc
 8000f9c:	0800f19c 	.word	0x0800f19c
 8000fa0:	0800e124 	.word	0x0800e124
 8000fa4:	0800e320 	.word	0x0800e320
 8000fa8:	0800e338 	.word	0x0800e338

08000fac <receiveSingleIteration>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receiveSingleIteration( MQTTContext_t * pContext,
                                            uint32_t remainingTimeMs,
                                            bool manageKeepAlive )
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b08a      	sub	sp, #40	; 0x28
 8000fb0:	af02      	add	r7, sp, #8
 8000fb2:	60f8      	str	r0, [r7, #12]
 8000fb4:	60b9      	str	r1, [r7, #8]
 8000fb6:	4613      	mov	r3, r2
 8000fb8:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	77fb      	strb	r3, [r7, #31]
    MQTTPacketInfo_t incomingPacket;

    assert( pContext != NULL );
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d106      	bne.n	8000fd2 <receiveSingleIteration+0x26>
 8000fc4:	4b30      	ldr	r3, [pc, #192]	; (8001088 <receiveSingleIteration+0xdc>)
 8000fc6:	4a31      	ldr	r2, [pc, #196]	; (800108c <receiveSingleIteration+0xe0>)
 8000fc8:	f240 510e 	movw	r1, #1294	; 0x50e
 8000fcc:	4830      	ldr	r0, [pc, #192]	; (8001090 <receiveSingleIteration+0xe4>)
 8000fce:	f00b fd77 	bl	800cac0 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d106      	bne.n	8000fe8 <receiveSingleIteration+0x3c>
 8000fda:	4b2e      	ldr	r3, [pc, #184]	; (8001094 <receiveSingleIteration+0xe8>)
 8000fdc:	4a2b      	ldr	r2, [pc, #172]	; (800108c <receiveSingleIteration+0xe0>)
 8000fde:	f240 510f 	movw	r1, #1295	; 0x50f
 8000fe2:	482b      	ldr	r0, [pc, #172]	; (8001090 <receiveSingleIteration+0xe4>)
 8000fe4:	f00b fd6c 	bl	800cac0 <__assert_func>

    status = MQTT_GetIncomingPacketTypeAndLength( pContext->transportInterface.recv,
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ff0:	f107 0210 	add.w	r2, r7, #16
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	f001 fceb 	bl	80029d0 <MQTT_GetIncomingPacketTypeAndLength>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	77fb      	strb	r3, [r7, #31]
                                                  pContext->transportInterface.pNetworkContext,
                                                  &incomingPacket );

    if( status == MQTTNoDataAvailable )
 8000ffe:	7ffb      	ldrb	r3, [r7, #31]
 8001000:	2b07      	cmp	r3, #7
 8001002:	d10d      	bne.n	8001020 <receiveSingleIteration+0x74>
    {
        if( manageKeepAlive == true )
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d004      	beq.n	8001014 <receiveSingleIteration+0x68>
        {
            /* Assign status so an error can be bubbled up to application,
             * but reset it on success. */
            status = handleKeepAlive( pContext );
 800100a:	68f8      	ldr	r0, [r7, #12]
 800100c:	f7ff fda2 	bl	8000b54 <handleKeepAlive>
 8001010:	4603      	mov	r3, r0
 8001012:	77fb      	strb	r3, [r7, #31]
        }

        if( status == MQTTSuccess )
 8001014:	7ffb      	ldrb	r3, [r7, #31]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d10f      	bne.n	800103a <receiveSingleIteration+0x8e>
        {
            /* Reset the status to indicate that we should not try to read
             * a packet from the transport interface. */
            status = MQTTNoDataAvailable;
 800101a:	2307      	movs	r3, #7
 800101c:	77fb      	strb	r3, [r7, #31]
 800101e:	e00c      	b.n	800103a <receiveSingleIteration+0x8e>
        }
    }
    else if( status != MQTTSuccess )
 8001020:	7ffb      	ldrb	r3, [r7, #31]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d109      	bne.n	800103a <receiveSingleIteration+0x8e>
    }
    else
    {
        /* Receive packet. Remaining time is recalculated before calling this
         * function. */
        status = receivePacket( pContext, incomingPacket, remainingTimeMs );
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	9300      	str	r3, [sp, #0]
 800102a:	f107 0310 	add.w	r3, r7, #16
 800102e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001030:	68f8      	ldr	r0, [r7, #12]
 8001032:	f7ff fcbd 	bl	80009b0 <receivePacket>
 8001036:	4603      	mov	r3, r0
 8001038:	77fb      	strb	r3, [r7, #31]
    }

    /* Handle received packet. If no data was read then this will not execute. */
    if( status == MQTTSuccess )
 800103a:	7ffb      	ldrb	r3, [r7, #31]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d119      	bne.n	8001074 <receiveSingleIteration+0xc8>
    {
        incomingPacket.pRemainingData = pContext->networkBuffer.pBuffer;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001044:	617b      	str	r3, [r7, #20]

        /* PUBLISH packets allow flags in the lower four bits. For other
         * packet types, they are reserved. */
        if( ( incomingPacket.type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 8001046:	7c3b      	ldrb	r3, [r7, #16]
 8001048:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800104c:	2b30      	cmp	r3, #48	; 0x30
 800104e:	d108      	bne.n	8001062 <receiveSingleIteration+0xb6>
        {
            status = handleIncomingPublish( pContext, &incomingPacket );
 8001050:	f107 0310 	add.w	r3, r7, #16
 8001054:	4619      	mov	r1, r3
 8001056:	68f8      	ldr	r0, [r7, #12]
 8001058:	f7ff fdda 	bl	8000c10 <handleIncomingPublish>
 800105c:	4603      	mov	r3, r0
 800105e:	77fb      	strb	r3, [r7, #31]
 8001060:	e008      	b.n	8001074 <receiveSingleIteration+0xc8>
        }
        else
        {
            status = handleIncomingAck( pContext, &incomingPacket, manageKeepAlive );
 8001062:	79fa      	ldrb	r2, [r7, #7]
 8001064:	f107 0310 	add.w	r3, r7, #16
 8001068:	4619      	mov	r1, r3
 800106a:	68f8      	ldr	r0, [r7, #12]
 800106c:	f7ff fed6 	bl	8000e1c <handleIncomingAck>
 8001070:	4603      	mov	r3, r0
 8001072:	77fb      	strb	r3, [r7, #31]
        }
    }

    if( status == MQTTNoDataAvailable )
 8001074:	7ffb      	ldrb	r3, [r7, #31]
 8001076:	2b07      	cmp	r3, #7
 8001078:	d101      	bne.n	800107e <receiveSingleIteration+0xd2>
    {
        /* No data available is not an error. Reset to MQTTSuccess so the
         * return code will indicate success. */
        status = MQTTSuccess;
 800107a:	2300      	movs	r3, #0
 800107c:	77fb      	strb	r3, [r7, #31]
    }

    return status;
 800107e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001080:	4618      	mov	r0, r3
 8001082:	3720      	adds	r7, #32
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	0800e1bc 	.word	0x0800e1bc
 800108c:	0800f1b0 	.word	0x0800f1b0
 8001090:	0800e124 	.word	0x0800e124
 8001094:	0800e2d0 	.word	0x0800e2d0

08001098 <sendPublish>:
/*-----------------------------------------------------------*/

static MQTTStatus_t sendPublish( MQTTContext_t * pContext,
                                 const MQTTPublishInfo_t * pPublishInfo,
                                 size_t headerSize )
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0
 800109e:	60f8      	str	r0, [r7, #12]
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 80010a4:	2300      	movs	r3, #0
 80010a6:	75fb      	strb	r3, [r7, #23]
    int32_t bytesSent = 0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d106      	bne.n	80010c0 <sendPublish+0x28>
 80010b2:	4b2f      	ldr	r3, [pc, #188]	; (8001170 <sendPublish+0xd8>)
 80010b4:	4a2f      	ldr	r2, [pc, #188]	; (8001174 <sendPublish+0xdc>)
 80010b6:	f240 5179 	movw	r1, #1401	; 0x579
 80010ba:	482f      	ldr	r0, [pc, #188]	; (8001178 <sendPublish+0xe0>)
 80010bc:	f00b fd00 	bl	800cac0 <__assert_func>
    assert( pPublishInfo != NULL );
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d106      	bne.n	80010d4 <sendPublish+0x3c>
 80010c6:	4b2d      	ldr	r3, [pc, #180]	; (800117c <sendPublish+0xe4>)
 80010c8:	4a2a      	ldr	r2, [pc, #168]	; (8001174 <sendPublish+0xdc>)
 80010ca:	f240 517a 	movw	r1, #1402	; 0x57a
 80010ce:	482a      	ldr	r0, [pc, #168]	; (8001178 <sendPublish+0xe0>)
 80010d0:	f00b fcf6 	bl	800cac0 <__assert_func>
    assert( headerSize > 0 );
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d106      	bne.n	80010e8 <sendPublish+0x50>
 80010da:	4b29      	ldr	r3, [pc, #164]	; (8001180 <sendPublish+0xe8>)
 80010dc:	4a25      	ldr	r2, [pc, #148]	; (8001174 <sendPublish+0xdc>)
 80010de:	f240 517b 	movw	r1, #1403	; 0x57b
 80010e2:	4825      	ldr	r0, [pc, #148]	; (8001178 <sendPublish+0xe0>)
 80010e4:	f00b fcec 	bl	800cac0 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d106      	bne.n	80010fe <sendPublish+0x66>
 80010f0:	4b24      	ldr	r3, [pc, #144]	; (8001184 <sendPublish+0xec>)
 80010f2:	4a20      	ldr	r2, [pc, #128]	; (8001174 <sendPublish+0xdc>)
 80010f4:	f240 517c 	movw	r1, #1404	; 0x57c
 80010f8:	481f      	ldr	r0, [pc, #124]	; (8001178 <sendPublish+0xe0>)
 80010fa:	f00b fce1 	bl	800cac0 <__assert_func>
    assert( !( pPublishInfo->payloadLength > 0 ) || ( pPublishInfo->pPayload != NULL ) );
 80010fe:	68bb      	ldr	r3, [r7, #8]
 8001100:	691b      	ldr	r3, [r3, #16]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d00a      	beq.n	800111c <sendPublish+0x84>
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	68db      	ldr	r3, [r3, #12]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d106      	bne.n	800111c <sendPublish+0x84>
 800110e:	4b1e      	ldr	r3, [pc, #120]	; (8001188 <sendPublish+0xf0>)
 8001110:	4a18      	ldr	r2, [pc, #96]	; (8001174 <sendPublish+0xdc>)
 8001112:	f240 517d 	movw	r1, #1405	; 0x57d
 8001116:	4818      	ldr	r0, [pc, #96]	; (8001178 <sendPublish+0xe0>)
 8001118:	f00b fcd2 	bl	800cac0 <__assert_func>

    /* Send header first. */
    bytesSent = sendPacket( pContext,
                            pContext->networkBuffer.pBuffer,
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    bytesSent = sendPacket( pContext,
 8001120:	687a      	ldr	r2, [r7, #4]
 8001122:	4619      	mov	r1, r3
 8001124:	68f8      	ldr	r0, [r7, #12]
 8001126:	f7ff fa2d 	bl	8000584 <sendPacket>
 800112a:	6138      	str	r0, [r7, #16]
                            headerSize );

    if( bytesSent < ( int32_t ) headerSize )
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	693a      	ldr	r2, [r7, #16]
 8001130:	429a      	cmp	r2, r3
 8001132:	da02      	bge.n	800113a <sendPublish+0xa2>
    {
        LogError( ( "Transport send failed for PUBLISH header." ) );
        status = MQTTSendFailed;
 8001134:	2303      	movs	r3, #3
 8001136:	75fb      	strb	r3, [r7, #23]
 8001138:	e014      	b.n	8001164 <sendPublish+0xcc>
        LogDebug( ( "Sent %ld bytes of PUBLISH header.",
                    ( long int ) bytesSent ) );

        /* Send Payload if there is one to send. It is valid for a PUBLISH
         * Packet to contain a zero length payload.*/
        if( pPublishInfo->payloadLength > 0U )
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	691b      	ldr	r3, [r3, #16]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d010      	beq.n	8001164 <sendPublish+0xcc>
        {
            bytesSent = sendPacket( pContext,
                                    pPublishInfo->pPayload,
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	68d9      	ldr	r1, [r3, #12]
            bytesSent = sendPacket( pContext,
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	691b      	ldr	r3, [r3, #16]
 800114a:	461a      	mov	r2, r3
 800114c:	68f8      	ldr	r0, [r7, #12]
 800114e:	f7ff fa19 	bl	8000584 <sendPacket>
 8001152:	6138      	str	r0, [r7, #16]
                                    pPublishInfo->payloadLength );

            if( bytesSent < ( int32_t ) pPublishInfo->payloadLength )
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	691b      	ldr	r3, [r3, #16]
 8001158:	461a      	mov	r2, r3
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	4293      	cmp	r3, r2
 800115e:	da01      	bge.n	8001164 <sendPublish+0xcc>
            {
                LogError( ( "Transport send failed for PUBLISH payload." ) );
                status = MQTTSendFailed;
 8001160:	2303      	movs	r3, #3
 8001162:	75fb      	strb	r3, [r7, #23]
        {
            LogDebug( ( "PUBLISH payload was not sent. Payload length was zero." ) );
        }
    }

    return status;
 8001164:	7dfb      	ldrb	r3, [r7, #23]
}
 8001166:	4618      	mov	r0, r3
 8001168:	3718      	adds	r7, #24
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	0800e1bc 	.word	0x0800e1bc
 8001174:	0800f1c8 	.word	0x0800f1c8
 8001178:	0800e124 	.word	0x0800e124
 800117c:	0800e358 	.word	0x0800e358
 8001180:	0800e370 	.word	0x0800e370
 8001184:	0800e2d0 	.word	0x0800e2d0
 8001188:	0800e380 	.word	0x0800e380

0800118c <receiveConnack>:
static MQTTStatus_t receiveConnack( const MQTTContext_t * pContext,
                                    uint32_t timeoutMs,
                                    bool cleanSession,
                                    MQTTPacketInfo_t * pIncomingPacket,
                                    bool * pSessionPresent )
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08c      	sub	sp, #48	; 0x30
 8001190:	af02      	add	r7, sp, #8
 8001192:	60f8      	str	r0, [r7, #12]
 8001194:	60b9      	str	r1, [r7, #8]
 8001196:	603b      	str	r3, [r7, #0]
 8001198:	4613      	mov	r3, r2
 800119a:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800119c:	2300      	movs	r3, #0
 800119e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    MQTTGetCurrentTimeFunc_t getTimeStamp = NULL;
 80011a2:	2300      	movs	r3, #0
 80011a4:	61bb      	str	r3, [r7, #24]
    uint32_t entryTimeMs = 0U, remainingTimeMs = 0U, timeTakenMs = 0U;
 80011a6:	2300      	movs	r3, #0
 80011a8:	617b      	str	r3, [r7, #20]
 80011aa:	2300      	movs	r3, #0
 80011ac:	623b      	str	r3, [r7, #32]
 80011ae:	2300      	movs	r3, #0
 80011b0:	613b      	str	r3, [r7, #16]
    bool breakFromLoop = false;
 80011b2:	2300      	movs	r3, #0
 80011b4:	77fb      	strb	r3, [r7, #31]
    uint16_t loopCount = 0U;
 80011b6:	2300      	movs	r3, #0
 80011b8:	83bb      	strh	r3, [r7, #28]

    assert( pContext != NULL );
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d106      	bne.n	80011ce <receiveConnack+0x42>
 80011c0:	4b4d      	ldr	r3, [pc, #308]	; (80012f8 <receiveConnack+0x16c>)
 80011c2:	4a4e      	ldr	r2, [pc, #312]	; (80012fc <receiveConnack+0x170>)
 80011c4:	f44f 61b7 	mov.w	r1, #1464	; 0x5b8
 80011c8:	484d      	ldr	r0, [pc, #308]	; (8001300 <receiveConnack+0x174>)
 80011ca:	f00b fc79 	bl	800cac0 <__assert_func>
    assert( pIncomingPacket != NULL );
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d106      	bne.n	80011e2 <receiveConnack+0x56>
 80011d4:	4b4b      	ldr	r3, [pc, #300]	; (8001304 <receiveConnack+0x178>)
 80011d6:	4a49      	ldr	r2, [pc, #292]	; (80012fc <receiveConnack+0x170>)
 80011d8:	f240 51b9 	movw	r1, #1465	; 0x5b9
 80011dc:	4848      	ldr	r0, [pc, #288]	; (8001300 <receiveConnack+0x174>)
 80011de:	f00b fc6f 	bl	800cac0 <__assert_func>
    assert( pContext->getTime != NULL );
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d106      	bne.n	80011f8 <receiveConnack+0x6c>
 80011ea:	4b47      	ldr	r3, [pc, #284]	; (8001308 <receiveConnack+0x17c>)
 80011ec:	4a43      	ldr	r2, [pc, #268]	; (80012fc <receiveConnack+0x170>)
 80011ee:	f240 51ba 	movw	r1, #1466	; 0x5ba
 80011f2:	4843      	ldr	r0, [pc, #268]	; (8001300 <receiveConnack+0x174>)
 80011f4:	f00b fc64 	bl	800cac0 <__assert_func>

    getTimeStamp = pContext->getTime;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80011fc:	61bb      	str	r3, [r7, #24]

    /* Get the entry time for the function. */
    entryTimeMs = getTimeStamp();
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	4798      	blx	r3
 8001202:	6178      	str	r0, [r7, #20]
    {
        /* Transport read for incoming CONNACK packet type and length.
         * MQTT_GetIncomingPacketTypeAndLength is a blocking call and it is
         * returned after a transport receive timeout, an error, or a successful
         * receive of packet type and length. */
        status = MQTT_GetIncomingPacketTypeAndLength( pContext->transportInterface.recv,
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800120c:	683a      	ldr	r2, [r7, #0]
 800120e:	4619      	mov	r1, r3
 8001210:	f001 fbde 	bl	80029d0 <MQTT_GetIncomingPacketTypeAndLength>
 8001214:	4603      	mov	r3, r0
 8001216:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
         * 2. If timeoutMs is 0:
         *    Loop times out based on the maximum number of retries config
         *    MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT. This config will control
         *    maximum the number of retry attempts to read the CONNACK packet.
         *    A value of 0 for the config will try once to read CONNACK. */
        if( timeoutMs > 0U )
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d00e      	beq.n	800123e <receiveConnack+0xb2>
        {
            breakFromLoop = ( calculateElapsedTime( getTimeStamp(), entryTimeMs ) >= timeoutMs ) ? true : false;
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	4798      	blx	r3
 8001224:	4603      	mov	r3, r0
 8001226:	6979      	ldr	r1, [r7, #20]
 8001228:	4618      	mov	r0, r3
 800122a:	f7ff fa4d 	bl	80006c8 <calculateElapsedTime>
 800122e:	4602      	mov	r2, r0
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	4293      	cmp	r3, r2
 8001234:	bf94      	ite	ls
 8001236:	2301      	movls	r3, #1
 8001238:	2300      	movhi	r3, #0
 800123a:	77fb      	strb	r3, [r7, #31]
 800123c:	e008      	b.n	8001250 <receiveConnack+0xc4>
        }
        else
        {
            breakFromLoop = ( loopCount >= MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT ) ? true : false;
 800123e:	8bbb      	ldrh	r3, [r7, #28]
 8001240:	2b01      	cmp	r3, #1
 8001242:	bf8c      	ite	hi
 8001244:	2301      	movhi	r3, #1
 8001246:	2300      	movls	r3, #0
 8001248:	77fb      	strb	r3, [r7, #31]
            loopCount++;
 800124a:	8bbb      	ldrh	r3, [r7, #28]
 800124c:	3301      	adds	r3, #1
 800124e:	83bb      	strh	r3, [r7, #28]
        }

        /* Loop until there is data to read or if we have exceeded the timeout/retries. */
    } while( ( status == MQTTNoDataAvailable ) && ( breakFromLoop == false ) );
 8001250:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001254:	2b07      	cmp	r3, #7
 8001256:	d105      	bne.n	8001264 <receiveConnack+0xd8>
 8001258:	7ffb      	ldrb	r3, [r7, #31]
 800125a:	f083 0301 	eor.w	r3, r3, #1
 800125e:	b2db      	uxtb	r3, r3
 8001260:	2b00      	cmp	r3, #0
 8001262:	d1cf      	bne.n	8001204 <receiveConnack+0x78>

    if( status == MQTTSuccess )
 8001264:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001268:	2b00      	cmp	r3, #0
 800126a:	d121      	bne.n	80012b0 <receiveConnack+0x124>
    {
        /* Time taken in this function so far. */
        timeTakenMs = calculateElapsedTime( getTimeStamp(), entryTimeMs );
 800126c:	69bb      	ldr	r3, [r7, #24]
 800126e:	4798      	blx	r3
 8001270:	4603      	mov	r3, r0
 8001272:	6979      	ldr	r1, [r7, #20]
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff fa27 	bl	80006c8 <calculateElapsedTime>
 800127a:	6138      	str	r0, [r7, #16]

        if( timeTakenMs < timeoutMs )
 800127c:	693a      	ldr	r2, [r7, #16]
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	429a      	cmp	r2, r3
 8001282:	d203      	bcs.n	800128c <receiveConnack+0x100>
        {
            /* Calculate remaining time for receiving the remainder of
             * the packet. */
            remainingTimeMs = timeoutMs - timeTakenMs;
 8001284:	68ba      	ldr	r2, [r7, #8]
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	623b      	str	r3, [r7, #32]
         * Invoking receivePacket with remainingTime as 0 would attempt to
         * recv from network once. If using retries, the remainder of the
         * CONNACK packet is tried to be read only once. Reading once would be
         * good as the packet type and remaining length was already read. Hence,
         * the probability of the remaining 2 bytes available to read is very high. */
        if( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK )
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b20      	cmp	r3, #32
 8001292:	d10a      	bne.n	80012aa <receiveConnack+0x11e>
        {
            status = receivePacket( pContext,
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	6a3a      	ldr	r2, [r7, #32]
 8001298:	9200      	str	r2, [sp, #0]
 800129a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800129c:	68f8      	ldr	r0, [r7, #12]
 800129e:	f7ff fb87 	bl	80009b0 <receivePacket>
 80012a2:	4603      	mov	r3, r0
 80012a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80012a8:	e002      	b.n	80012b0 <receiveConnack+0x124>
        {
            LogError( ( "Incorrect packet type %X received while expecting"
                        " CONNACK(%X).",
                        ( unsigned int ) pIncomingPacket->type,
                        MQTT_PACKET_TYPE_CONNACK ) );
            status = MQTTBadResponse;
 80012aa:	2305      	movs	r3, #5
 80012ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
    }

    if( status == MQTTSuccess )
 80012b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d10b      	bne.n	80012d0 <receiveConnack+0x144>
    {
        /* Update the packet info pointer to the buffer read. */
        pIncomingPacket->pRemainingData = pContext->networkBuffer.pBuffer;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	605a      	str	r2, [r3, #4]

        /* Deserialize CONNACK. */
        status = MQTT_DeserializeAck( pIncomingPacket, NULL, pSessionPresent );
 80012c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80012c2:	2100      	movs	r1, #0
 80012c4:	6838      	ldr	r0, [r7, #0]
 80012c6:	f001 fb10 	bl	80028ea <MQTT_DeserializeAck>
 80012ca:	4603      	mov	r3, r0
 80012cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If a clean session is requested, a session present should not be set by
     * broker. */
    if( status == MQTTSuccess )
 80012d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d109      	bne.n	80012ec <receiveConnack+0x160>
    {
        if( ( cleanSession == true ) && ( *pSessionPresent == true ) )
 80012d8:	79fb      	ldrb	r3, [r7, #7]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d006      	beq.n	80012ec <receiveConnack+0x160>
 80012de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d002      	beq.n	80012ec <receiveConnack+0x160>
        {
            LogError( ( "Unexpected session present flag in CONNACK response from broker."
                        " CONNECT request with clean session was made with broker." ) );
            status = MQTTBadResponse;
 80012e6:	2305      	movs	r3, #5
 80012e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    {
        LogError( ( "CONNACK recv failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 80012ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3728      	adds	r7, #40	; 0x28
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	0800e1bc 	.word	0x0800e1bc
 80012fc:	0800f1d4 	.word	0x0800f1d4
 8001300:	0800e124 	.word	0x0800e124
 8001304:	0800e320 	.word	0x0800e320
 8001308:	0800e1d0 	.word	0x0800e1d0

0800130c <handleSessionResumption>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleSessionResumption( MQTTContext_t * pContext,
                                             bool sessionPresent )
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	460b      	mov	r3, r1
 8001316:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 8001318:	2300      	movs	r3, #0
 800131a:	75fb      	strb	r3, [r7, #23]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800131c:	2300      	movs	r3, #0
 800131e:	613b      	str	r3, [r7, #16]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 8001320:	2300      	movs	r3, #0
 8001322:	82bb      	strh	r3, [r7, #20]
    MQTTPublishState_t state = MQTTStateNull;
 8001324:	2300      	movs	r3, #0
 8001326:	73fb      	strb	r3, [r7, #15]

    assert( pContext != NULL );
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d106      	bne.n	800133c <handleSessionResumption+0x30>
 800132e:	4b20      	ldr	r3, [pc, #128]	; (80013b0 <handleSessionResumption+0xa4>)
 8001330:	4a20      	ldr	r2, [pc, #128]	; (80013b4 <handleSessionResumption+0xa8>)
 8001332:	f44f 61c6 	mov.w	r1, #1584	; 0x630
 8001336:	4820      	ldr	r0, [pc, #128]	; (80013b8 <handleSessionResumption+0xac>)
 8001338:	f00b fbc2 	bl	800cac0 <__assert_func>

    if( sessionPresent == true )
 800133c:	78fb      	ldrb	r3, [r7, #3]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d023      	beq.n	800138a <handleSessionResumption+0x7e>
    {
        /* Get the next packet ID for which a PUBREL need to be resent. */
        packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 8001342:	f107 020f 	add.w	r2, r7, #15
 8001346:	f107 0310 	add.w	r3, r7, #16
 800134a:	4619      	mov	r1, r3
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f002 f8ce 	bl	80034ee <MQTT_PubrelToResend>
 8001352:	4603      	mov	r3, r0
 8001354:	82bb      	strh	r3, [r7, #20]

        /* Resend all the PUBREL acks after session is reestablished. */
        while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 8001356:	e011      	b.n	800137c <handleSessionResumption+0x70>
               ( status == MQTTSuccess ) )
        {
            status = sendPublishAcks( pContext, packetId, state );
 8001358:	7bfa      	ldrb	r2, [r7, #15]
 800135a:	8abb      	ldrh	r3, [r7, #20]
 800135c:	4619      	mov	r1, r3
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f7ff fb9a 	bl	8000a98 <sendPublishAcks>
 8001364:	4603      	mov	r3, r0
 8001366:	75fb      	strb	r3, [r7, #23]

            packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 8001368:	f107 020f 	add.w	r2, r7, #15
 800136c:	f107 0310 	add.w	r3, r7, #16
 8001370:	4619      	mov	r1, r3
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f002 f8bb 	bl	80034ee <MQTT_PubrelToResend>
 8001378:	4603      	mov	r3, r0
 800137a:	82bb      	strh	r3, [r7, #20]
        while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800137c:	8abb      	ldrh	r3, [r7, #20]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d010      	beq.n	80013a4 <handleSessionResumption+0x98>
 8001382:	7dfb      	ldrb	r3, [r7, #23]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d0e7      	beq.n	8001358 <handleSessionResumption+0x4c>
 8001388:	e00c      	b.n	80013a4 <handleSessionResumption+0x98>
        }
    }
    else
    {
        /* Clear any existing records if a new session is established. */
        ( void ) memset( pContext->outgoingPublishRecords,
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2228      	movs	r2, #40	; 0x28
 800138e:	2100      	movs	r1, #0
 8001390:	4618      	mov	r0, r3
 8001392:	f00b fbfd 	bl	800cb90 <memset>
                         0x00,
                         sizeof( pContext->outgoingPublishRecords ) );
        ( void ) memset( pContext->incomingPublishRecords,
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	3328      	adds	r3, #40	; 0x28
 800139a:	2228      	movs	r2, #40	; 0x28
 800139c:	2100      	movs	r1, #0
 800139e:	4618      	mov	r0, r3
 80013a0:	f00b fbf6 	bl	800cb90 <memset>
                         0x00,
                         sizeof( pContext->incomingPublishRecords ) );
    }

    return status;
 80013a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3718      	adds	r7, #24
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	0800e1bc 	.word	0x0800e1bc
 80013b4:	0800f1e4 	.word	0x0800f1e4
 80013b8:	0800e124 	.word	0x0800e124

080013bc <serializePublish>:

static MQTTStatus_t serializePublish( const MQTTContext_t * pContext,
                                      const MQTTPublishInfo_t * pPublishInfo,
                                      uint16_t packetId,
                                      size_t * const pHeaderSize )
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b08a      	sub	sp, #40	; 0x28
 80013c0:	af02      	add	r7, sp, #8
 80013c2:	60f8      	str	r0, [r7, #12]
 80013c4:	60b9      	str	r1, [r7, #8]
 80013c6:	603b      	str	r3, [r7, #0]
 80013c8:	4613      	mov	r3, r2
 80013ca:	80fb      	strh	r3, [r7, #6]
    MQTTStatus_t status = MQTTSuccess;
 80013cc:	2300      	movs	r3, #0
 80013ce:	77fb      	strb	r3, [r7, #31]
    size_t remainingLength = 0UL, packetSize = 0UL;
 80013d0:	2300      	movs	r3, #0
 80013d2:	61bb      	str	r3, [r7, #24]
 80013d4:	2300      	movs	r3, #0
 80013d6:	617b      	str	r3, [r7, #20]

    assert( pContext != NULL );
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d106      	bne.n	80013ec <serializePublish+0x30>
 80013de:	4b1d      	ldr	r3, [pc, #116]	; (8001454 <serializePublish+0x98>)
 80013e0:	4a1d      	ldr	r2, [pc, #116]	; (8001458 <serializePublish+0x9c>)
 80013e2:	f44f 61cb 	mov.w	r1, #1624	; 0x658
 80013e6:	481d      	ldr	r0, [pc, #116]	; (800145c <serializePublish+0xa0>)
 80013e8:	f00b fb6a 	bl	800cac0 <__assert_func>
    assert( pPublishInfo != NULL );
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d106      	bne.n	8001400 <serializePublish+0x44>
 80013f2:	4b1b      	ldr	r3, [pc, #108]	; (8001460 <serializePublish+0xa4>)
 80013f4:	4a18      	ldr	r2, [pc, #96]	; (8001458 <serializePublish+0x9c>)
 80013f6:	f240 6159 	movw	r1, #1625	; 0x659
 80013fa:	4818      	ldr	r0, [pc, #96]	; (800145c <serializePublish+0xa0>)
 80013fc:	f00b fb60 	bl	800cac0 <__assert_func>
    assert( pHeaderSize != NULL );
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d106      	bne.n	8001414 <serializePublish+0x58>
 8001406:	4b17      	ldr	r3, [pc, #92]	; (8001464 <serializePublish+0xa8>)
 8001408:	4a13      	ldr	r2, [pc, #76]	; (8001458 <serializePublish+0x9c>)
 800140a:	f240 615a 	movw	r1, #1626	; 0x65a
 800140e:	4813      	ldr	r0, [pc, #76]	; (800145c <serializePublish+0xa0>)
 8001410:	f00b fb56 	bl	800cac0 <__assert_func>

    /* Get the remaining length and packet size.*/
    status = MQTT_GetPublishPacketSize( pPublishInfo,
 8001414:	f107 0214 	add.w	r2, r7, #20
 8001418:	f107 0318 	add.w	r3, r7, #24
 800141c:	4619      	mov	r1, r3
 800141e:	68b8      	ldr	r0, [r7, #8]
 8001420:	f001 f904 	bl	800262c <MQTT_GetPublishPacketSize>
 8001424:	4603      	mov	r3, r0
 8001426:	77fb      	strb	r3, [r7, #31]
                                        &packetSize );
    LogDebug( ( "PUBLISH packet size is %lu and remaining length is %lu.",
                ( unsigned long ) packetSize,
                ( unsigned long ) remainingLength ) );

    if( status == MQTTSuccess )
 8001428:	7ffb      	ldrb	r3, [r7, #31]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d10c      	bne.n	8001448 <serializePublish+0x8c>
    {
        status = MQTT_SerializePublishHeader( pPublishInfo,
 800142e:	69ba      	ldr	r2, [r7, #24]
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 8001436:	88f9      	ldrh	r1, [r7, #6]
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	9300      	str	r3, [sp, #0]
 800143c:	4603      	mov	r3, r0
 800143e:	68b8      	ldr	r0, [r7, #8]
 8001440:	f001 f925 	bl	800268e <MQTT_SerializePublishHeader>
 8001444:	4603      	mov	r3, r0
 8001446:	77fb      	strb	r3, [r7, #31]
                                              pHeaderSize );
        LogDebug( ( "Serialized PUBLISH header size is %lu.",
                    ( unsigned long ) *pHeaderSize ) );
    }

    return status;
 8001448:	7ffb      	ldrb	r3, [r7, #31]
}
 800144a:	4618      	mov	r0, r3
 800144c:	3720      	adds	r7, #32
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	0800e1bc 	.word	0x0800e1bc
 8001458:	0800f1fc 	.word	0x0800f1fc
 800145c:	0800e124 	.word	0x0800e124
 8001460:	0800e358 	.word	0x0800e358
 8001464:	0800e3cc 	.word	0x0800e3cc

08001468 <validatePublishParams>:
/*-----------------------------------------------------------*/

static MQTTStatus_t validatePublishParams( const MQTTContext_t * pContext,
                                           const MQTTPublishInfo_t * pPublishInfo,
                                           uint16_t packetId )
{
 8001468:	b480      	push	{r7}
 800146a:	b087      	sub	sp, #28
 800146c:	af00      	add	r7, sp, #0
 800146e:	60f8      	str	r0, [r7, #12]
 8001470:	60b9      	str	r1, [r7, #8]
 8001472:	4613      	mov	r3, r2
 8001474:	80fb      	strh	r3, [r7, #6]
    MQTTStatus_t status = MQTTSuccess;
 8001476:	2300      	movs	r3, #0
 8001478:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pPublishInfo == NULL ) )
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d002      	beq.n	8001486 <validatePublishParams+0x1e>
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d102      	bne.n	800148c <validatePublishParams+0x24>
    {
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pPublishInfo=%p.",
                    ( void * ) pContext,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 8001486:	2301      	movs	r3, #1
 8001488:	75fb      	strb	r3, [r7, #23]
 800148a:	e013      	b.n	80014b4 <validatePublishParams+0x4c>
    }
    else if( ( pPublishInfo->qos != MQTTQoS0 ) && ( packetId == 0U ) )
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d005      	beq.n	80014a0 <validatePublishParams+0x38>
 8001494:	88fb      	ldrh	r3, [r7, #6]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d102      	bne.n	80014a0 <validatePublishParams+0x38>
    {
        LogError( ( "Packet Id is 0 for PUBLISH with QoS=%u.",
                    ( unsigned int ) pPublishInfo->qos ) );
        status = MQTTBadParameter;
 800149a:	2301      	movs	r3, #1
 800149c:	75fb      	strb	r3, [r7, #23]
 800149e:	e009      	b.n	80014b4 <validatePublishParams+0x4c>
    }
    else if( ( pPublishInfo->payloadLength > 0U ) && ( pPublishInfo->pPayload == NULL ) )
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	691b      	ldr	r3, [r3, #16]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d005      	beq.n	80014b4 <validatePublishParams+0x4c>
 80014a8:	68bb      	ldr	r3, [r7, #8]
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d101      	bne.n	80014b4 <validatePublishParams+0x4c>
    {
        LogError( ( "A nonzero payload length requires a non-NULL payload: "
                    "payloadLength=%lu, pPayload=%p.",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    pPublishInfo->pPayload ) );
        status = MQTTBadParameter;
 80014b0:	2301      	movs	r3, #1
 80014b2:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    return status;
 80014b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	371c      	adds	r7, #28
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <MQTT_Init>:
MQTTStatus_t MQTT_Init( MQTTContext_t * pContext,
                        const TransportInterface_t * pTransportInterface,
                        MQTTGetCurrentTimeFunc_t getTimeFunction,
                        MQTTEventCallback_t userCallback,
                        const MQTTFixedBuffer_t * pNetworkBuffer )
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b086      	sub	sp, #24
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	60f8      	str	r0, [r7, #12]
 80014ca:	60b9      	str	r1, [r7, #8]
 80014cc:	607a      	str	r2, [r7, #4]
 80014ce:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 80014d0:	2300      	movs	r3, #0
 80014d2:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pTransportInterface == NULL ) ||
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d005      	beq.n	80014e6 <MQTT_Init+0x24>
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d002      	beq.n	80014e6 <MQTT_Init+0x24>
 80014e0:	6a3b      	ldr	r3, [r7, #32]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d102      	bne.n	80014ec <MQTT_Init+0x2a>
                    "pTransportInterface=%p, "
                    "pNetworkBuffer=%p",
                    ( void * ) pContext,
                    ( void * ) pTransportInterface,
                    ( void * ) pNetworkBuffer ) );
        status = MQTTBadParameter;
 80014e6:	2301      	movs	r3, #1
 80014e8:	75fb      	strb	r3, [r7, #23]
 80014ea:	e039      	b.n	8001560 <MQTT_Init+0x9e>
    }
    else if( getTimeFunction == NULL )
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d102      	bne.n	80014f8 <MQTT_Init+0x36>
    {
        LogError( ( "Invalid parameter: getTimeFunction is NULL" ) );
        status = MQTTBadParameter;
 80014f2:	2301      	movs	r3, #1
 80014f4:	75fb      	strb	r3, [r7, #23]
 80014f6:	e033      	b.n	8001560 <MQTT_Init+0x9e>
    }
    else if( userCallback == NULL )
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d102      	bne.n	8001504 <MQTT_Init+0x42>
    {
        LogError( ( "Invalid parameter: userCallback is NULL" ) );
        status = MQTTBadParameter;
 80014fe:	2301      	movs	r3, #1
 8001500:	75fb      	strb	r3, [r7, #23]
 8001502:	e02d      	b.n	8001560 <MQTT_Init+0x9e>
    }
    else if( pTransportInterface->recv == NULL )
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d102      	bne.n	8001512 <MQTT_Init+0x50>
    {
        LogError( ( "Invalid parameter: pTransportInterface->recv is NULL" ) );
        status = MQTTBadParameter;
 800150c:	2301      	movs	r3, #1
 800150e:	75fb      	strb	r3, [r7, #23]
 8001510:	e026      	b.n	8001560 <MQTT_Init+0x9e>
    }
    else if( pTransportInterface->send == NULL )
 8001512:	68bb      	ldr	r3, [r7, #8]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d102      	bne.n	8001520 <MQTT_Init+0x5e>
    {
        LogError( ( "Invalid parameter: pTransportInterface->send is NULL" ) );
        status = MQTTBadParameter;
 800151a:	2301      	movs	r3, #1
 800151c:	75fb      	strb	r3, [r7, #23]
 800151e:	e01f      	b.n	8001560 <MQTT_Init+0x9e>
    }
    else
    {
        ( void ) memset( pContext, 0x00, sizeof( MQTTContext_t ) );
 8001520:	2280      	movs	r2, #128	; 0x80
 8001522:	2100      	movs	r1, #0
 8001524:	68f8      	ldr	r0, [r7, #12]
 8001526:	f00b fb33 	bl	800cb90 <memset>

        pContext->connectStatus = MQTTNotConnected;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2200      	movs	r2, #0
 800152e:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
        pContext->transportInterface = *pTransportInterface;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	68ba      	ldr	r2, [r7, #8]
 8001536:	3350      	adds	r3, #80	; 0x50
 8001538:	ca07      	ldmia	r2, {r0, r1, r2}
 800153a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        pContext->getTime = getTimeFunction;
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	687a      	ldr	r2, [r7, #4]
 8001542:	669a      	str	r2, [r3, #104]	; 0x68
        pContext->appCallback = userCallback;
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	683a      	ldr	r2, [r7, #0]
 8001548:	66da      	str	r2, [r3, #108]	; 0x6c
        pContext->networkBuffer = *pNetworkBuffer;
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	6a3a      	ldr	r2, [r7, #32]
 800154e:	335c      	adds	r3, #92	; 0x5c
 8001550:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001554:	e883 0003 	stmia.w	r3, {r0, r1}

        /* Zero is not a valid packet ID per MQTT spec. Start from 1. */
        pContext->nextPacketId = 1;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	2201      	movs	r2, #1
 800155c:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    }

    return status;
 8001560:	7dfb      	ldrb	r3, [r7, #23]
}
 8001562:	4618      	mov	r0, r3
 8001564:	3718      	adds	r7, #24
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <MQTT_Connect>:
MQTTStatus_t MQTT_Connect( MQTTContext_t * pContext,
                           const MQTTConnectInfo_t * pConnectInfo,
                           const MQTTPublishInfo_t * pWillInfo,
                           uint32_t timeoutMs,
                           bool * pSessionPresent )
{
 800156a:	b580      	push	{r7, lr}
 800156c:	b08e      	sub	sp, #56	; 0x38
 800156e:	af02      	add	r7, sp, #8
 8001570:	60f8      	str	r0, [r7, #12]
 8001572:	60b9      	str	r1, [r7, #8]
 8001574:	607a      	str	r2, [r7, #4]
 8001576:	603b      	str	r3, [r7, #0]
    size_t remainingLength = 0UL, packetSize = 0UL;
 8001578:	2300      	movs	r3, #0
 800157a:	627b      	str	r3, [r7, #36]	; 0x24
 800157c:	2300      	movs	r3, #0
 800157e:	623b      	str	r3, [r7, #32]
    int32_t bytesSent;
    MQTTStatus_t status = MQTTSuccess;
 8001580:	2300      	movs	r3, #0
 8001582:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    MQTTPacketInfo_t incomingPacket = { 0 };
 8001586:	f107 0314 	add.w	r3, r7, #20
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	605a      	str	r2, [r3, #4]
 8001590:	609a      	str	r2, [r3, #8]

    incomingPacket.type = ( uint8_t ) 0;
 8001592:	2300      	movs	r3, #0
 8001594:	753b      	strb	r3, [r7, #20]

    if( ( pContext == NULL ) || ( pConnectInfo == NULL ) || ( pSessionPresent == NULL ) )
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d005      	beq.n	80015a8 <MQTT_Connect+0x3e>
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d002      	beq.n	80015a8 <MQTT_Connect+0x3e>
 80015a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d102      	bne.n	80015ae <MQTT_Connect+0x44>
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pConnectInfo=%p, pSessionPresent=%p.",
                    ( void * ) pContext,
                    ( void * ) pConnectInfo,
                    ( void * ) pSessionPresent ) );
        status = MQTTBadParameter;
 80015a8:	2301      	movs	r3, #1
 80015aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if( status == MQTTSuccess )
 80015ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d10a      	bne.n	80015cc <MQTT_Connect+0x62>
    {
        /* Get MQTT connect packet size and remaining length. */
        status = MQTT_GetConnectPacketSize( pConnectInfo,
 80015b6:	f107 0320 	add.w	r3, r7, #32
 80015ba:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80015be:	6879      	ldr	r1, [r7, #4]
 80015c0:	68b8      	ldr	r0, [r7, #8]
 80015c2:	f000 ff87 	bl	80024d4 <MQTT_GetConnectPacketSize>
 80015c6:	4603      	mov	r3, r0
 80015c8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        LogDebug( ( "CONNECT packet size is %lu and remaining length is %lu.",
                    ( unsigned long ) packetSize,
                    ( unsigned long ) remainingLength ) );
    }

    if( status == MQTTSuccess )
 80015cc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d109      	bne.n	80015e8 <MQTT_Connect+0x7e>
    {
        status = MQTT_SerializeConnect( pConnectInfo,
 80015d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
                                        pWillInfo,
                                        remainingLength,
                                        &( pContext->networkBuffer ) );
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	335c      	adds	r3, #92	; 0x5c
        status = MQTT_SerializeConnect( pConnectInfo,
 80015da:	6879      	ldr	r1, [r7, #4]
 80015dc:	68b8      	ldr	r0, [r7, #8]
 80015de:	f000 ffe5 	bl	80025ac <MQTT_SerializeConnect>
 80015e2:	4603      	mov	r3, r0
 80015e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if( status == MQTTSuccess )
 80015e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d10f      	bne.n	8001610 <MQTT_Connect+0xa6>
    {
        bytesSent = sendPacket( pContext,
                                pContext->networkBuffer.pBuffer,
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
        bytesSent = sendPacket( pContext,
 80015f4:	6a3a      	ldr	r2, [r7, #32]
 80015f6:	4619      	mov	r1, r3
 80015f8:	68f8      	ldr	r0, [r7, #12]
 80015fa:	f7fe ffc3 	bl	8000584 <sendPacket>
 80015fe:	62b8      	str	r0, [r7, #40]	; 0x28
                                packetSize );

        if( bytesSent < ( int32_t ) packetSize )
 8001600:	6a3b      	ldr	r3, [r7, #32]
 8001602:	461a      	mov	r2, r3
 8001604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001606:	4293      	cmp	r3, r2
 8001608:	da02      	bge.n	8001610 <MQTT_Connect+0xa6>
        {
            LogError( ( "Transport send failed for CONNECT packet." ) );
            status = MQTTSendFailed;
 800160a:	2303      	movs	r3, #3
 800160c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                        ( long int ) bytesSent ) );
        }
    }

    /* Read CONNACK from transport layer. */
    if( status == MQTTSuccess )
 8001610:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001614:	2b00      	cmp	r3, #0
 8001616:	d10d      	bne.n	8001634 <MQTT_Connect+0xca>
    {
        status = receiveConnack( pContext,
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	781a      	ldrb	r2, [r3, #0]
 800161c:	f107 0114 	add.w	r1, r7, #20
 8001620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001622:	9300      	str	r3, [sp, #0]
 8001624:	460b      	mov	r3, r1
 8001626:	6839      	ldr	r1, [r7, #0]
 8001628:	68f8      	ldr	r0, [r7, #12]
 800162a:	f7ff fdaf 	bl	800118c <receiveConnack>
 800162e:	4603      	mov	r3, r0
 8001630:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                 pConnectInfo->cleanSession,
                                 &incomingPacket,
                                 pSessionPresent );
    }

    if( status == MQTTSuccess )
 8001634:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001638:	2b00      	cmp	r3, #0
 800163a:	d108      	bne.n	800164e <MQTT_Connect+0xe4>
    {
        /* Resend PUBRELs when reestablishing a session, or clear records for new sessions. */
        status = handleSessionResumption( pContext, *pSessionPresent );
 800163c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	4619      	mov	r1, r3
 8001642:	68f8      	ldr	r0, [r7, #12]
 8001644:	f7ff fe62 	bl	800130c <handleSessionResumption>
 8001648:	4603      	mov	r3, r0
 800164a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if( status == MQTTSuccess )
 800164e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001652:	2b00      	cmp	r3, #0
 8001654:	d10f      	bne.n	8001676 <MQTT_Connect+0x10c>
    {
        LogInfo( ( "MQTT connection established with the broker." ) );
        pContext->connectStatus = MQTTConnected;
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	2201      	movs	r2, #1
 800165a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
        /* Initialize keep-alive fields after a successful connection. */
        pContext->keepAliveIntervalSec = pConnectInfo->keepAliveSeconds;
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	885a      	ldrh	r2, [r3, #2]
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
        pContext->waitingForPingResp = false;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	2200      	movs	r2, #0
 800166c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
        pContext->pingReqSendTimeMs = 0U;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	2200      	movs	r2, #0
 8001674:	679a      	str	r2, [r3, #120]	; 0x78
    {
        LogError( ( "MQTT connection failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 8001676:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800167a:	4618      	mov	r0, r3
 800167c:	3730      	adds	r7, #48	; 0x30
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <MQTT_Publish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Publish( MQTTContext_t * pContext,
                           const MQTTPublishInfo_t * pPublishInfo,
                           uint16_t packetId )
{
 8001682:	b580      	push	{r7, lr}
 8001684:	b08a      	sub	sp, #40	; 0x28
 8001686:	af02      	add	r7, sp, #8
 8001688:	60f8      	str	r0, [r7, #12]
 800168a:	60b9      	str	r1, [r7, #8]
 800168c:	4613      	mov	r3, r2
 800168e:	80fb      	strh	r3, [r7, #6]
    size_t headerSize = 0UL;
 8001690:	2300      	movs	r3, #0
 8001692:	61bb      	str	r3, [r7, #24]
    MQTTPublishState_t publishStatus = MQTTStateNull;
 8001694:	2300      	movs	r3, #0
 8001696:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    MQTTStatus_t status = validatePublishParams( pContext, pPublishInfo, packetId );
 8001698:	88fb      	ldrh	r3, [r7, #6]
 800169a:	461a      	mov	r2, r3
 800169c:	68b9      	ldr	r1, [r7, #8]
 800169e:	68f8      	ldr	r0, [r7, #12]
 80016a0:	f7ff fee2 	bl	8001468 <validatePublishParams>
 80016a4:	4603      	mov	r3, r0
 80016a6:	77fb      	strb	r3, [r7, #31]

    if( status == MQTTSuccess )
 80016a8:	7ffb      	ldrb	r3, [r7, #31]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d108      	bne.n	80016c0 <MQTT_Publish+0x3e>
    {
        /* Serialize PUBLISH packet. */
        status = serializePublish( pContext,
 80016ae:	f107 0318 	add.w	r3, r7, #24
 80016b2:	88fa      	ldrh	r2, [r7, #6]
 80016b4:	68b9      	ldr	r1, [r7, #8]
 80016b6:	68f8      	ldr	r0, [r7, #12]
 80016b8:	f7ff fe80 	bl	80013bc <serializePublish>
 80016bc:	4603      	mov	r3, r0
 80016be:	77fb      	strb	r3, [r7, #31]
                                   pPublishInfo,
                                   packetId,
                                   &headerSize );
    }

    if( ( status == MQTTSuccess ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 80016c0:	7ffb      	ldrb	r3, [r7, #31]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d115      	bne.n	80016f2 <MQTT_Publish+0x70>
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d011      	beq.n	80016f2 <MQTT_Publish+0x70>
    {
        /* Reserve state for publish message. Only to be done for QoS1 or QoS2. */
        status = MQTT_ReserveState( pContext,
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	781a      	ldrb	r2, [r3, #0]
 80016d2:	88fb      	ldrh	r3, [r7, #6]
 80016d4:	4619      	mov	r1, r3
 80016d6:	68f8      	ldr	r0, [r7, #12]
 80016d8:	f001 fdd8 	bl	800328c <MQTT_ReserveState>
 80016dc:	4603      	mov	r3, r0
 80016de:	77fb      	strb	r3, [r7, #31]
                                    pPublishInfo->qos );

        /* State already exists for a duplicate packet.
         * If a state doesn't exist, it will be handled as a new publish in
         * state engine. */
        if( ( status == MQTTStateCollision ) && ( pPublishInfo->dup == true ) )
 80016e0:	7ffb      	ldrb	r3, [r7, #31]
 80016e2:	2b09      	cmp	r3, #9
 80016e4:	d105      	bne.n	80016f2 <MQTT_Publish+0x70>
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	789b      	ldrb	r3, [r3, #2]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <MQTT_Publish+0x70>
        {
            status = MQTTSuccess;
 80016ee:	2300      	movs	r3, #0
 80016f0:	77fb      	strb	r3, [r7, #31]
        }
    }

    if( status == MQTTSuccess )
 80016f2:	7ffb      	ldrb	r3, [r7, #31]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d107      	bne.n	8001708 <MQTT_Publish+0x86>
    {
        /* Sends the serialized publish packet over network. */
        status = sendPublish( pContext,
 80016f8:	69bb      	ldr	r3, [r7, #24]
 80016fa:	461a      	mov	r2, r3
 80016fc:	68b9      	ldr	r1, [r7, #8]
 80016fe:	68f8      	ldr	r0, [r7, #12]
 8001700:	f7ff fcca 	bl	8001098 <sendPublish>
 8001704:	4603      	mov	r3, r0
 8001706:	77fb      	strb	r3, [r7, #31]
                              pPublishInfo,
                              headerSize );
    }

    if( ( status == MQTTSuccess ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 8001708:	7ffb      	ldrb	r3, [r7, #31]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d110      	bne.n	8001730 <MQTT_Publish+0xae>
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d00c      	beq.n	8001730 <MQTT_Publish+0xae>
    {
        /* Update state machine after PUBLISH is sent.
         * Only to be done for QoS1 or QoS2. */
        status = MQTT_UpdateStatePublish( pContext,
 8001716:	68bb      	ldr	r3, [r7, #8]
 8001718:	781a      	ldrb	r2, [r3, #0]
 800171a:	88f9      	ldrh	r1, [r7, #6]
 800171c:	f107 0317 	add.w	r3, r7, #23
 8001720:	9300      	str	r3, [sp, #0]
 8001722:	4613      	mov	r3, r2
 8001724:	2200      	movs	r2, #0
 8001726:	68f8      	ldr	r0, [r7, #12]
 8001728:	f001 fe07 	bl	800333a <MQTT_UpdateStatePublish>
 800172c:	4603      	mov	r3, r0
 800172e:	77fb      	strb	r3, [r7, #31]
    {
        LogError( ( "MQTT PUBLISH failed with status %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 8001730:	7ffb      	ldrb	r3, [r7, #31]
}
 8001732:	4618      	mov	r0, r3
 8001734:	3720      	adds	r7, #32
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}

0800173a <MQTT_Ping>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Ping( MQTTContext_t * pContext )
{
 800173a:	b580      	push	{r7, lr}
 800173c:	b086      	sub	sp, #24
 800173e:	af00      	add	r7, sp, #0
 8001740:	6078      	str	r0, [r7, #4]
    int32_t bytesSent = 0;
 8001742:	2300      	movs	r3, #0
 8001744:	613b      	str	r3, [r7, #16]
    MQTTStatus_t status = MQTTSuccess;
 8001746:	2300      	movs	r3, #0
 8001748:	75fb      	strb	r3, [r7, #23]
    size_t packetSize = 0U;
 800174a:	2300      	movs	r3, #0
 800174c:	60fb      	str	r3, [r7, #12]

    if( pContext == NULL )
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d101      	bne.n	8001758 <MQTT_Ping+0x1e>
    {
        LogError( ( "pContext is NULL." ) );
        status = MQTTBadParameter;
 8001754:	2301      	movs	r3, #1
 8001756:	75fb      	strb	r3, [r7, #23]
    }

    if( status == MQTTSuccess )
 8001758:	7dfb      	ldrb	r3, [r7, #23]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d106      	bne.n	800176c <MQTT_Ping+0x32>
    {
        /* Get MQTT PINGREQ packet size. */
        status = MQTT_GetPingreqPacketSize( &packetSize );
 800175e:	f107 030c 	add.w	r3, r7, #12
 8001762:	4618      	mov	r0, r3
 8001764:	f001 f84d 	bl	8002802 <MQTT_GetPingreqPacketSize>
 8001768:	4603      	mov	r3, r0
 800176a:	75fb      	strb	r3, [r7, #23]
        {
            LogError( ( "Failed to get the PINGREQ packet size." ) );
        }
    }

    if( status == MQTTSuccess )
 800176c:	7dfb      	ldrb	r3, [r7, #23]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d106      	bne.n	8001780 <MQTT_Ping+0x46>
    {
        /* Serialize MQTT PINGREQ. */
        status = MQTT_SerializePingreq( &( pContext->networkBuffer ) );
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	335c      	adds	r3, #92	; 0x5c
 8001776:	4618      	mov	r0, r3
 8001778:	f001 f859 	bl	800282e <MQTT_SerializePingreq>
 800177c:	4603      	mov	r3, r0
 800177e:	75fb      	strb	r3, [r7, #23]
    }

    if( status == MQTTSuccess )
 8001780:	7dfb      	ldrb	r3, [r7, #23]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d117      	bne.n	80017b6 <MQTT_Ping+0x7c>
    {
        /* Send the serialized PINGREQ packet to transport layer. */
        bytesSent = sendPacket( pContext,
                                pContext->networkBuffer.pBuffer,
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
        bytesSent = sendPacket( pContext,
 800178a:	68fa      	ldr	r2, [r7, #12]
 800178c:	4619      	mov	r1, r3
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f7fe fef8 	bl	8000584 <sendPacket>
 8001794:	6138      	str	r0, [r7, #16]
                                packetSize );

        /* It is an error to not send the entire PINGREQ packet. */
        if( bytesSent < ( int32_t ) packetSize )
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	461a      	mov	r2, r3
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	4293      	cmp	r3, r2
 800179e:	da02      	bge.n	80017a6 <MQTT_Ping+0x6c>
        {
            LogError( ( "Transport send failed for PINGREQ packet." ) );
            status = MQTTSendFailed;
 80017a0:	2303      	movs	r3, #3
 80017a2:	75fb      	strb	r3, [r7, #23]
 80017a4:	e007      	b.n	80017b6 <MQTT_Ping+0x7c>
        }
        else
        {
            pContext->pingReqSendTimeMs = pContext->lastPacketTime;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	679a      	str	r2, [r3, #120]	; 0x78
            pContext->waitingForPingResp = true;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2201      	movs	r2, #1
 80017b2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
            LogDebug( ( "Sent %ld bytes of PINGREQ packet.",
                        ( long int ) bytesSent ) );
        }
    }

    return status;
 80017b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3718      	adds	r7, #24
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <MQTT_ReceiveLoop>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ReceiveLoop( MQTTContext_t * pContext,
                               uint32_t timeoutMs )
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b086      	sub	sp, #24
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTBadParameter;
 80017ca:	2301      	movs	r3, #1
 80017cc:	75fb      	strb	r3, [r7, #23]
    uint32_t entryTimeMs = 0U, remainingTimeMs = timeoutMs, elapsedTimeMs = 0U;
 80017ce:	2300      	movs	r3, #0
 80017d0:	613b      	str	r3, [r7, #16]
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	60fb      	str	r3, [r7, #12]
 80017d6:	2300      	movs	r3, #0
 80017d8:	60bb      	str	r3, [r7, #8]

    if( pContext == NULL )
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d029      	beq.n	8001834 <MQTT_ReceiveLoop+0x74>
    {
        LogError( ( "Invalid input parameter: MQTT Context cannot be NULL." ) );
    }
    else if( pContext->getTime == NULL )
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d025      	beq.n	8001834 <MQTT_ReceiveLoop+0x74>
    {
        LogError( ( "Invalid input parameter: MQTT Context must have a valid getTime function." ) );
    }
    else if( pContext->networkBuffer.pBuffer == NULL )
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d021      	beq.n	8001834 <MQTT_ReceiveLoop+0x74>
    {
        LogError( ( "Invalid input parameter: MQTT context's networkBuffer must not be NULL." ) );
    }
    else
    {
        entryTimeMs = pContext->getTime();
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80017f4:	4798      	blx	r3
 80017f6:	6138      	str	r0, [r7, #16]
        status = MQTTSuccess;
 80017f8:	2300      	movs	r3, #0
 80017fa:	75fb      	strb	r3, [r7, #23]
    }

    while( status == MQTTSuccess )
 80017fc:	e01a      	b.n	8001834 <MQTT_ReceiveLoop+0x74>
    {
        status = receiveSingleIteration( pContext, remainingTimeMs, false );
 80017fe:	2200      	movs	r2, #0
 8001800:	68f9      	ldr	r1, [r7, #12]
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f7ff fbd2 	bl	8000fac <receiveSingleIteration>
 8001808:	4603      	mov	r3, r0
 800180a:	75fb      	strb	r3, [r7, #23]

        /* We don't need to break here since the status is already checked in
         * the loop condition, and we do not want multiple breaks in a loop. */
        if( status != MQTTSuccess )
 800180c:	7dfb      	ldrb	r3, [r7, #23]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d110      	bne.n	8001834 <MQTT_ReceiveLoop+0x74>
        }
        else
        {
            /* Recalculate remaining time and check if loop should exit. This is
             * done at the end so the loop will run at least a single iteration. */
            elapsedTimeMs = calculateElapsedTime( pContext->getTime(), entryTimeMs );
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001816:	4798      	blx	r3
 8001818:	4603      	mov	r3, r0
 800181a:	6939      	ldr	r1, [r7, #16]
 800181c:	4618      	mov	r0, r3
 800181e:	f7fe ff53 	bl	80006c8 <calculateElapsedTime>
 8001822:	60b8      	str	r0, [r7, #8]

            if( elapsedTimeMs >= timeoutMs )
 8001824:	68ba      	ldr	r2, [r7, #8]
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	429a      	cmp	r2, r3
 800182a:	d207      	bcs.n	800183c <MQTT_ReceiveLoop+0x7c>
            {
                break;
            }

            remainingTimeMs = timeoutMs - elapsedTimeMs;
 800182c:	683a      	ldr	r2, [r7, #0]
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	60fb      	str	r3, [r7, #12]
    while( status == MQTTSuccess )
 8001834:	7dfb      	ldrb	r3, [r7, #23]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d0e1      	beq.n	80017fe <MQTT_ReceiveLoop+0x3e>
 800183a:	e000      	b.n	800183e <MQTT_ReceiveLoop+0x7e>
                break;
 800183c:	bf00      	nop
        }
    }

    return status;
 800183e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001840:	4618      	mov	r0, r3
 8001842:	3718      	adds	r7, #24
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <MQTT_GetPacketId>:

/*-----------------------------------------------------------*/

uint16_t MQTT_GetPacketId( MQTTContext_t * pContext )
{
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
    uint16_t packetId = 0U;
 8001850:	2300      	movs	r3, #0
 8001852:	81fb      	strh	r3, [r7, #14]

    if( pContext != NULL )
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d017      	beq.n	800188a <MQTT_GetPacketId+0x42>
    {
        packetId = pContext->nextPacketId;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8001860:	81fb      	strh	r3, [r7, #14]

        /* A packet ID of zero is not a valid packet ID. When the max ID
         * is reached the next one should start at 1. */
        if( pContext->nextPacketId == ( uint16_t ) UINT16_MAX )
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8001868:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800186c:	4293      	cmp	r3, r2
 800186e:	d104      	bne.n	800187a <MQTT_GetPacketId+0x32>
        {
            pContext->nextPacketId = 1;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2201      	movs	r2, #1
 8001874:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
 8001878:	e007      	b.n	800188a <MQTT_GetPacketId+0x42>
        }
        else
        {
            pContext->nextPacketId++;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8001880:	3301      	adds	r3, #1
 8001882:	b29a      	uxth	r2, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
        }
    }

    return packetId;
 800188a:	89fb      	ldrh	r3, [r7, #14]
}
 800188c:	4618      	mov	r0, r3
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <remainingLengthEncodedSize>:
static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp );

/*-----------------------------------------------------------*/

static size_t remainingLengthEncodedSize( size_t length )
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]

    /* Determine how many bytes are needed to encode length.
     * The values below are taken from the MQTT 3.1.1 spec. */

    /* 1 byte is needed to encode lengths between 0 and 127. */
    if( length < 128U )
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2b7f      	cmp	r3, #127	; 0x7f
 80018a4:	d802      	bhi.n	80018ac <remainingLengthEncodedSize+0x14>
    {
        encodedSize = 1U;
 80018a6:	2301      	movs	r3, #1
 80018a8:	60fb      	str	r3, [r7, #12]
 80018aa:	e00f      	b.n	80018cc <remainingLengthEncodedSize+0x34>
    }
    /* 2 bytes are needed to encode lengths between 128 and 16,383. */
    else if( length < 16384U )
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80018b2:	d202      	bcs.n	80018ba <remainingLengthEncodedSize+0x22>
    {
        encodedSize = 2U;
 80018b4:	2302      	movs	r3, #2
 80018b6:	60fb      	str	r3, [r7, #12]
 80018b8:	e008      	b.n	80018cc <remainingLengthEncodedSize+0x34>
    }
    /* 3 bytes are needed to encode lengths between 16,384 and 2,097,151. */
    else if( length < 2097152U )
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80018c0:	d202      	bcs.n	80018c8 <remainingLengthEncodedSize+0x30>
    {
        encodedSize = 3U;
 80018c2:	2303      	movs	r3, #3
 80018c4:	60fb      	str	r3, [r7, #12]
 80018c6:	e001      	b.n	80018cc <remainingLengthEncodedSize+0x34>
    }
    /* 4 bytes are needed to encode lengths between 2,097,152 and 268,435,455. */
    else
    {
        encodedSize = 4U;
 80018c8:	2304      	movs	r3, #4
 80018ca:	60fb      	str	r3, [r7, #12]

    LogDebug( ( "Encoded size for length %lu is %lu bytes.",
                ( unsigned long ) length,
                ( unsigned long ) encodedSize ) );

    return encodedSize;
 80018cc:	68fb      	ldr	r3, [r7, #12]
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3714      	adds	r7, #20
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
	...

080018dc <encodeRemainingLength>:

/*-----------------------------------------------------------*/

static uint8_t * encodeRemainingLength( uint8_t * pDestination,
                                        size_t length )
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	6039      	str	r1, [r7, #0]
    uint8_t lengthByte;
    uint8_t * pLengthEnd = NULL;
 80018e6:	2300      	movs	r3, #0
 80018e8:	613b      	str	r3, [r7, #16]
    size_t remainingLength = length;
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	60fb      	str	r3, [r7, #12]

    assert( pDestination != NULL );
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d106      	bne.n	8001902 <encodeRemainingLength+0x26>
 80018f4:	4b12      	ldr	r3, [pc, #72]	; (8001940 <encodeRemainingLength+0x64>)
 80018f6:	4a13      	ldr	r2, [pc, #76]	; (8001944 <encodeRemainingLength+0x68>)
 80018f8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80018fc:	4812      	ldr	r0, [pc, #72]	; (8001948 <encodeRemainingLength+0x6c>)
 80018fe:	f00b f8df 	bl	800cac0 <__assert_func>

    pLengthEnd = pDestination;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	613b      	str	r3, [r7, #16]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        lengthByte = ( uint8_t ) ( remainingLength % 128U );
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	b2db      	uxtb	r3, r3
 800190a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800190e:	75fb      	strb	r3, [r7, #23]
        remainingLength = remainingLength / 128U;
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	09db      	lsrs	r3, r3, #7
 8001914:	60fb      	str	r3, [r7, #12]

        /* Set the high bit of this byte, indicating that there's more data. */
        if( remainingLength > 0U )
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d003      	beq.n	8001924 <encodeRemainingLength+0x48>
        {
            UINT8_SET_BIT( lengthByte, 7 );
 800191c:	7dfb      	ldrb	r3, [r7, #23]
 800191e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001922:	75fb      	strb	r3, [r7, #23]
        }

        /* Output a single encoded byte. */
        *pLengthEnd = lengthByte;
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	7dfa      	ldrb	r2, [r7, #23]
 8001928:	701a      	strb	r2, [r3, #0]
        pLengthEnd++;
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	3301      	adds	r3, #1
 800192e:	613b      	str	r3, [r7, #16]
    } while( remainingLength > 0U );
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d1e7      	bne.n	8001906 <encodeRemainingLength+0x2a>

    return pLengthEnd;
 8001936:	693b      	ldr	r3, [r7, #16]
}
 8001938:	4618      	mov	r0, r3
 800193a:	3718      	adds	r7, #24
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	0800e5b8 	.word	0x0800e5b8
 8001944:	0800f210 	.word	0x0800f210
 8001948:	0800e5d0 	.word	0x0800e5d0

0800194c <encodeString>:
/*-----------------------------------------------------------*/

static uint8_t * encodeString( uint8_t * pDestination,
                               const char * pSource,
                               uint16_t sourceLength )
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b086      	sub	sp, #24
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	60b9      	str	r1, [r7, #8]
 8001956:	4613      	mov	r3, r2
 8001958:	80fb      	strh	r3, [r7, #6]
    uint8_t * pBuffer = NULL;
 800195a:	2300      	movs	r3, #0
 800195c:	617b      	str	r3, [r7, #20]

    /* Typecast const char * typed source buffer to const uint8_t *.
     * This is to use same type buffers in memcpy. */
    const uint8_t * pSourceBuffer = ( const uint8_t * ) pSource;
 800195e:	68bb      	ldr	r3, [r7, #8]
 8001960:	613b      	str	r3, [r7, #16]

    assert( pDestination != NULL );
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d106      	bne.n	8001976 <encodeString+0x2a>
 8001968:	4b15      	ldr	r3, [pc, #84]	; (80019c0 <encodeString+0x74>)
 800196a:	4a16      	ldr	r2, [pc, #88]	; (80019c4 <encodeString+0x78>)
 800196c:	f240 11fd 	movw	r1, #509	; 0x1fd
 8001970:	4815      	ldr	r0, [pc, #84]	; (80019c8 <encodeString+0x7c>)
 8001972:	f00b f8a5 	bl	800cac0 <__assert_func>

    pBuffer = pDestination;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	617b      	str	r3, [r7, #20]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pBuffer = UINT16_HIGH_BYTE( sourceLength );
 800197a:	88fb      	ldrh	r3, [r7, #6]
 800197c:	0a1b      	lsrs	r3, r3, #8
 800197e:	b29b      	uxth	r3, r3
 8001980:	b2da      	uxtb	r2, r3
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	3301      	adds	r3, #1
 800198a:	617b      	str	r3, [r7, #20]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pBuffer = UINT16_LOW_BYTE( sourceLength );
 800198c:	88fb      	ldrh	r3, [r7, #6]
 800198e:	b2da      	uxtb	r2, r3
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	3301      	adds	r3, #1
 8001998:	617b      	str	r3, [r7, #20]

    /* Copy the string into pBuffer. */
    if( pSourceBuffer != NULL )
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d005      	beq.n	80019ac <encodeString+0x60>
    {
        ( void ) memcpy( pBuffer, pSourceBuffer, sourceLength );
 80019a0:	88fb      	ldrh	r3, [r7, #6]
 80019a2:	461a      	mov	r2, r3
 80019a4:	6939      	ldr	r1, [r7, #16]
 80019a6:	6978      	ldr	r0, [r7, #20]
 80019a8:	f00b f8e4 	bl	800cb74 <memcpy>
    }

    /* Return the pointer to the end of the encoded string. */
    pBuffer += sourceLength;
 80019ac:	88fb      	ldrh	r3, [r7, #6]
 80019ae:	697a      	ldr	r2, [r7, #20]
 80019b0:	4413      	add	r3, r2
 80019b2:	617b      	str	r3, [r7, #20]

    return pBuffer;
 80019b4:	697b      	ldr	r3, [r7, #20]
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3718      	adds	r7, #24
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	0800e5b8 	.word	0x0800e5b8
 80019c4:	0800f228 	.word	0x0800f228
 80019c8:	0800e5d0 	.word	0x0800e5d0

080019cc <calculatePublishPacketSize>:
/*-----------------------------------------------------------*/

static bool calculatePublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b088      	sub	sp, #32
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	60b9      	str	r1, [r7, #8]
 80019d6:	607a      	str	r2, [r7, #4]
    bool status = true;
 80019d8:	2301      	movs	r3, #1
 80019da:	77fb      	strb	r3, [r7, #31]
    size_t packetSize = 0, payloadLimit = 0;
 80019dc:	2300      	movs	r3, #0
 80019de:	61bb      	str	r3, [r7, #24]
 80019e0:	2300      	movs	r3, #0
 80019e2:	617b      	str	r3, [r7, #20]

    assert( pPublishInfo != NULL );
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d106      	bne.n	80019f8 <calculatePublishPacketSize+0x2c>
 80019ea:	4b2e      	ldr	r3, [pc, #184]	; (8001aa4 <calculatePublishPacketSize+0xd8>)
 80019ec:	4a2e      	ldr	r2, [pc, #184]	; (8001aa8 <calculatePublishPacketSize+0xdc>)
 80019ee:	f240 211e 	movw	r1, #542	; 0x21e
 80019f2:	482e      	ldr	r0, [pc, #184]	; (8001aac <calculatePublishPacketSize+0xe0>)
 80019f4:	f00b f864 	bl	800cac0 <__assert_func>
    assert( pRemainingLength != NULL );
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d106      	bne.n	8001a0c <calculatePublishPacketSize+0x40>
 80019fe:	4b2c      	ldr	r3, [pc, #176]	; (8001ab0 <calculatePublishPacketSize+0xe4>)
 8001a00:	4a29      	ldr	r2, [pc, #164]	; (8001aa8 <calculatePublishPacketSize+0xdc>)
 8001a02:	f240 211f 	movw	r1, #543	; 0x21f
 8001a06:	4829      	ldr	r0, [pc, #164]	; (8001aac <calculatePublishPacketSize+0xe0>)
 8001a08:	f00b f85a 	bl	800cac0 <__assert_func>
    assert( pPacketSize != NULL );
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d106      	bne.n	8001a20 <calculatePublishPacketSize+0x54>
 8001a12:	4b28      	ldr	r3, [pc, #160]	; (8001ab4 <calculatePublishPacketSize+0xe8>)
 8001a14:	4a24      	ldr	r2, [pc, #144]	; (8001aa8 <calculatePublishPacketSize+0xdc>)
 8001a16:	f44f 7108 	mov.w	r1, #544	; 0x220
 8001a1a:	4824      	ldr	r0, [pc, #144]	; (8001aac <calculatePublishPacketSize+0xe0>)
 8001a1c:	f00b f850 	bl	800cac0 <__assert_func>

    /* The variable header of a PUBLISH packet always contains the topic name.
     * The first 2 bytes of UTF-8 string contains length of the string.
     */
    packetSize += pPublishInfo->topicNameLength + sizeof( uint16_t );
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	891b      	ldrh	r3, [r3, #8]
 8001a24:	461a      	mov	r2, r3
 8001a26:	69bb      	ldr	r3, [r7, #24]
 8001a28:	4413      	add	r3, r2
 8001a2a:	3302      	adds	r3, #2
 8001a2c:	61bb      	str	r3, [r7, #24]

    /* The variable header of a QoS 1 or 2 PUBLISH packet contains a 2-byte
     * packet identifier. */
    if( pPublishInfo->qos > MQTTQoS0 )
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d002      	beq.n	8001a3c <calculatePublishPacketSize+0x70>
    {
        packetSize += sizeof( uint16_t );
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	3302      	adds	r3, #2
 8001a3a:	61bb      	str	r3, [r7, #24]
    }

    /* Calculate the maximum allowed size of the payload for the given parameters.
     * This calculation excludes the "Remaining length" encoding, whose size is not
     * yet known. */
    payloadLimit = MQTT_MAX_REMAINING_LENGTH - packetSize - 1U;
 8001a3c:	69ba      	ldr	r2, [r7, #24]
 8001a3e:	4b1e      	ldr	r3, [pc, #120]	; (8001ab8 <calculatePublishPacketSize+0xec>)
 8001a40:	1a9b      	subs	r3, r3, r2
 8001a42:	617b      	str	r3, [r7, #20]

    /* Ensure that the given payload fits within the calculated limit. */
    if( pPublishInfo->payloadLength > payloadLimit )
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	691b      	ldr	r3, [r3, #16]
 8001a48:	697a      	ldr	r2, [r7, #20]
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	d202      	bcs.n	8001a54 <calculatePublishPacketSize+0x88>
                    "%lu so as not to exceed the maximum "
                    "remaining length of MQTT 3.1.1 packet( %lu ).",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    ( unsigned long ) payloadLimit,
                    MQTT_MAX_REMAINING_LENGTH ) );
        status = false;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	77fb      	strb	r3, [r7, #31]
 8001a52:	e021      	b.n	8001a98 <calculatePublishPacketSize+0xcc>
    }
    else
    {
        /* Add the length of the PUBLISH payload. At this point, the "Remaining length"
         * has been calculated. */
        packetSize += pPublishInfo->payloadLength;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	691b      	ldr	r3, [r3, #16]
 8001a58:	69ba      	ldr	r2, [r7, #24]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	61bb      	str	r3, [r7, #24]

        /* Now that the "Remaining length" is known, recalculate the payload limit
         * based on the size of its encoding. */
        payloadLimit -= remainingLengthEncodedSize( packetSize );
 8001a5e:	69b8      	ldr	r0, [r7, #24]
 8001a60:	f7ff ff1a 	bl	8001898 <remainingLengthEncodedSize>
 8001a64:	4602      	mov	r2, r0
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	1a9b      	subs	r3, r3, r2
 8001a6a:	617b      	str	r3, [r7, #20]

        /* Check that the given payload fits within the size allowed by MQTT spec. */
        if( pPublishInfo->payloadLength > payloadLimit )
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	691b      	ldr	r3, [r3, #16]
 8001a70:	697a      	ldr	r2, [r7, #20]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d202      	bcs.n	8001a7c <calculatePublishPacketSize+0xb0>
                        "%lu so as not to exceed the maximum "
                        "remaining length of MQTT 3.1.1 packet( %lu ).",
                        ( unsigned long ) pPublishInfo->payloadLength,
                        ( unsigned long ) payloadLimit,
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = false;
 8001a76:	2300      	movs	r3, #0
 8001a78:	77fb      	strb	r3, [r7, #31]
 8001a7a:	e00d      	b.n	8001a98 <calculatePublishPacketSize+0xcc>
        }
        else
        {
            /* Set the "Remaining length" output parameter and calculate the full
             * size of the PUBLISH packet. */
            *pRemainingLength = packetSize;
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	69ba      	ldr	r2, [r7, #24]
 8001a80:	601a      	str	r2, [r3, #0]

            packetSize += 1U + remainingLengthEncodedSize( packetSize );
 8001a82:	69b8      	ldr	r0, [r7, #24]
 8001a84:	f7ff ff08 	bl	8001898 <remainingLengthEncodedSize>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	69ba      	ldr	r2, [r7, #24]
 8001a8e:	4413      	add	r3, r2
 8001a90:	61bb      	str	r3, [r7, #24]
            *pPacketSize = packetSize;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	69ba      	ldr	r2, [r7, #24]
 8001a96:	601a      	str	r2, [r3, #0]
    }

    LogDebug( ( "PUBLISH packet remaining length=%lu and packet size=%lu.",
                ( unsigned long ) *pRemainingLength,
                ( unsigned long ) *pPacketSize ) );
    return status;
 8001a98:	7ffb      	ldrb	r3, [r7, #31]
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3720      	adds	r7, #32
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	0800e5f4 	.word	0x0800e5f4
 8001aa8:	0800f238 	.word	0x0800f238
 8001aac:	0800e5d0 	.word	0x0800e5d0
 8001ab0:	0800e60c 	.word	0x0800e60c
 8001ab4:	0800e628 	.word	0x0800e628
 8001ab8:	0ffffffe 	.word	0x0ffffffe

08001abc <serializePublishCommon>:
static void serializePublishCommon( const MQTTPublishInfo_t * pPublishInfo,
                                    size_t remainingLength,
                                    uint16_t packetIdentifier,
                                    const MQTTFixedBuffer_t * pFixedBuffer,
                                    bool serializePayload )
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b088      	sub	sp, #32
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	603b      	str	r3, [r7, #0]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	80fb      	strh	r3, [r7, #6]
    uint8_t * pIndex = NULL;
 8001acc:	2300      	movs	r3, #0
 8001ace:	61fb      	str	r3, [r7, #28]
    const uint8_t * pPayloadBuffer = NULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	617b      	str	r3, [r7, #20]

    /* The first byte of a PUBLISH packet contains the packet type and flags. */
    uint8_t publishFlags = MQTT_PACKET_TYPE_PUBLISH;
 8001ad4:	2330      	movs	r3, #48	; 0x30
 8001ad6:	76fb      	strb	r3, [r7, #27]

    assert( pPublishInfo != NULL );
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d106      	bne.n	8001aec <serializePublishCommon+0x30>
 8001ade:	4b57      	ldr	r3, [pc, #348]	; (8001c3c <serializePublishCommon+0x180>)
 8001ae0:	4a57      	ldr	r2, [pc, #348]	; (8001c40 <serializePublishCommon+0x184>)
 8001ae2:	f240 2172 	movw	r1, #626	; 0x272
 8001ae6:	4857      	ldr	r0, [pc, #348]	; (8001c44 <serializePublishCommon+0x188>)
 8001ae8:	f00a ffea 	bl	800cac0 <__assert_func>
    assert( pFixedBuffer != NULL );
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d106      	bne.n	8001b00 <serializePublishCommon+0x44>
 8001af2:	4b55      	ldr	r3, [pc, #340]	; (8001c48 <serializePublishCommon+0x18c>)
 8001af4:	4a52      	ldr	r2, [pc, #328]	; (8001c40 <serializePublishCommon+0x184>)
 8001af6:	f240 2173 	movw	r1, #627	; 0x273
 8001afa:	4852      	ldr	r0, [pc, #328]	; (8001c44 <serializePublishCommon+0x188>)
 8001afc:	f00a ffe0 	bl	800cac0 <__assert_func>
    assert( pFixedBuffer->pBuffer != NULL );
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d106      	bne.n	8001b16 <serializePublishCommon+0x5a>
 8001b08:	4b50      	ldr	r3, [pc, #320]	; (8001c4c <serializePublishCommon+0x190>)
 8001b0a:	4a4d      	ldr	r2, [pc, #308]	; (8001c40 <serializePublishCommon+0x184>)
 8001b0c:	f44f 711d 	mov.w	r1, #628	; 0x274
 8001b10:	484c      	ldr	r0, [pc, #304]	; (8001c44 <serializePublishCommon+0x188>)
 8001b12:	f00a ffd5 	bl	800cac0 <__assert_func>
    /* Packet Id should be non zero for Qos 1 and Qos 2. */
    assert( ( pPublishInfo->qos == MQTTQoS0 ) || ( packetIdentifier != 0U ) );
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d009      	beq.n	8001b32 <serializePublishCommon+0x76>
 8001b1e:	88fb      	ldrh	r3, [r7, #6]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d106      	bne.n	8001b32 <serializePublishCommon+0x76>
 8001b24:	4b4a      	ldr	r3, [pc, #296]	; (8001c50 <serializePublishCommon+0x194>)
 8001b26:	4a46      	ldr	r2, [pc, #280]	; (8001c40 <serializePublishCommon+0x184>)
 8001b28:	f240 2176 	movw	r1, #630	; 0x276
 8001b2c:	4845      	ldr	r0, [pc, #276]	; (8001c44 <serializePublishCommon+0x188>)
 8001b2e:	f00a ffc7 	bl	800cac0 <__assert_func>
    /* Duplicate flag should be set only for Qos 1 or Qos 2. */
    assert( ( pPublishInfo->dup != true ) || ( pPublishInfo->qos != MQTTQoS0 ) );
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	789b      	ldrb	r3, [r3, #2]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d00a      	beq.n	8001b50 <serializePublishCommon+0x94>
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d106      	bne.n	8001b50 <serializePublishCommon+0x94>
 8001b42:	4b44      	ldr	r3, [pc, #272]	; (8001c54 <serializePublishCommon+0x198>)
 8001b44:	4a3e      	ldr	r2, [pc, #248]	; (8001c40 <serializePublishCommon+0x184>)
 8001b46:	f44f 711e 	mov.w	r1, #632	; 0x278
 8001b4a:	483e      	ldr	r0, [pc, #248]	; (8001c44 <serializePublishCommon+0x188>)
 8001b4c:	f00a ffb8 	bl	800cac0 <__assert_func>

    /* Get the start address of the buffer. */
    pIndex = pFixedBuffer->pBuffer;
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	61fb      	str	r3, [r7, #28]

    if( pPublishInfo->qos == MQTTQoS1 )
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d104      	bne.n	8001b68 <serializePublishCommon+0xac>
    {
        LogDebug( ( "Adding QoS as QoS1 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 );
 8001b5e:	7efb      	ldrb	r3, [r7, #27]
 8001b60:	f043 0302 	orr.w	r3, r3, #2
 8001b64:	76fb      	strb	r3, [r7, #27]
 8001b66:	e007      	b.n	8001b78 <serializePublishCommon+0xbc>
    }
    else if( pPublishInfo->qos == MQTTQoS2 )
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d103      	bne.n	8001b78 <serializePublishCommon+0xbc>
    {
        LogDebug( ( "Adding QoS as QoS2 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 );
 8001b70:	7efb      	ldrb	r3, [r7, #27]
 8001b72:	f043 0304 	orr.w	r3, r3, #4
 8001b76:	76fb      	strb	r3, [r7, #27]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( pPublishInfo->retain == true )
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	785b      	ldrb	r3, [r3, #1]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d003      	beq.n	8001b88 <serializePublishCommon+0xcc>
    {
        LogDebug( ( "Adding retain bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 8001b80:	7efb      	ldrb	r3, [r7, #27]
 8001b82:	f043 0301 	orr.w	r3, r3, #1
 8001b86:	76fb      	strb	r3, [r7, #27]
    }

    if( pPublishInfo->dup == true )
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	789b      	ldrb	r3, [r3, #2]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d003      	beq.n	8001b98 <serializePublishCommon+0xdc>
    {
        LogDebug( ( "Adding dup bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 8001b90:	7efb      	ldrb	r3, [r7, #27]
 8001b92:	f043 0308 	orr.w	r3, r3, #8
 8001b96:	76fb      	strb	r3, [r7, #27]
    }

    *pIndex = publishFlags;
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	7efa      	ldrb	r2, [r7, #27]
 8001b9c:	701a      	strb	r2, [r3, #0]
    pIndex++;
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	61fb      	str	r3, [r7, #28]

    /* The "Remaining length" is encoded from the second byte. */
    pIndex = encodeRemainingLength( pIndex, remainingLength );
 8001ba4:	68b9      	ldr	r1, [r7, #8]
 8001ba6:	69f8      	ldr	r0, [r7, #28]
 8001ba8:	f7ff fe98 	bl	80018dc <encodeRemainingLength>
 8001bac:	61f8      	str	r0, [r7, #28]

    /* The topic name is placed after the "Remaining length". */
    pIndex = encodeString( pIndex,
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	6859      	ldr	r1, [r3, #4]
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	891b      	ldrh	r3, [r3, #8]
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	69f8      	ldr	r0, [r7, #28]
 8001bba:	f7ff fec7 	bl	800194c <encodeString>
 8001bbe:	61f8      	str	r0, [r7, #28]
                           pPublishInfo->pTopicName,
                           pPublishInfo->topicNameLength );

    /* A packet identifier is required for QoS 1 and 2 messages. */
    if( pPublishInfo->qos > MQTTQoS0 )
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d00d      	beq.n	8001be4 <serializePublishCommon+0x128>
    {
        LogDebug( ( "Adding packet Id in PUBLISH packet." ) );
        /* Place the packet identifier into the PUBLISH packet. */
        *pIndex = UINT16_HIGH_BYTE( packetIdentifier );
 8001bc8:	88fb      	ldrh	r3, [r7, #6]
 8001bca:	0a1b      	lsrs	r3, r3, #8
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	b2da      	uxtb	r2, r3
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	701a      	strb	r2, [r3, #0]
        *( pIndex + 1 ) = UINT16_LOW_BYTE( packetIdentifier );
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	88fa      	ldrh	r2, [r7, #6]
 8001bda:	b2d2      	uxtb	r2, r2
 8001bdc:	701a      	strb	r2, [r3, #0]
        pIndex += 2;
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	3302      	adds	r3, #2
 8001be2:	61fb      	str	r3, [r7, #28]

    /* The payload is placed after the packet identifier.
     * Payload is copied over only if required by the flag serializePayload.
     * This will help reduce an unnecessary copy of the payload into the buffer.
     */
    if( ( pPublishInfo->payloadLength > 0U ) &&
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	691b      	ldr	r3, [r3, #16]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d012      	beq.n	8001c12 <serializePublishCommon+0x156>
 8001bec:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d00e      	beq.n	8001c12 <serializePublishCommon+0x156>
        LogDebug( ( "Copying PUBLISH payload of length =%lu to buffer",
                    ( unsigned long ) pPublishInfo->payloadLength ) );

        /* Typecast const void * typed payload buffer to const uint8_t *.
         * This is to use same type buffers in memcpy. */
        pPayloadBuffer = ( const uint8_t * ) pPublishInfo->pPayload;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	617b      	str	r3, [r7, #20]

        ( void ) memcpy( pIndex, pPayloadBuffer, pPublishInfo->payloadLength );
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	691b      	ldr	r3, [r3, #16]
 8001bfe:	461a      	mov	r2, r3
 8001c00:	6979      	ldr	r1, [r7, #20]
 8001c02:	69f8      	ldr	r0, [r7, #28]
 8001c04:	f00a ffb6 	bl	800cb74 <memcpy>
        pIndex += pPublishInfo->payloadLength;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	691b      	ldr	r3, [r3, #16]
 8001c0c:	69fa      	ldr	r2, [r7, #28]
 8001c0e:	4413      	add	r3, r2
 8001c10:	61fb      	str	r3, [r7, #28]
    }

    /* Ensure that the difference between the end and beginning of the buffer
     * is less than the buffer size. */
    assert( ( ( size_t ) ( pIndex - pFixedBuffer->pBuffer ) ) <= pFixedBuffer->size );
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	69fa      	ldr	r2, [r7, #28]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d906      	bls.n	8001c32 <serializePublishCommon+0x176>
 8001c24:	4b0c      	ldr	r3, [pc, #48]	; (8001c58 <serializePublishCommon+0x19c>)
 8001c26:	4a06      	ldr	r2, [pc, #24]	; (8001c40 <serializePublishCommon+0x184>)
 8001c28:	f240 21c1 	movw	r1, #705	; 0x2c1
 8001c2c:	4805      	ldr	r0, [pc, #20]	; (8001c44 <serializePublishCommon+0x188>)
 8001c2e:	f00a ff47 	bl	800cac0 <__assert_func>
}
 8001c32:	bf00      	nop
 8001c34:	3720      	adds	r7, #32
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	0800e5f4 	.word	0x0800e5f4
 8001c40:	0800f254 	.word	0x0800f254
 8001c44:	0800e5d0 	.word	0x0800e5d0
 8001c48:	0800e63c 	.word	0x0800e63c
 8001c4c:	0800e654 	.word	0x0800e654
 8001c50:	0800e674 	.word	0x0800e674
 8001c54:	0800e6b4 	.word	0x0800e6b4
 8001c58:	0800e6f8 	.word	0x0800e6f8

08001c5c <getRemainingLength>:

static size_t getRemainingLength( TransportRecv_t recvFunc,
                                  NetworkContext_t * pNetworkContext )
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b088      	sub	sp, #32
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
    size_t remainingLength = 0, multiplier = 1, bytesDecoded = 0, expectedSize = 0;
 8001c66:	2300      	movs	r3, #0
 8001c68:	61fb      	str	r3, [r7, #28]
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	61bb      	str	r3, [r7, #24]
 8001c6e:	2300      	movs	r3, #0
 8001c70:	617b      	str	r3, [r7, #20]
 8001c72:	2300      	movs	r3, #0
 8001c74:	613b      	str	r3, [r7, #16]
    uint8_t encodedByte = 0;
 8001c76:	2300      	movs	r3, #0
 8001c78:	72fb      	strb	r3, [r7, #11]
    int32_t bytesReceived = 0;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60fb      	str	r3, [r7, #12]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001c84:	d903      	bls.n	8001c8e <getRemainingLength+0x32>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 8001c86:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001c8a:	61fb      	str	r3, [r7, #28]
 8001c8c:	e01c      	b.n	8001cc8 <getRemainingLength+0x6c>
        }
        else
        {
            bytesReceived = recvFunc( pNetworkContext, &encodedByte, 1U );
 8001c8e:	f107 010b 	add.w	r1, r7, #11
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2201      	movs	r2, #1
 8001c96:	6838      	ldr	r0, [r7, #0]
 8001c98:	4798      	blx	r3
 8001c9a:	60f8      	str	r0, [r7, #12]

            if( bytesReceived == 1 )
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d10f      	bne.n	8001cc2 <getRemainingLength+0x66>
            {
                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 8001ca2:	7afb      	ldrb	r3, [r7, #11]
 8001ca4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ca8:	69ba      	ldr	r2, [r7, #24]
 8001caa:	fb02 f303 	mul.w	r3, r2, r3
 8001cae:	69fa      	ldr	r2, [r7, #28]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	61fb      	str	r3, [r7, #28]
                multiplier *= 128U;
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	01db      	lsls	r3, r3, #7
 8001cb8:	61bb      	str	r3, [r7, #24]
                bytesDecoded++;
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	617b      	str	r3, [r7, #20]
 8001cc0:	e002      	b.n	8001cc8 <getRemainingLength+0x6c>
            }
            else
            {
                remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 8001cc2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001cc6:	61fb      	str	r3, [r7, #28]
            }
        }

        if( remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001cce:	d004      	beq.n	8001cda <getRemainingLength+0x7e>
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 8001cd0:	7afb      	ldrb	r3, [r7, #11]
 8001cd2:	b25b      	sxtb	r3, r3
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	dbd2      	blt.n	8001c7e <getRemainingLength+0x22>
 8001cd8:	e000      	b.n	8001cdc <getRemainingLength+0x80>
            break;
 8001cda:	bf00      	nop

    /* Check that the decoded remaining length conforms to the MQTT specification. */
    if( remainingLength != MQTT_REMAINING_LENGTH_INVALID )
 8001cdc:	69fb      	ldr	r3, [r7, #28]
 8001cde:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001ce2:	d00a      	beq.n	8001cfa <getRemainingLength+0x9e>
    {
        expectedSize = remainingLengthEncodedSize( remainingLength );
 8001ce4:	69f8      	ldr	r0, [r7, #28]
 8001ce6:	f7ff fdd7 	bl	8001898 <remainingLengthEncodedSize>
 8001cea:	6138      	str	r0, [r7, #16]

        if( bytesDecoded != expectedSize )
 8001cec:	697a      	ldr	r2, [r7, #20]
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d002      	beq.n	8001cfa <getRemainingLength+0x9e>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 8001cf4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001cf8:	61fb      	str	r3, [r7, #28]
        }
    }

    return remainingLength;
 8001cfa:	69fb      	ldr	r3, [r7, #28]
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3720      	adds	r7, #32
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <incomingPacketValid>:

/*-----------------------------------------------------------*/

static bool incomingPacketValid( uint8_t packetType )
{
 8001d04:	b480      	push	{r7}
 8001d06:	b085      	sub	sp, #20
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	71fb      	strb	r3, [r7, #7]
    bool status = false;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	73fb      	strb	r3, [r7, #15]

    /* Check packet type. Mask out lower bits to ignore flags. */
    switch( packetType & 0xF0U )
 8001d12:	79fb      	ldrb	r3, [r7, #7]
 8001d14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d18:	2bd0      	cmp	r3, #208	; 0xd0
 8001d1a:	d01d      	beq.n	8001d58 <incomingPacketValid+0x54>
 8001d1c:	2bd0      	cmp	r3, #208	; 0xd0
 8001d1e:	d826      	bhi.n	8001d6e <incomingPacketValid+0x6a>
 8001d20:	2bb0      	cmp	r3, #176	; 0xb0
 8001d22:	d019      	beq.n	8001d58 <incomingPacketValid+0x54>
 8001d24:	2bb0      	cmp	r3, #176	; 0xb0
 8001d26:	d822      	bhi.n	8001d6e <incomingPacketValid+0x6a>
 8001d28:	2b90      	cmp	r3, #144	; 0x90
 8001d2a:	d015      	beq.n	8001d58 <incomingPacketValid+0x54>
 8001d2c:	2b90      	cmp	r3, #144	; 0x90
 8001d2e:	d81e      	bhi.n	8001d6e <incomingPacketValid+0x6a>
 8001d30:	2b70      	cmp	r3, #112	; 0x70
 8001d32:	d011      	beq.n	8001d58 <incomingPacketValid+0x54>
 8001d34:	2b70      	cmp	r3, #112	; 0x70
 8001d36:	d81a      	bhi.n	8001d6e <incomingPacketValid+0x6a>
 8001d38:	2b60      	cmp	r3, #96	; 0x60
 8001d3a:	d010      	beq.n	8001d5e <incomingPacketValid+0x5a>
 8001d3c:	2b60      	cmp	r3, #96	; 0x60
 8001d3e:	d816      	bhi.n	8001d6e <incomingPacketValid+0x6a>
 8001d40:	2b50      	cmp	r3, #80	; 0x50
 8001d42:	d009      	beq.n	8001d58 <incomingPacketValid+0x54>
 8001d44:	2b50      	cmp	r3, #80	; 0x50
 8001d46:	d812      	bhi.n	8001d6e <incomingPacketValid+0x6a>
 8001d48:	2b40      	cmp	r3, #64	; 0x40
 8001d4a:	d005      	beq.n	8001d58 <incomingPacketValid+0x54>
 8001d4c:	2b40      	cmp	r3, #64	; 0x40
 8001d4e:	d80e      	bhi.n	8001d6e <incomingPacketValid+0x6a>
 8001d50:	2b20      	cmp	r3, #32
 8001d52:	d001      	beq.n	8001d58 <incomingPacketValid+0x54>
 8001d54:	2b30      	cmp	r3, #48	; 0x30
 8001d56:	d10a      	bne.n	8001d6e <incomingPacketValid+0x6a>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBCOMP:
        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
        case MQTT_PACKET_TYPE_PINGRESP:
            status = true;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	73fb      	strb	r3, [r7, #15]
            break;
 8001d5c:	e00a      	b.n	8001d74 <incomingPacketValid+0x70>

        case ( MQTT_PACKET_TYPE_PUBREL & 0xF0U ):

            /* The second bit of a PUBREL must be set. */
            if( ( packetType & 0x02U ) > 0U )
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	f003 0302 	and.w	r3, r3, #2
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d004      	beq.n	8001d72 <incomingPacketValid+0x6e>
            {
                status = true;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	73fb      	strb	r3, [r7, #15]
            }

            break;
 8001d6c:	e001      	b.n	8001d72 <incomingPacketValid+0x6e>

        /* Any other packet type is invalid. */
        default:
            LogWarn( ( "Incoming packet invalid: Packet type=%u.",
                       ( unsigned int ) packetType ) );
            break;
 8001d6e:	bf00      	nop
 8001d70:	e000      	b.n	8001d74 <incomingPacketValid+0x70>
            break;
 8001d72:	bf00      	nop
    }

    return status;
 8001d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3714      	adds	r7, #20
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr

08001d82 <checkPublishRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t checkPublishRemainingLength( size_t remainingLength,
                                                 MQTTQoS_t qos,
                                                 size_t qos0Minimum )
{
 8001d82:	b480      	push	{r7}
 8001d84:	b087      	sub	sp, #28
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	60f8      	str	r0, [r7, #12]
 8001d8a:	460b      	mov	r3, r1
 8001d8c:	607a      	str	r2, [r7, #4]
 8001d8e:	72fb      	strb	r3, [r7, #11]
    MQTTStatus_t status = MQTTSuccess;
 8001d90:	2300      	movs	r3, #0
 8001d92:	75fb      	strb	r3, [r7, #23]

    /* Sanity checks for "Remaining length". */
    if( qos == MQTTQoS0 )
 8001d94:	7afb      	ldrb	r3, [r7, #11]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d106      	bne.n	8001da8 <checkPublishRemainingLength+0x26>
    {
        /* Check that the "Remaining length" is greater than the minimum. */
        if( remainingLength < qos0Minimum )
 8001d9a:	68fa      	ldr	r2, [r7, #12]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d209      	bcs.n	8001db6 <checkPublishRemainingLength+0x34>
        {
            LogDebug( ( "QoS 0 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) qos0Minimum ) );

            status = MQTTBadResponse;
 8001da2:	2305      	movs	r3, #5
 8001da4:	75fb      	strb	r3, [r7, #23]
 8001da6:	e006      	b.n	8001db6 <checkPublishRemainingLength+0x34>
    else
    {
        /* Check that the "Remaining length" is greater than the minimum. For
         * QoS 1 or 2, this will be two bytes greater than for QoS 0 due to the
         * packet identifier. */
        if( remainingLength < ( qos0Minimum + 2U ) )
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	3302      	adds	r3, #2
 8001dac:	68fa      	ldr	r2, [r7, #12]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d201      	bcs.n	8001db6 <checkPublishRemainingLength+0x34>
        {
            LogDebug( ( "QoS 1 or 2 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) ( qos0Minimum + 2U ) ) );

            status = MQTTBadResponse;
 8001db2:	2305      	movs	r3, #5
 8001db4:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 8001db6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	371c      	adds	r7, #28
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr

08001dc4 <processPublishFlags>:

/*-----------------------------------------------------------*/

static MQTTStatus_t processPublishFlags( uint8_t publishFlags,
                                         MQTTPublishInfo_t * pPublishInfo )
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	4603      	mov	r3, r0
 8001dcc:	6039      	str	r1, [r7, #0]
 8001dce:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	73fb      	strb	r3, [r7, #15]

    assert( pPublishInfo != NULL );
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d106      	bne.n	8001de8 <processPublishFlags+0x24>
 8001dda:	4b20      	ldr	r3, [pc, #128]	; (8001e5c <processPublishFlags+0x98>)
 8001ddc:	4a20      	ldr	r2, [pc, #128]	; (8001e60 <processPublishFlags+0x9c>)
 8001dde:	f240 314b 	movw	r1, #843	; 0x34b
 8001de2:	4820      	ldr	r0, [pc, #128]	; (8001e64 <processPublishFlags+0xa0>)
 8001de4:	f00a fe6c 	bl	800cac0 <__assert_func>

    /* Check for QoS 2. */
    if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 ) )
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	f003 0304 	and.w	r3, r3, #4
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d00b      	beq.n	8001e0a <processPublishFlags+0x46>
    {
        /* PUBLISH packet is invalid if both QoS 1 and QoS 2 bits are set. */
        if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 8001df2:	79fb      	ldrb	r3, [r7, #7]
 8001df4:	f003 0302 	and.w	r3, r3, #2
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d002      	beq.n	8001e02 <processPublishFlags+0x3e>
        {
            LogDebug( ( "Bad QoS: 3." ) );

            status = MQTTBadResponse;
 8001dfc:	2305      	movs	r3, #5
 8001dfe:	73fb      	strb	r3, [r7, #15]
 8001e00:	e00f      	b.n	8001e22 <processPublishFlags+0x5e>
        }
        else
        {
            pPublishInfo->qos = MQTTQoS2;
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	2202      	movs	r2, #2
 8001e06:	701a      	strb	r2, [r3, #0]
 8001e08:	e00b      	b.n	8001e22 <processPublishFlags+0x5e>
        }
    }
    /* Check for QoS 1. */
    else if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 8001e0a:	79fb      	ldrb	r3, [r7, #7]
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d003      	beq.n	8001e1c <processPublishFlags+0x58>
    {
        pPublishInfo->qos = MQTTQoS1;
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	2201      	movs	r2, #1
 8001e18:	701a      	strb	r2, [r3, #0]
 8001e1a:	e002      	b.n	8001e22 <processPublishFlags+0x5e>
    }
    /* If the PUBLISH isn't QoS 1 or 2, then it's QoS 0. */
    else
    {
        pPublishInfo->qos = MQTTQoS0;
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 8001e22:	7bfb      	ldrb	r3, [r7, #15]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d114      	bne.n	8001e52 <processPublishFlags+0x8e>
    {
        LogDebug( ( "QoS is %d.", ( int ) pPublishInfo->qos ) );

        /* Parse the Retain bit. */
        pPublishInfo->retain = ( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN ) ) ? true : false;
 8001e28:	79fb      	ldrb	r3, [r7, #7]
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	bf14      	ite	ne
 8001e32:	2301      	movne	r3, #1
 8001e34:	2300      	moveq	r3, #0
 8001e36:	b2da      	uxtb	r2, r3
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	705a      	strb	r2, [r3, #1]

        LogDebug( ( "Retain bit is %d.", ( int ) pPublishInfo->retain ) );

        /* Parse the DUP bit. */
        pPublishInfo->dup = ( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP ) ) ? true : false;
 8001e3c:	79fb      	ldrb	r3, [r7, #7]
 8001e3e:	08db      	lsrs	r3, r3, #3
 8001e40:	f003 0301 	and.w	r3, r3, #1
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	bf14      	ite	ne
 8001e48:	2301      	movne	r3, #1
 8001e4a:	2300      	moveq	r3, #0
 8001e4c:	b2da      	uxtb	r2, r3
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	709a      	strb	r2, [r3, #2]

        LogDebug( ( "DUP bit is %d.", ( int ) pPublishInfo->dup ) );
    }

    return status;
 8001e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3710      	adds	r7, #16
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	0800e5f4 	.word	0x0800e5f4
 8001e60:	0800f26c 	.word	0x0800f26c
 8001e64:	0800e5d0 	.word	0x0800e5d0

08001e68 <logConnackResponse>:

/*-----------------------------------------------------------*/

static void logConnackResponse( uint8_t responseCode )
{
 8001e68:	b5b0      	push	{r4, r5, r7, lr}
 8001e6a:	b088      	sub	sp, #32
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	71fb      	strb	r3, [r7, #7]
    const char * const pConnackResponses[ 6 ] =
 8001e72:	4b0c      	ldr	r3, [pc, #48]	; (8001ea4 <logConnackResponse+0x3c>)
 8001e74:	f107 0408 	add.w	r4, r7, #8
 8001e78:	461d      	mov	r5, r3
 8001e7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e7e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001e82:	e884 0003 	stmia.w	r4, {r0, r1}

    /* Avoid unused parameter warning when assert and logs are disabled. */
    ( void ) responseCode;
    ( void ) pConnackResponses;

    assert( responseCode <= 5 );
 8001e86:	79fb      	ldrb	r3, [r7, #7]
 8001e88:	2b05      	cmp	r3, #5
 8001e8a:	d906      	bls.n	8001e9a <logConnackResponse+0x32>
 8001e8c:	4b06      	ldr	r3, [pc, #24]	; (8001ea8 <logConnackResponse+0x40>)
 8001e8e:	4a07      	ldr	r2, [pc, #28]	; (8001eac <logConnackResponse+0x44>)
 8001e90:	f240 318b 	movw	r1, #907	; 0x38b
 8001e94:	4806      	ldr	r0, [pc, #24]	; (8001eb0 <logConnackResponse+0x48>)
 8001e96:	f00a fe13 	bl	800cac0 <__assert_func>
    else
    {
        /* Log an error based on the CONNACK response code. */
        LogError( ( "%s", pConnackResponses[ responseCode ] ) );
    }
}
 8001e9a:	bf00      	nop
 8001e9c:	3720      	adds	r7, #32
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	0800e754 	.word	0x0800e754
 8001ea8:	0800e740 	.word	0x0800e740
 8001eac:	0800f280 	.word	0x0800f280
 8001eb0:	0800e5d0 	.word	0x0800e5d0

08001eb4 <deserializeConnack>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeConnack( const MQTTPacketInfo_t * pConnack,
                                        bool * pSessionPresent )
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	73fb      	strb	r3, [r7, #15]
    const uint8_t * pRemainingData = NULL;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	60bb      	str	r3, [r7, #8]

    assert( pConnack != NULL );
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d106      	bne.n	8001eda <deserializeConnack+0x26>
 8001ecc:	4b2a      	ldr	r3, [pc, #168]	; (8001f78 <deserializeConnack+0xc4>)
 8001ece:	4a2b      	ldr	r2, [pc, #172]	; (8001f7c <deserializeConnack+0xc8>)
 8001ed0:	f240 31a1 	movw	r1, #929	; 0x3a1
 8001ed4:	482a      	ldr	r0, [pc, #168]	; (8001f80 <deserializeConnack+0xcc>)
 8001ed6:	f00a fdf3 	bl	800cac0 <__assert_func>
    assert( pSessionPresent != NULL );
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d106      	bne.n	8001eee <deserializeConnack+0x3a>
 8001ee0:	4b28      	ldr	r3, [pc, #160]	; (8001f84 <deserializeConnack+0xd0>)
 8001ee2:	4a26      	ldr	r2, [pc, #152]	; (8001f7c <deserializeConnack+0xc8>)
 8001ee4:	f240 31a2 	movw	r1, #930	; 0x3a2
 8001ee8:	4825      	ldr	r0, [pc, #148]	; (8001f80 <deserializeConnack+0xcc>)
 8001eea:	f00a fde9 	bl	800cac0 <__assert_func>
    pRemainingData = pConnack->pRemainingData;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	60bb      	str	r3, [r7, #8]

    /* According to MQTT 3.1.1, the second byte of CONNACK must specify a
     * "Remaining length" of 2. */
    if( pConnack->remainingLength != MQTT_PACKET_CONNACK_REMAINING_LENGTH )
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	2b02      	cmp	r3, #2
 8001efa:	d002      	beq.n	8001f02 <deserializeConnack+0x4e>
    {
        LogError( ( "CONNACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_CONNACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 8001efc:	2305      	movs	r3, #5
 8001efe:	73fb      	strb	r3, [r7, #15]
 8001f00:	e01d      	b.n	8001f3e <deserializeConnack+0x8a>
    }

    /* Check the reserved bits in CONNACK. The high 7 bits of the second byte
     * in CONNACK must be 0. */
    else if( ( pRemainingData[ 0 ] | 0x01U ) != 0x01U )
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	f043 0301 	orr.w	r3, r3, #1
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d002      	beq.n	8001f16 <deserializeConnack+0x62>
    {
        LogError( ( "Reserved bits in CONNACK incorrect." ) );

        status = MQTTBadResponse;
 8001f10:	2305      	movs	r3, #5
 8001f12:	73fb      	strb	r3, [r7, #15]
 8001f14:	e013      	b.n	8001f3e <deserializeConnack+0x8a>
    }
    else
    {
        /* Determine if the "Session Present" bit is set. This is the lowest bit of
         * the second byte in CONNACK. */
        if( ( pRemainingData[ 0 ] & MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d00a      	beq.n	8001f38 <deserializeConnack+0x84>
            == MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
        {
            LogInfo( ( "CONNACK session present bit set." ) );
            *pSessionPresent = true;
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	2201      	movs	r2, #1
 8001f26:	701a      	strb	r2, [r3, #0]

            /* MQTT 3.1.1 specifies that the fourth byte in CONNACK must be 0 if the
             * "Session Present" bit is set. */
            if( pRemainingData[ 1 ] != 0U )
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d005      	beq.n	8001f3e <deserializeConnack+0x8a>
            {
                status = MQTTBadResponse;
 8001f32:	2305      	movs	r3, #5
 8001f34:	73fb      	strb	r3, [r7, #15]
 8001f36:	e002      	b.n	8001f3e <deserializeConnack+0x8a>
            }
        }
        else
        {
            LogInfo( ( "CONNACK session present bit not set." ) );
            *pSessionPresent = false;
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	701a      	strb	r2, [r3, #0]
        }
    }

    if( status == MQTTSuccess )
 8001f3e:	7bfb      	ldrb	r3, [r7, #15]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d114      	bne.n	8001f6e <deserializeConnack+0xba>
    {
        /* In MQTT 3.1.1, only values 0 through 5 are valid CONNACK response codes. */
        if( pRemainingData[ 1 ] > 5U )
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	3301      	adds	r3, #1
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	2b05      	cmp	r3, #5
 8001f4c:	d902      	bls.n	8001f54 <deserializeConnack+0xa0>
        {
            LogError( ( "CONNACK response %u is invalid.",
                        ( unsigned int ) pRemainingData[ 1 ] ) );

            status = MQTTBadResponse;
 8001f4e:	2305      	movs	r3, #5
 8001f50:	73fb      	strb	r3, [r7, #15]
 8001f52:	e00c      	b.n	8001f6e <deserializeConnack+0xba>
        }
        else
        {
            /* Print the appropriate message for the CONNACK response code if logs are
             * enabled. */
            logConnackResponse( pRemainingData[ 1 ] );
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	3301      	adds	r3, #1
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7ff ff84 	bl	8001e68 <logConnackResponse>

            /* A nonzero CONNACK response code means the connection was refused. */
            if( pRemainingData[ 1 ] > 0U )
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	3301      	adds	r3, #1
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <deserializeConnack+0xba>
            {
                status = MQTTServerRefused;
 8001f6a:	2306      	movs	r3, #6
 8001f6c:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 8001f6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3710      	adds	r7, #16
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	0800e76c 	.word	0x0800e76c
 8001f7c:	0800f294 	.word	0x0800f294
 8001f80:	0800e5d0 	.word	0x0800e5d0
 8001f84:	0800e780 	.word	0x0800e780

08001f88 <readSubackStatus>:

/*-----------------------------------------------------------*/

static MQTTStatus_t readSubackStatus( size_t statusCount,
                                      const uint8_t * pStatusStart )
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 8001f92:	2300      	movs	r3, #0
 8001f94:	75fb      	strb	r3, [r7, #23]
    uint8_t subscriptionStatus = 0;
 8001f96:	2300      	movs	r3, #0
 8001f98:	73fb      	strb	r3, [r7, #15]
    size_t i = 0;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	613b      	str	r3, [r7, #16]

    assert( pStatusStart != NULL );
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d106      	bne.n	8001fb2 <readSubackStatus+0x2a>
 8001fa4:	4b17      	ldr	r3, [pc, #92]	; (8002004 <readSubackStatus+0x7c>)
 8001fa6:	4a18      	ldr	r2, [pc, #96]	; (8002008 <readSubackStatus+0x80>)
 8001fa8:	f240 4141 	movw	r1, #1089	; 0x441
 8001fac:	4817      	ldr	r0, [pc, #92]	; (800200c <readSubackStatus+0x84>)
 8001fae:	f00a fd87 	bl	800cac0 <__assert_func>

    /* Iterate through each status byte in the SUBACK packet. */
    for( i = 0; i < statusCount; i++ )
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	613b      	str	r3, [r7, #16]
 8001fb6:	e019      	b.n	8001fec <readSubackStatus+0x64>
    {
        /* Read a single status byte in SUBACK. */
        subscriptionStatus = pStatusStart[ i ];
 8001fb8:	683a      	ldr	r2, [r7, #0]
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	4413      	add	r3, r2
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	73fb      	strb	r3, [r7, #15]

        /* MQTT 3.1.1 defines the following values as status codes. */
        switch( subscriptionStatus )
 8001fc2:	7bfb      	ldrb	r3, [r7, #15]
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	dc02      	bgt.n	8001fce <readSubackStatus+0x46>
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	da08      	bge.n	8001fde <readSubackStatus+0x56>
 8001fcc:	e004      	b.n	8001fd8 <readSubackStatus+0x50>
 8001fce:	2b80      	cmp	r3, #128	; 0x80
 8001fd0:	d102      	bne.n	8001fd8 <readSubackStatus+0x50>
            case 0x80:

                LogWarn( ( "Topic filter %lu refused.", ( unsigned long ) i ) );

                /* Application should remove subscription from the list */
                status = MQTTServerRefused;
 8001fd2:	2306      	movs	r3, #6
 8001fd4:	75fb      	strb	r3, [r7, #23]

                break;
 8001fd6:	e003      	b.n	8001fe0 <readSubackStatus+0x58>

            default:
                LogDebug( ( "Bad SUBSCRIBE status %u.",
                            ( unsigned int ) subscriptionStatus ) );

                status = MQTTBadResponse;
 8001fd8:	2305      	movs	r3, #5
 8001fda:	75fb      	strb	r3, [r7, #23]

                break;
 8001fdc:	e000      	b.n	8001fe0 <readSubackStatus+0x58>
                break;
 8001fde:	bf00      	nop
        }

        /* Stop parsing the subscription statuses if a bad response was received. */
        if( status == MQTTBadResponse )
 8001fe0:	7dfb      	ldrb	r3, [r7, #23]
 8001fe2:	2b05      	cmp	r3, #5
 8001fe4:	d007      	beq.n	8001ff6 <readSubackStatus+0x6e>
    for( i = 0; i < statusCount; i++ )
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	3301      	adds	r3, #1
 8001fea:	613b      	str	r3, [r7, #16]
 8001fec:	693a      	ldr	r2, [r7, #16]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d3e1      	bcc.n	8001fb8 <readSubackStatus+0x30>
 8001ff4:	e000      	b.n	8001ff8 <readSubackStatus+0x70>
        {
            break;
 8001ff6:	bf00      	nop
        }
    }

    return status;
 8001ff8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3718      	adds	r7, #24
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	0800e7cc 	.word	0x0800e7cc
 8002008:	0800f2a8 	.word	0x0800f2a8
 800200c:	0800e5d0 	.word	0x0800e5d0

08002010 <deserializeSuback>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSuback( const MQTTPacketInfo_t * pSuback,
                                       uint16_t * pPacketIdentifier )
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800201a:	2300      	movs	r3, #0
 800201c:	75fb      	strb	r3, [r7, #23]
    size_t remainingLength;
    const uint8_t * pVariableHeader = NULL;
 800201e:	2300      	movs	r3, #0
 8002020:	613b      	str	r3, [r7, #16]

    assert( pSuback != NULL );
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d106      	bne.n	8002036 <deserializeSuback+0x26>
 8002028:	4b1c      	ldr	r3, [pc, #112]	; (800209c <deserializeSuback+0x8c>)
 800202a:	4a1d      	ldr	r2, [pc, #116]	; (80020a0 <deserializeSuback+0x90>)
 800202c:	f240 417a 	movw	r1, #1146	; 0x47a
 8002030:	481c      	ldr	r0, [pc, #112]	; (80020a4 <deserializeSuback+0x94>)
 8002032:	f00a fd45 	bl	800cac0 <__assert_func>
    assert( pPacketIdentifier != NULL );
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d106      	bne.n	800204a <deserializeSuback+0x3a>
 800203c:	4b1a      	ldr	r3, [pc, #104]	; (80020a8 <deserializeSuback+0x98>)
 800203e:	4a18      	ldr	r2, [pc, #96]	; (80020a0 <deserializeSuback+0x90>)
 8002040:	f240 417b 	movw	r1, #1147	; 0x47b
 8002044:	4817      	ldr	r0, [pc, #92]	; (80020a4 <deserializeSuback+0x94>)
 8002046:	f00a fd3b 	bl	800cac0 <__assert_func>

    remainingLength = pSuback->remainingLength;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	60fb      	str	r3, [r7, #12]
    pVariableHeader = pSuback->pRemainingData;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	613b      	str	r3, [r7, #16]

    /* A SUBACK must have a remaining length of at least 3 to accommodate the
     * packet identifier and at least 1 return code. */
    if( remainingLength < 3U )
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2b02      	cmp	r3, #2
 800205a:	d802      	bhi.n	8002062 <deserializeSuback+0x52>
    {
        LogDebug( ( "SUBACK cannot have a remaining length less than 3." ) );
        status = MQTTBadResponse;
 800205c:	2305      	movs	r3, #5
 800205e:	75fb      	strb	r3, [r7, #23]
 8002060:	e016      	b.n	8002090 <deserializeSuback+0x80>
    }
    else
    {
        /* Extract the packet identifier (first 2 bytes of variable header) from SUBACK. */
        *pPacketIdentifier = UINT16_DECODE( pVariableHeader );
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	021b      	lsls	r3, r3, #8
 8002068:	b21a      	sxth	r2, r3
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	3301      	adds	r3, #1
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	b21b      	sxth	r3, r3
 8002072:	4313      	orrs	r3, r2
 8002074:	b21b      	sxth	r3, r3
 8002076:	b29a      	uxth	r2, r3
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        status = readSubackStatus( remainingLength - sizeof( uint16_t ),
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	1e9a      	subs	r2, r3, #2
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	3302      	adds	r3, #2
 8002084:	4619      	mov	r1, r3
 8002086:	4610      	mov	r0, r2
 8002088:	f7ff ff7e 	bl	8001f88 <readSubackStatus>
 800208c:	4603      	mov	r3, r0
 800208e:	75fb      	strb	r3, [r7, #23]
                                   pVariableHeader + sizeof( uint16_t ) );
    }

    return status;
 8002090:	7dfb      	ldrb	r3, [r7, #23]
}
 8002092:	4618      	mov	r0, r3
 8002094:	3718      	adds	r7, #24
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	0800e7e4 	.word	0x0800e7e4
 80020a0:	0800f2bc 	.word	0x0800f2bc
 80020a4:	0800e5d0 	.word	0x0800e5d0
 80020a8:	0800e7f4 	.word	0x0800e7f4

080020ac <deserializePublish>:
/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                        uint16_t * pPacketId,
                                        MQTTPublishInfo_t * pPublishInfo )
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b088      	sub	sp, #32
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 80020b8:	2300      	movs	r3, #0
 80020ba:	77fb      	strb	r3, [r7, #31]
    const uint8_t * pVariableHeader, * pPacketIdentifierHigh = NULL;
 80020bc:	2300      	movs	r3, #0
 80020be:	61bb      	str	r3, [r7, #24]

    assert( pIncomingPacket != NULL );
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d106      	bne.n	80020d4 <deserializePublish+0x28>
 80020c6:	4b53      	ldr	r3, [pc, #332]	; (8002214 <deserializePublish+0x168>)
 80020c8:	4a53      	ldr	r2, [pc, #332]	; (8002218 <deserializePublish+0x16c>)
 80020ca:	f44f 619b 	mov.w	r1, #1240	; 0x4d8
 80020ce:	4853      	ldr	r0, [pc, #332]	; (800221c <deserializePublish+0x170>)
 80020d0:	f00a fcf6 	bl	800cac0 <__assert_func>
    assert( pPacketId != NULL );
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d106      	bne.n	80020e8 <deserializePublish+0x3c>
 80020da:	4b51      	ldr	r3, [pc, #324]	; (8002220 <deserializePublish+0x174>)
 80020dc:	4a4e      	ldr	r2, [pc, #312]	; (8002218 <deserializePublish+0x16c>)
 80020de:	f240 41d9 	movw	r1, #1241	; 0x4d9
 80020e2:	484e      	ldr	r0, [pc, #312]	; (800221c <deserializePublish+0x170>)
 80020e4:	f00a fcec 	bl	800cac0 <__assert_func>
    assert( pPublishInfo != NULL );
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d106      	bne.n	80020fc <deserializePublish+0x50>
 80020ee:	4b4d      	ldr	r3, [pc, #308]	; (8002224 <deserializePublish+0x178>)
 80020f0:	4a49      	ldr	r2, [pc, #292]	; (8002218 <deserializePublish+0x16c>)
 80020f2:	f240 41da 	movw	r1, #1242	; 0x4da
 80020f6:	4849      	ldr	r0, [pc, #292]	; (800221c <deserializePublish+0x170>)
 80020f8:	f00a fce2 	bl	800cac0 <__assert_func>
    assert( pIncomingPacket->pRemainingData != NULL );
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d106      	bne.n	8002112 <deserializePublish+0x66>
 8002104:	4b48      	ldr	r3, [pc, #288]	; (8002228 <deserializePublish+0x17c>)
 8002106:	4a44      	ldr	r2, [pc, #272]	; (8002218 <deserializePublish+0x16c>)
 8002108:	f240 41db 	movw	r1, #1243	; 0x4db
 800210c:	4843      	ldr	r0, [pc, #268]	; (800221c <deserializePublish+0x170>)
 800210e:	f00a fcd7 	bl	800cac0 <__assert_func>

    pVariableHeader = pIncomingPacket->pRemainingData;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	617b      	str	r3, [r7, #20]
    /* The flags are the lower 4 bits of the first byte in PUBLISH. */
    status = processPublishFlags( ( pIncomingPacket->type & 0x0FU ), pPublishInfo );
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	f003 030f 	and.w	r3, r3, #15
 8002120:	b2db      	uxtb	r3, r3
 8002122:	6879      	ldr	r1, [r7, #4]
 8002124:	4618      	mov	r0, r3
 8002126:	f7ff fe4d 	bl	8001dc4 <processPublishFlags>
 800212a:	4603      	mov	r3, r0
 800212c:	77fb      	strb	r3, [r7, #31]

    if( status == MQTTSuccess )
 800212e:	7ffb      	ldrb	r3, [r7, #31]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d109      	bne.n	8002148 <deserializePublish+0x9c>
        /* Sanity checks for "Remaining length". A QoS 0 PUBLISH  must have a remaining
         * length of at least 3 to accommodate topic name length (2 bytes) and topic
         * name (at least 1 byte). A QoS 1 or 2 PUBLISH must have a remaining length of
         * at least 5 for the packet identifier in addition to the topic name length and
         * topic name. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	6898      	ldr	r0, [r3, #8]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	2203      	movs	r2, #3
 800213e:	4619      	mov	r1, r3
 8002140:	f7ff fe1f 	bl	8001d82 <checkPublishRemainingLength>
 8002144:	4603      	mov	r3, r0
 8002146:	77fb      	strb	r3, [r7, #31]
                                              pPublishInfo->qos,
                                              MQTT_MIN_PUBLISH_REMAINING_LENGTH_QOS0 );
    }

    if( status == MQTTSuccess )
 8002148:	7ffb      	ldrb	r3, [r7, #31]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d118      	bne.n	8002180 <deserializePublish+0xd4>
    {
        /* Extract the topic name starting from the first byte of the variable header.
         * The topic name string starts at byte 3 in the variable header. */
        pPublishInfo->topicNameLength = UINT16_DECODE( pVariableHeader );
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	021b      	lsls	r3, r3, #8
 8002154:	b21a      	sxth	r2, r3
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	3301      	adds	r3, #1
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	b21b      	sxth	r3, r3
 800215e:	4313      	orrs	r3, r2
 8002160:	b21b      	sxth	r3, r3
 8002162:	b29a      	uxth	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	811a      	strh	r2, [r3, #8]

        /* Sanity checks for topic name length and "Remaining length". The remaining
         * length must be at least as large as the variable length header. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	6898      	ldr	r0, [r3, #8]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	7819      	ldrb	r1, [r3, #0]
                                              pPublishInfo->qos,
                                              pPublishInfo->topicNameLength + sizeof( uint16_t ) );
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	891b      	ldrh	r3, [r3, #8]
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 8002174:	3302      	adds	r3, #2
 8002176:	461a      	mov	r2, r3
 8002178:	f7ff fe03 	bl	8001d82 <checkPublishRemainingLength>
 800217c:	4603      	mov	r3, r0
 800217e:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 8002180:	7ffb      	ldrb	r3, [r7, #31]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d123      	bne.n	80021ce <deserializePublish+0x122>
    {
        /* Parse the topic. */
        pPublishInfo->pTopicName = ( const char * ) ( pVariableHeader + sizeof( uint16_t ) );
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	1c9a      	adds	r2, r3, #2
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	605a      	str	r2, [r3, #4]
        LogDebug( ( "Topic name length: %hu.", ( unsigned short ) pPublishInfo->topicNameLength ) );

        /* Extract the packet identifier for QoS 1 or 2 PUBLISH packets. Packet
         * identifier starts immediately after the topic name. */
        pPacketIdentifierHigh = ( const uint8_t * ) ( pPublishInfo->pTopicName + pPublishInfo->topicNameLength );
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	8912      	ldrh	r2, [r2, #8]
 8002196:	4413      	add	r3, r2
 8002198:	61bb      	str	r3, [r7, #24]

        if( pPublishInfo->qos > MQTTQoS0 )
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d015      	beq.n	80021ce <deserializePublish+0x122>
        {
            *pPacketId = UINT16_DECODE( pPacketIdentifierHigh );
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	021b      	lsls	r3, r3, #8
 80021a8:	b21a      	sxth	r2, r3
 80021aa:	69bb      	ldr	r3, [r7, #24]
 80021ac:	3301      	adds	r3, #1
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	b21b      	sxth	r3, r3
 80021b2:	4313      	orrs	r3, r2
 80021b4:	b21b      	sxth	r3, r3
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	801a      	strh	r2, [r3, #0]

            LogDebug( ( "Packet identifier %hu.",
                        ( unsigned short ) *pPacketId ) );

            /* Advance pointer two bytes to start of payload as in the QoS 0 case. */
            pPacketIdentifierHigh += sizeof( uint16_t );
 80021bc:	69bb      	ldr	r3, [r7, #24]
 80021be:	3302      	adds	r3, #2
 80021c0:	61bb      	str	r3, [r7, #24]

            /* Packet identifier cannot be 0. */
            if( *pPacketId == 0U )
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	881b      	ldrh	r3, [r3, #0]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d101      	bne.n	80021ce <deserializePublish+0x122>
            {
                status = MQTTBadResponse;
 80021ca:	2305      	movs	r3, #5
 80021cc:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    if( status == MQTTSuccess )
 80021ce:	7ffb      	ldrb	r3, [r7, #31]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d119      	bne.n	8002208 <deserializePublish+0x15c>
    {
        /* Calculate the length of the payload. QoS 1 or 2 PUBLISH packets contain
         * a packet identifier, but QoS 0 PUBLISH packets do not. */
        pPublishInfo->payloadLength = pIncomingPacket->remainingLength - pPublishInfo->topicNameLength - sizeof( uint16_t );
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	8912      	ldrh	r2, [r2, #8]
 80021dc:	1a9b      	subs	r3, r3, r2
 80021de:	1e9a      	subs	r2, r3, #2
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	611a      	str	r2, [r3, #16]

        if( pPublishInfo->qos != MQTTQoS0 )
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d004      	beq.n	80021f6 <deserializePublish+0x14a>
        {
            /* Two more bytes for the packet identifier. */
            pPublishInfo->payloadLength -= sizeof( uint16_t );
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	691b      	ldr	r3, [r3, #16]
 80021f0:	1e9a      	subs	r2, r3, #2
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	611a      	str	r2, [r3, #16]
        }

        /* Set payload if it exists. */
        pPublishInfo->pPayload = ( pPublishInfo->payloadLength != 0U ) ? pPacketIdentifierHigh : NULL;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	691b      	ldr	r3, [r3, #16]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d001      	beq.n	8002202 <deserializePublish+0x156>
 80021fe:	69bb      	ldr	r3, [r7, #24]
 8002200:	e000      	b.n	8002204 <deserializePublish+0x158>
 8002202:	2300      	movs	r3, #0
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	60d3      	str	r3, [r2, #12]

        LogDebug( ( "Payload length %lu.",
                    ( unsigned long ) pPublishInfo->payloadLength ) );
    }

    return status;
 8002208:	7ffb      	ldrb	r3, [r7, #31]
}
 800220a:	4618      	mov	r0, r3
 800220c:	3720      	adds	r7, #32
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	0800e810 	.word	0x0800e810
 8002218:	0800f2d0 	.word	0x0800f2d0
 800221c:	0800e5d0 	.word	0x0800e5d0
 8002220:	0800e828 	.word	0x0800e828
 8002224:	0800e5f4 	.word	0x0800e5f4
 8002228:	0800e83c 	.word	0x0800e83c

0800222c <deserializeSimpleAck>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSimpleAck( const MQTTPacketInfo_t * pAck,
                                          uint16_t * pPacketIdentifier )
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 8002236:	2300      	movs	r3, #0
 8002238:	73fb      	strb	r3, [r7, #15]

    assert( pAck != NULL );
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d106      	bne.n	800224e <deserializeSimpleAck+0x22>
 8002240:	4b18      	ldr	r3, [pc, #96]	; (80022a4 <deserializeSimpleAck+0x78>)
 8002242:	4a19      	ldr	r2, [pc, #100]	; (80022a8 <deserializeSimpleAck+0x7c>)
 8002244:	f240 5133 	movw	r1, #1331	; 0x533
 8002248:	4818      	ldr	r0, [pc, #96]	; (80022ac <deserializeSimpleAck+0x80>)
 800224a:	f00a fc39 	bl	800cac0 <__assert_func>
    assert( pPacketIdentifier != NULL );
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d106      	bne.n	8002262 <deserializeSimpleAck+0x36>
 8002254:	4b16      	ldr	r3, [pc, #88]	; (80022b0 <deserializeSimpleAck+0x84>)
 8002256:	4a14      	ldr	r2, [pc, #80]	; (80022a8 <deserializeSimpleAck+0x7c>)
 8002258:	f240 5134 	movw	r1, #1332	; 0x534
 800225c:	4813      	ldr	r0, [pc, #76]	; (80022ac <deserializeSimpleAck+0x80>)
 800225e:	f00a fc2f 	bl	800cac0 <__assert_func>

    /* Check that the "Remaining length" of the received ACK is 2. */
    if( pAck->remainingLength != MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH )
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	2b02      	cmp	r3, #2
 8002268:	d002      	beq.n	8002270 <deserializeSimpleAck+0x44>
    {
        LogError( ( "ACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800226a:	2305      	movs	r3, #5
 800226c:	73fb      	strb	r3, [r7, #15]
 800226e:	e014      	b.n	800229a <deserializeSimpleAck+0x6e>
    }
    else
    {
        /* Extract the packet identifier (third and fourth bytes) from ACK. */
        *pPacketIdentifier = UINT16_DECODE( pAck->pRemainingData );
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	021b      	lsls	r3, r3, #8
 8002278:	b21a      	sxth	r2, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	3301      	adds	r3, #1
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	b21b      	sxth	r3, r3
 8002284:	4313      	orrs	r3, r2
 8002286:	b21b      	sxth	r3, r3
 8002288:	b29a      	uxth	r2, r3
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        /* Packet identifier cannot be 0. */
        if( *pPacketIdentifier == 0U )
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	881b      	ldrh	r3, [r3, #0]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <deserializeSimpleAck+0x6e>
        {
            status = MQTTBadResponse;
 8002296:	2305      	movs	r3, #5
 8002298:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 800229a:	7bfb      	ldrb	r3, [r7, #15]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3710      	adds	r7, #16
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	0800e864 	.word	0x0800e864
 80022a8:	0800f2e4 	.word	0x0800f2e4
 80022ac:	0800e5d0 	.word	0x0800e5d0
 80022b0:	0800e7f4 	.word	0x0800e7f4

080022b4 <deserializePingresp>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp )
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 80022bc:	2300      	movs	r3, #0
 80022be:	73fb      	strb	r3, [r7, #15]

    assert( pPingresp != NULL );
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d106      	bne.n	80022d4 <deserializePingresp+0x20>
 80022c6:	4b09      	ldr	r3, [pc, #36]	; (80022ec <deserializePingresp+0x38>)
 80022c8:	4a09      	ldr	r2, [pc, #36]	; (80022f0 <deserializePingresp+0x3c>)
 80022ca:	f240 5156 	movw	r1, #1366	; 0x556
 80022ce:	4809      	ldr	r0, [pc, #36]	; (80022f4 <deserializePingresp+0x40>)
 80022d0:	f00a fbf6 	bl	800cac0 <__assert_func>

    /* Check the "Remaining length" (second byte) of the received PINGRESP is 0. */
    if( pPingresp->remainingLength != MQTT_PACKET_PINGRESP_REMAINING_LENGTH )
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <deserializePingresp+0x2c>
    {
        LogError( ( "PINGRESP does not have remaining length of %u.",
                    MQTT_PACKET_PINGRESP_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 80022dc:	2305      	movs	r3, #5
 80022de:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80022e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3710      	adds	r7, #16
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	0800e874 	.word	0x0800e874
 80022f0:	0800f2fc 	.word	0x0800f2fc
 80022f4:	0800e5d0 	.word	0x0800e5d0

080022f8 <serializeConnectPacket>:

static void serializeConnectPacket( const MQTTConnectInfo_t * pConnectInfo,
                                    const MQTTPublishInfo_t * pWillInfo,
                                    size_t remainingLength,
                                    const MQTTFixedBuffer_t * pFixedBuffer )
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b086      	sub	sp, #24
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	60b9      	str	r1, [r7, #8]
 8002302:	607a      	str	r2, [r7, #4]
 8002304:	603b      	str	r3, [r7, #0]
    uint8_t connectFlags = 0U;
 8002306:	2300      	movs	r3, #0
 8002308:	75fb      	strb	r3, [r7, #23]
    uint8_t * pIndex = NULL;
 800230a:	2300      	movs	r3, #0
 800230c:	613b      	str	r3, [r7, #16]

    assert( pConnectInfo != NULL );
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d106      	bne.n	8002322 <serializeConnectPacket+0x2a>
 8002314:	4b68      	ldr	r3, [pc, #416]	; (80024b8 <serializeConnectPacket+0x1c0>)
 8002316:	4a69      	ldr	r2, [pc, #420]	; (80024bc <serializeConnectPacket+0x1c4>)
 8002318:	f240 516e 	movw	r1, #1390	; 0x56e
 800231c:	4868      	ldr	r0, [pc, #416]	; (80024c0 <serializeConnectPacket+0x1c8>)
 800231e:	f00a fbcf 	bl	800cac0 <__assert_func>
    assert( pFixedBuffer != NULL );
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d106      	bne.n	8002336 <serializeConnectPacket+0x3e>
 8002328:	4b66      	ldr	r3, [pc, #408]	; (80024c4 <serializeConnectPacket+0x1cc>)
 800232a:	4a64      	ldr	r2, [pc, #400]	; (80024bc <serializeConnectPacket+0x1c4>)
 800232c:	f240 516f 	movw	r1, #1391	; 0x56f
 8002330:	4863      	ldr	r0, [pc, #396]	; (80024c0 <serializeConnectPacket+0x1c8>)
 8002332:	f00a fbc5 	bl	800cac0 <__assert_func>
    assert( pFixedBuffer->pBuffer != NULL );
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d106      	bne.n	800234c <serializeConnectPacket+0x54>
 800233e:	4b62      	ldr	r3, [pc, #392]	; (80024c8 <serializeConnectPacket+0x1d0>)
 8002340:	4a5e      	ldr	r2, [pc, #376]	; (80024bc <serializeConnectPacket+0x1c4>)
 8002342:	f44f 61ae 	mov.w	r1, #1392	; 0x570
 8002346:	485e      	ldr	r0, [pc, #376]	; (80024c0 <serializeConnectPacket+0x1c8>)
 8002348:	f00a fbba 	bl	800cac0 <__assert_func>

    pIndex = pFixedBuffer->pBuffer;
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	613b      	str	r3, [r7, #16]
    /* The first byte in the CONNECT packet is the control packet type. */
    *pIndex = MQTT_PACKET_TYPE_CONNECT;
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	2210      	movs	r2, #16
 8002356:	701a      	strb	r2, [r3, #0]
    pIndex++;
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	3301      	adds	r3, #1
 800235c:	613b      	str	r3, [r7, #16]

    /* The remaining length of the CONNECT packet is encoded starting from the
     * second byte. The remaining length does not include the length of the fixed
     * header or the encoding of the remaining length. */
    pIndex = encodeRemainingLength( pIndex, remainingLength );
 800235e:	6879      	ldr	r1, [r7, #4]
 8002360:	6938      	ldr	r0, [r7, #16]
 8002362:	f7ff fabb 	bl	80018dc <encodeRemainingLength>
 8002366:	6138      	str	r0, [r7, #16]

    /* The string "MQTT" is placed at the beginning of the CONNECT packet's variable
     * header. This string is 4 bytes long. */
    pIndex = encodeString( pIndex, "MQTT", 4 );
 8002368:	2204      	movs	r2, #4
 800236a:	4958      	ldr	r1, [pc, #352]	; (80024cc <serializeConnectPacket+0x1d4>)
 800236c:	6938      	ldr	r0, [r7, #16]
 800236e:	f7ff faed 	bl	800194c <encodeString>
 8002372:	6138      	str	r0, [r7, #16]

    /* The MQTT protocol version is the second field of the variable header. */
    *pIndex = MQTT_VERSION_3_1_1;
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	2204      	movs	r2, #4
 8002378:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	3301      	adds	r3, #1
 800237e:	613b      	str	r3, [r7, #16]

    /* Set the clean session flag if needed. */
    if( pConnectInfo->cleanSession == true )
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d003      	beq.n	8002390 <serializeConnectPacket+0x98>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_CLEAN );
 8002388:	7dfb      	ldrb	r3, [r7, #23]
 800238a:	f043 0302 	orr.w	r3, r3, #2
 800238e:	75fb      	strb	r3, [r7, #23]
    }

    /* Set the flags for username and password if provided. */
    if( pConnectInfo->pUserName != NULL )
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d003      	beq.n	80023a0 <serializeConnectPacket+0xa8>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_USERNAME );
 8002398:	7dfb      	ldrb	r3, [r7, #23]
 800239a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800239e:	75fb      	strb	r3, [r7, #23]
    }

    if( pConnectInfo->pPassword != NULL )
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	695b      	ldr	r3, [r3, #20]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d003      	beq.n	80023b0 <serializeConnectPacket+0xb8>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_PASSWORD );
 80023a8:	7dfb      	ldrb	r3, [r7, #23]
 80023aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023ae:	75fb      	strb	r3, [r7, #23]
    }

    /* Set will flag if a Last Will and Testament is provided. */
    if( pWillInfo != NULL )
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d01c      	beq.n	80023f0 <serializeConnectPacket+0xf8>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL );
 80023b6:	7dfb      	ldrb	r3, [r7, #23]
 80023b8:	f043 0304 	orr.w	r3, r3, #4
 80023bc:	75fb      	strb	r3, [r7, #23]

        /* Flags only need to be changed for Will QoS 1 or 2. */
        if( pWillInfo->qos == MQTTQoS1 )
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d104      	bne.n	80023d0 <serializeConnectPacket+0xd8>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS1 );
 80023c6:	7dfb      	ldrb	r3, [r7, #23]
 80023c8:	f043 0308 	orr.w	r3, r3, #8
 80023cc:	75fb      	strb	r3, [r7, #23]
 80023ce:	e007      	b.n	80023e0 <serializeConnectPacket+0xe8>
        }
        else if( pWillInfo->qos == MQTTQoS2 )
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d103      	bne.n	80023e0 <serializeConnectPacket+0xe8>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS2 );
 80023d8:	7dfb      	ldrb	r3, [r7, #23]
 80023da:	f043 0310 	orr.w	r3, r3, #16
 80023de:	75fb      	strb	r3, [r7, #23]
        else
        {
            /* Empty else MISRA 15.7 */
        }

        if( pWillInfo->retain == true )
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	785b      	ldrb	r3, [r3, #1]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d003      	beq.n	80023f0 <serializeConnectPacket+0xf8>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_RETAIN );
 80023e8:	7dfb      	ldrb	r3, [r7, #23]
 80023ea:	f043 0320 	orr.w	r3, r3, #32
 80023ee:	75fb      	strb	r3, [r7, #23]
        }
    }

    *pIndex = connectFlags;
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	7dfa      	ldrb	r2, [r7, #23]
 80023f4:	701a      	strb	r2, [r3, #0]
    pIndex++;
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	3301      	adds	r3, #1
 80023fa:	613b      	str	r3, [r7, #16]

    /* Write the 2 bytes of the keep alive interval into the CONNECT packet. */
    *pIndex = UINT16_HIGH_BYTE( pConnectInfo->keepAliveSeconds );
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	885b      	ldrh	r3, [r3, #2]
 8002400:	0a1b      	lsrs	r3, r3, #8
 8002402:	b29b      	uxth	r3, r3
 8002404:	b2da      	uxtb	r2, r3
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	701a      	strb	r2, [r3, #0]
    *( pIndex + 1 ) = UINT16_LOW_BYTE( pConnectInfo->keepAliveSeconds );
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	885a      	ldrh	r2, [r3, #2]
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	3301      	adds	r3, #1
 8002412:	b2d2      	uxtb	r2, r2
 8002414:	701a      	strb	r2, [r3, #0]
    pIndex += 2;
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	3302      	adds	r3, #2
 800241a:	613b      	str	r3, [r7, #16]

    /* Write the client identifier into the CONNECT packet. */
    pIndex = encodeString( pIndex,
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6859      	ldr	r1, [r3, #4]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	891b      	ldrh	r3, [r3, #8]
 8002424:	461a      	mov	r2, r3
 8002426:	6938      	ldr	r0, [r7, #16]
 8002428:	f7ff fa90 	bl	800194c <encodeString>
 800242c:	6138      	str	r0, [r7, #16]
                           pConnectInfo->pClientIdentifier,
                           pConnectInfo->clientIdentifierLength );

    /* Write the will topic name and message into the CONNECT packet if provided. */
    if( pWillInfo != NULL )
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d012      	beq.n	800245a <serializeConnectPacket+0x162>
    {
        pIndex = encodeString( pIndex,
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	6859      	ldr	r1, [r3, #4]
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	891b      	ldrh	r3, [r3, #8]
 800243c:	461a      	mov	r2, r3
 800243e:	6938      	ldr	r0, [r7, #16]
 8002440:	f7ff fa84 	bl	800194c <encodeString>
 8002444:	6138      	str	r0, [r7, #16]
                               pWillInfo->pTopicName,
                               pWillInfo->topicNameLength );

        pIndex = encodeString( pIndex,
                               pWillInfo->pPayload,
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	68d9      	ldr	r1, [r3, #12]
                               ( uint16_t ) pWillInfo->payloadLength );
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	691b      	ldr	r3, [r3, #16]
        pIndex = encodeString( pIndex,
 800244e:	b29b      	uxth	r3, r3
 8002450:	461a      	mov	r2, r3
 8002452:	6938      	ldr	r0, [r7, #16]
 8002454:	f7ff fa7a 	bl	800194c <encodeString>
 8002458:	6138      	str	r0, [r7, #16]
    }

    /* Encode the user name if provided. */
    if( pConnectInfo->pUserName != NULL )
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	68db      	ldr	r3, [r3, #12]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d008      	beq.n	8002474 <serializeConnectPacket+0x17c>
    {
        pIndex = encodeString( pIndex, pConnectInfo->pUserName, pConnectInfo->userNameLength );
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	68d9      	ldr	r1, [r3, #12]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	8a1b      	ldrh	r3, [r3, #16]
 800246a:	461a      	mov	r2, r3
 800246c:	6938      	ldr	r0, [r7, #16]
 800246e:	f7ff fa6d 	bl	800194c <encodeString>
 8002472:	6138      	str	r0, [r7, #16]
    }

    /* Encode the password if provided. */
    if( pConnectInfo->pPassword != NULL )
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	695b      	ldr	r3, [r3, #20]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d008      	beq.n	800248e <serializeConnectPacket+0x196>
    {
        pIndex = encodeString( pIndex, pConnectInfo->pPassword, pConnectInfo->passwordLength );
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	6959      	ldr	r1, [r3, #20]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	8b1b      	ldrh	r3, [r3, #24]
 8002484:	461a      	mov	r2, r3
 8002486:	6938      	ldr	r0, [r7, #16]
 8002488:	f7ff fa60 	bl	800194c <encodeString>
 800248c:	6138      	str	r0, [r7, #16]
    LogDebug( ( "Length of serialized CONNECT packet is %lu.",
                ( ( unsigned long ) ( pIndex - pFixedBuffer->pBuffer ) ) ) );

    /* Ensure that the difference between the end and beginning of the buffer
     * is less than the buffer size. */
    assert( ( ( size_t ) ( pIndex - pFixedBuffer->pBuffer ) ) <= pFixedBuffer->size );
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	693a      	ldr	r2, [r7, #16]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	461a      	mov	r2, r3
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	429a      	cmp	r2, r3
 800249e:	d906      	bls.n	80024ae <serializeConnectPacket+0x1b6>
 80024a0:	4b0b      	ldr	r3, [pc, #44]	; (80024d0 <serializeConnectPacket+0x1d8>)
 80024a2:	4a06      	ldr	r2, [pc, #24]	; (80024bc <serializeConnectPacket+0x1c4>)
 80024a4:	f44f 61bb 	mov.w	r1, #1496	; 0x5d8
 80024a8:	4805      	ldr	r0, [pc, #20]	; (80024c0 <serializeConnectPacket+0x1c8>)
 80024aa:	f00a fb09 	bl	800cac0 <__assert_func>
}
 80024ae:	bf00      	nop
 80024b0:	3718      	adds	r7, #24
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	0800e888 	.word	0x0800e888
 80024bc:	0800f310 	.word	0x0800f310
 80024c0:	0800e5d0 	.word	0x0800e5d0
 80024c4:	0800e63c 	.word	0x0800e63c
 80024c8:	0800e654 	.word	0x0800e654
 80024cc:	0800e8a0 	.word	0x0800e8a0
 80024d0:	0800e6f8 	.word	0x0800e6f8

080024d4 <MQTT_GetConnectPacketSize>:

MQTTStatus_t MQTT_GetConnectPacketSize( const MQTTConnectInfo_t * pConnectInfo,
                                        const MQTTPublishInfo_t * pWillInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b088      	sub	sp, #32
 80024d8:	af00      	add	r7, sp, #0
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	60b9      	str	r1, [r7, #8]
 80024de:	607a      	str	r2, [r7, #4]
 80024e0:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 80024e2:	2300      	movs	r3, #0
 80024e4:	77fb      	strb	r3, [r7, #31]
    size_t remainingLength;

    /* The CONNECT packet will always include a 10-byte variable header. */
    size_t connectPacketSize = MQTT_PACKET_CONNECT_HEADER_SIZE;
 80024e6:	230a      	movs	r3, #10
 80024e8:	61bb      	str	r3, [r7, #24]

    /* Validate arguments. */
    if( ( pConnectInfo == NULL ) || ( pRemainingLength == NULL ) ||
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d005      	beq.n	80024fc <MQTT_GetConnectPacketSize+0x28>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d002      	beq.n	80024fc <MQTT_GetConnectPacketSize+0x28>
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d102      	bne.n	8002502 <MQTT_GetConnectPacketSize+0x2e>
        LogError( ( "Argument cannot be NULL: pConnectInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pConnectInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 80024fc:	2301      	movs	r3, #1
 80024fe:	77fb      	strb	r3, [r7, #31]
 8002500:	e04f      	b.n	80025a2 <MQTT_GetConnectPacketSize+0xce>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) || ( pConnectInfo->pClientIdentifier == NULL ) )
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	891b      	ldrh	r3, [r3, #8]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d003      	beq.n	8002512 <MQTT_GetConnectPacketSize+0x3e>
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d102      	bne.n	8002518 <MQTT_GetConnectPacketSize+0x44>
    {
        LogError( ( "Mqtt_GetConnectPacketSize() client identifier must be set." ) );
        status = MQTTBadParameter;
 8002512:	2301      	movs	r3, #1
 8002514:	77fb      	strb	r3, [r7, #31]
 8002516:	e044      	b.n	80025a2 <MQTT_GetConnectPacketSize+0xce>
    }
    else if( ( pWillInfo != NULL ) && ( pWillInfo->payloadLength > ( size_t ) UINT16_MAX ) )
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d007      	beq.n	800252e <MQTT_GetConnectPacketSize+0x5a>
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	691b      	ldr	r3, [r3, #16]
 8002522:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002526:	d302      	bcc.n	800252e <MQTT_GetConnectPacketSize+0x5a>
         * packet will never be larger than 327699 bytes. */
        LogError( ( "The Will Message length must not exceed %d. "
                    "pWillInfo->payloadLength=%lu.",
                    UINT16_MAX,
                    ( unsigned long ) pWillInfo->payloadLength ) );
        status = MQTTBadParameter;
 8002528:	2301      	movs	r3, #1
 800252a:	77fb      	strb	r3, [r7, #31]
 800252c:	e039      	b.n	80025a2 <MQTT_GetConnectPacketSize+0xce>
    }
    else
    {
        /* Add the length of the client identifier. */
        connectPacketSize += pConnectInfo->clientIdentifierLength + sizeof( uint16_t );
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	891b      	ldrh	r3, [r3, #8]
 8002532:	461a      	mov	r2, r3
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	4413      	add	r3, r2
 8002538:	3302      	adds	r3, #2
 800253a:	61bb      	str	r3, [r7, #24]

        /* Add the lengths of the will message and topic name if provided. */
        if( pWillInfo != NULL )
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d009      	beq.n	8002556 <MQTT_GetConnectPacketSize+0x82>
        {
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	891b      	ldrh	r3, [r3, #8]
 8002546:	461a      	mov	r2, r3
                                 pWillInfo->payloadLength + sizeof( uint16_t );
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	691b      	ldr	r3, [r3, #16]
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800254c:	441a      	add	r2, r3
 800254e:	69bb      	ldr	r3, [r7, #24]
 8002550:	4413      	add	r3, r2
 8002552:	3304      	adds	r3, #4
 8002554:	61bb      	str	r3, [r7, #24]
        }

        /* Add the lengths of the user name and password if provided. */
        if( pConnectInfo->pUserName != NULL )
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d006      	beq.n	800256c <MQTT_GetConnectPacketSize+0x98>
        {
            connectPacketSize += pConnectInfo->userNameLength + sizeof( uint16_t );
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	8a1b      	ldrh	r3, [r3, #16]
 8002562:	461a      	mov	r2, r3
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	4413      	add	r3, r2
 8002568:	3302      	adds	r3, #2
 800256a:	61bb      	str	r3, [r7, #24]
        }

        if( pConnectInfo->pPassword != NULL )
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	695b      	ldr	r3, [r3, #20]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d006      	beq.n	8002582 <MQTT_GetConnectPacketSize+0xae>
        {
            connectPacketSize += pConnectInfo->passwordLength + sizeof( uint16_t );
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	8b1b      	ldrh	r3, [r3, #24]
 8002578:	461a      	mov	r2, r3
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	4413      	add	r3, r2
 800257e:	3302      	adds	r3, #2
 8002580:	61bb      	str	r3, [r7, #24]
        }

        /* At this point, the "Remaining Length" field of the MQTT CONNECT packet has
         * been calculated. */
        remainingLength = connectPacketSize;
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	617b      	str	r3, [r7, #20]

        /* Calculate the full size of the MQTT CONNECT packet by adding the size of
         * the "Remaining Length" field plus 1 byte for the "Packet Type" field. */
        connectPacketSize += 1U + remainingLengthEncodedSize( connectPacketSize );
 8002586:	69b8      	ldr	r0, [r7, #24]
 8002588:	f7ff f986 	bl	8001898 <remainingLengthEncodedSize>
 800258c:	4603      	mov	r3, r0
 800258e:	3301      	adds	r3, #1
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	4413      	add	r3, r2
 8002594:	61bb      	str	r3, [r7, #24]
         * (maximum username length) 65535 + (encoded length) 2 +
         * (maximum password length) 65535 + (encoded length) 2 +
         * (packet type field length) 1 +
         * (CONNECT packet encoded length) 3 = 327699 */

        *pRemainingLength = remainingLength;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	697a      	ldr	r2, [r7, #20]
 800259a:	601a      	str	r2, [r3, #0]
        *pPacketSize = connectPacketSize;
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	69ba      	ldr	r2, [r7, #24]
 80025a0:	601a      	str	r2, [r3, #0]
        LogDebug( ( "CONNECT packet remaining length=%lu and packet size=%lu.",
                    ( unsigned long ) *pRemainingLength,
                    ( unsigned long ) *pPacketSize ) );
    }

    return status;
 80025a2:	7ffb      	ldrb	r3, [r7, #31]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3720      	adds	r7, #32
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}

080025ac <MQTT_SerializeConnect>:

MQTTStatus_t MQTT_SerializeConnect( const MQTTConnectInfo_t * pConnectInfo,
                                    const MQTTPublishInfo_t * pWillInfo,
                                    size_t remainingLength,
                                    const MQTTFixedBuffer_t * pFixedBuffer )
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b086      	sub	sp, #24
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
 80025b8:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 80025ba:	2300      	movs	r3, #0
 80025bc:	75fb      	strb	r3, [r7, #23]
    size_t connectPacketSize = 0;
 80025be:	2300      	movs	r3, #0
 80025c0:	613b      	str	r3, [r7, #16]

    /* Validate arguments. */
    if( ( pConnectInfo == NULL ) || ( pFixedBuffer == NULL ) )
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d002      	beq.n	80025ce <MQTT_SerializeConnect+0x22>
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d102      	bne.n	80025d4 <MQTT_SerializeConnect+0x28>
    {
        LogError( ( "Argument cannot be NULL: pConnectInfo=%p, "
                    "pFixedBuffer=%p.",
                    ( void * ) pConnectInfo,
                    ( void * ) pFixedBuffer ) );
        status = MQTTBadParameter;
 80025ce:	2301      	movs	r3, #1
 80025d0:	75fb      	strb	r3, [r7, #23]
 80025d2:	e026      	b.n	8002622 <MQTT_SerializeConnect+0x76>
    }
    /* A buffer must be configured for serialization. */
    else if( pFixedBuffer->pBuffer == NULL )
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d102      	bne.n	80025e2 <MQTT_SerializeConnect+0x36>
    {
        LogError( ( "Argument cannot be NULL: pFixedBuffer->pBuffer is NULL." ) );
        status = MQTTBadParameter;
 80025dc:	2301      	movs	r3, #1
 80025de:	75fb      	strb	r3, [r7, #23]
 80025e0:	e01f      	b.n	8002622 <MQTT_SerializeConnect+0x76>
    }
    else if( ( pWillInfo != NULL ) && ( pWillInfo->pTopicName == NULL ) )
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d006      	beq.n	80025f6 <MQTT_SerializeConnect+0x4a>
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d102      	bne.n	80025f6 <MQTT_SerializeConnect+0x4a>
    {
        LogError( ( "pWillInfo->pTopicName cannot be NULL if Will is present." ) );
        status = MQTTBadParameter;
 80025f0:	2301      	movs	r3, #1
 80025f2:	75fb      	strb	r3, [r7, #23]
 80025f4:	e015      	b.n	8002622 <MQTT_SerializeConnect+0x76>
    else
    {
        /* Calculate CONNECT packet size. Overflow in in this addition is not checked
         * because it is part of the API contract to call Mqtt_GetConnectPacketSize()
         * before this function. */
        connectPacketSize = remainingLength + remainingLengthEncodedSize( remainingLength ) + 1U;
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f7ff f94e 	bl	8001898 <remainingLengthEncodedSize>
 80025fc:	4602      	mov	r2, r0
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4413      	add	r3, r2
 8002602:	3301      	adds	r3, #1
 8002604:	613b      	str	r3, [r7, #16]

        /* Check that the full packet size fits within the given buffer. */
        if( connectPacketSize > pFixedBuffer->size )
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	693a      	ldr	r2, [r7, #16]
 800260c:	429a      	cmp	r2, r3
 800260e:	d902      	bls.n	8002616 <MQTT_SerializeConnect+0x6a>
        {
            LogError( ( "Buffer size of %lu is not sufficient to hold "
                        "serialized CONNECT packet of size of %lu.",
                        ( unsigned long ) pFixedBuffer->size,
                        ( unsigned long ) connectPacketSize ) );
            status = MQTTNoMemory;
 8002610:	2302      	movs	r3, #2
 8002612:	75fb      	strb	r3, [r7, #23]
 8002614:	e005      	b.n	8002622 <MQTT_SerializeConnect+0x76>
        }
        else
        {
            serializeConnectPacket( pConnectInfo,
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	68b9      	ldr	r1, [r7, #8]
 800261c:	68f8      	ldr	r0, [r7, #12]
 800261e:	f7ff fe6b 	bl	80022f8 <serializeConnectPacket>
                                    remainingLength,
                                    pFixedBuffer );
        }
    }

    return status;
 8002622:	7dfb      	ldrb	r3, [r7, #23]
}
 8002624:	4618      	mov	r0, r3
 8002626:	3718      	adds	r7, #24
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}

0800262c <MQTT_GetPublishPacketSize>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af00      	add	r7, sp, #0
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 8002638:	2300      	movs	r3, #0
 800263a:	75fb      	strb	r3, [r7, #23]

    if( ( pPublishInfo == NULL ) || ( pRemainingLength == NULL ) || ( pPacketSize == NULL ) )
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d005      	beq.n	800264e <MQTT_GetPublishPacketSize+0x22>
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d002      	beq.n	800264e <MQTT_GetPublishPacketSize+0x22>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d102      	bne.n	8002654 <MQTT_GetPublishPacketSize+0x28>
        LogError( ( "Argument cannot be NULL: pPublishInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pPublishInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800264e:	2301      	movs	r3, #1
 8002650:	75fb      	strb	r3, [r7, #23]
 8002652:	e017      	b.n	8002684 <MQTT_GetPublishPacketSize+0x58>
    }
    else if( ( pPublishInfo->pTopicName == NULL ) || ( pPublishInfo->topicNameLength == 0U ) )
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d003      	beq.n	8002664 <MQTT_GetPublishPacketSize+0x38>
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	891b      	ldrh	r3, [r3, #8]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d102      	bne.n	800266a <MQTT_GetPublishPacketSize+0x3e>
    {
        LogError( ( "Invalid topic name for PUBLISH: pTopicName=%p, "
                    "topicNameLength=%hu.",
                    ( void * ) pPublishInfo->pTopicName,
                    ( unsigned short ) pPublishInfo->topicNameLength ) );
        status = MQTTBadParameter;
 8002664:	2301      	movs	r3, #1
 8002666:	75fb      	strb	r3, [r7, #23]
 8002668:	e00c      	b.n	8002684 <MQTT_GetPublishPacketSize+0x58>
    }
    else
    {
        /* Calculate the "Remaining length" field and total packet size. If it exceeds
         * what is allowed in the MQTT standard, return an error. */
        if( calculatePublishPacketSize( pPublishInfo, pRemainingLength, pPacketSize ) == false )
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	68b9      	ldr	r1, [r7, #8]
 800266e:	68f8      	ldr	r0, [r7, #12]
 8002670:	f7ff f9ac 	bl	80019cc <calculatePublishPacketSize>
 8002674:	4603      	mov	r3, r0
 8002676:	f083 0301 	eor.w	r3, r3, #1
 800267a:	b2db      	uxtb	r3, r3
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <MQTT_GetPublishPacketSize+0x58>
        {
            LogError( ( "PUBLISH packet remaining length exceeds %lu, which is the "
                        "maximum size allowed by MQTT 3.1.1.",
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = MQTTBadParameter;
 8002680:	2301      	movs	r3, #1
 8002682:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 8002684:	7dfb      	ldrb	r3, [r7, #23]
}
 8002686:	4618      	mov	r0, r3
 8002688:	3718      	adds	r7, #24
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <MQTT_SerializePublishHeader>:
MQTTStatus_t MQTT_SerializePublishHeader( const MQTTPublishInfo_t * pPublishInfo,
                                          uint16_t packetId,
                                          size_t remainingLength,
                                          const MQTTFixedBuffer_t * pFixedBuffer,
                                          size_t * pHeaderSize )
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b088      	sub	sp, #32
 8002692:	af02      	add	r7, sp, #8
 8002694:	60f8      	str	r0, [r7, #12]
 8002696:	607a      	str	r2, [r7, #4]
 8002698:	603b      	str	r3, [r7, #0]
 800269a:	460b      	mov	r3, r1
 800269c:	817b      	strh	r3, [r7, #10]
    MQTTStatus_t status = MQTTSuccess;
 800269e:	2300      	movs	r3, #0
 80026a0:	75fb      	strb	r3, [r7, #23]
    size_t packetSize = 0;
 80026a2:	2300      	movs	r3, #0
 80026a4:	613b      	str	r3, [r7, #16]

    if( ( pFixedBuffer == NULL ) || ( pPublishInfo == NULL ) ||
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d005      	beq.n	80026b8 <MQTT_SerializePublishHeader+0x2a>
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d002      	beq.n	80026b8 <MQTT_SerializePublishHeader+0x2a>
 80026b2:	6a3b      	ldr	r3, [r7, #32]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d102      	bne.n	80026be <MQTT_SerializePublishHeader+0x30>
        LogError( ( "Argument cannot be NULL: pFixedBuffer=%p, "
                    "pPublishInfo=%p, pHeaderSize=%p.",
                    ( void * ) pFixedBuffer,
                    ( void * ) pPublishInfo,
                    ( void * ) pHeaderSize ) );
        status = MQTTBadParameter;
 80026b8:	2301      	movs	r3, #1
 80026ba:	75fb      	strb	r3, [r7, #23]
 80026bc:	e031      	b.n	8002722 <MQTT_SerializePublishHeader+0x94>
    }
    /* A buffer must be configured for serialization. */
    else if( pFixedBuffer->pBuffer == NULL )
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d102      	bne.n	80026cc <MQTT_SerializePublishHeader+0x3e>
    {
        LogError( ( "Argument cannot be NULL: pFixedBuffer->pBuffer is NULL." ) );
        status = MQTTBadParameter;
 80026c6:	2301      	movs	r3, #1
 80026c8:	75fb      	strb	r3, [r7, #23]
 80026ca:	e02a      	b.n	8002722 <MQTT_SerializePublishHeader+0x94>
    }
    else if( ( pPublishInfo->pTopicName == NULL ) || ( pPublishInfo->topicNameLength == 0U ) )
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d003      	beq.n	80026dc <MQTT_SerializePublishHeader+0x4e>
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	891b      	ldrh	r3, [r3, #8]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d102      	bne.n	80026e2 <MQTT_SerializePublishHeader+0x54>
    {
        LogError( ( "Invalid topic name for publish: pTopicName=%p, "
                    "topicNameLength=%hu.",
                    ( void * ) pPublishInfo->pTopicName,
                    ( unsigned short ) pPublishInfo->topicNameLength ) );
        status = MQTTBadParameter;
 80026dc:	2301      	movs	r3, #1
 80026de:	75fb      	strb	r3, [r7, #23]
 80026e0:	e01f      	b.n	8002722 <MQTT_SerializePublishHeader+0x94>
    }
    else if( ( pPublishInfo->qos != MQTTQoS0 ) && ( packetId == 0U ) )
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d005      	beq.n	80026f6 <MQTT_SerializePublishHeader+0x68>
 80026ea:	897b      	ldrh	r3, [r7, #10]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d102      	bne.n	80026f6 <MQTT_SerializePublishHeader+0x68>
    {
        LogError( ( "Packet Id is 0 for publish with QoS=%hu.",
                    ( unsigned short ) pPublishInfo->qos ) );
        status = MQTTBadParameter;
 80026f0:	2301      	movs	r3, #1
 80026f2:	75fb      	strb	r3, [r7, #23]
 80026f4:	e015      	b.n	8002722 <MQTT_SerializePublishHeader+0x94>
    }
    else if( ( pPublishInfo->dup == true ) && ( pPublishInfo->qos == MQTTQoS0 ) )
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	789b      	ldrb	r3, [r3, #2]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d006      	beq.n	800270c <MQTT_SerializePublishHeader+0x7e>
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d102      	bne.n	800270c <MQTT_SerializePublishHeader+0x7e>
    {
        LogError( ( "Duplicate flag is set for PUBLISH with Qos 0." ) );
        status = MQTTBadParameter;
 8002706:	2301      	movs	r3, #1
 8002708:	75fb      	strb	r3, [r7, #23]
 800270a:	e00a      	b.n	8002722 <MQTT_SerializePublishHeader+0x94>
        /* Length of serialized packet = First byte
         *                               + Length of encoded remaining length
         *                               + Remaining length
         *                               - Payload Length.
         */
        packetSize = 1U + remainingLengthEncodedSize( remainingLength )
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f7ff f8c3 	bl	8001898 <remainingLengthEncodedSize>
 8002712:	4602      	mov	r2, r0
                     + remainingLength
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	441a      	add	r2, r3
                     - pPublishInfo->payloadLength;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	691b      	ldr	r3, [r3, #16]
 800271c:	1ad3      	subs	r3, r2, r3
        packetSize = 1U + remainingLengthEncodedSize( remainingLength )
 800271e:	3301      	adds	r3, #1
 8002720:	613b      	str	r3, [r7, #16]
    }

    if( ( status == MQTTSuccess ) && ( packetSize > pFixedBuffer->size ) )
 8002722:	7dfb      	ldrb	r3, [r7, #23]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d106      	bne.n	8002736 <MQTT_SerializePublishHeader+0xa8>
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	693a      	ldr	r2, [r7, #16]
 800272e:	429a      	cmp	r2, r3
 8002730:	d901      	bls.n	8002736 <MQTT_SerializePublishHeader+0xa8>
    {
        LogError( ( "Buffer size of %lu is not sufficient to hold "
                    "serialized PUBLISH header packet of size of %lu.",
                    ( unsigned long ) pFixedBuffer->size,
                    ( unsigned long ) ( packetSize - pPublishInfo->payloadLength ) ) );
        status = MQTTNoMemory;
 8002732:	2302      	movs	r3, #2
 8002734:	75fb      	strb	r3, [r7, #23]
    }

    if( status == MQTTSuccess )
 8002736:	7dfb      	ldrb	r3, [r7, #23]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d10a      	bne.n	8002752 <MQTT_SerializePublishHeader+0xc4>
    {
        /* Serialize publish without copying the payload. */
        serializePublishCommon( pPublishInfo,
 800273c:	897a      	ldrh	r2, [r7, #10]
 800273e:	2300      	movs	r3, #0
 8002740:	9300      	str	r3, [sp, #0]
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	6879      	ldr	r1, [r7, #4]
 8002746:	68f8      	ldr	r0, [r7, #12]
 8002748:	f7ff f9b8 	bl	8001abc <serializePublishCommon>
                                packetId,
                                pFixedBuffer,
                                false );

        /* Header size is the same as calculated packet size. */
        *pHeaderSize = packetSize;
 800274c:	6a3b      	ldr	r3, [r7, #32]
 800274e:	693a      	ldr	r2, [r7, #16]
 8002750:	601a      	str	r2, [r3, #0]
    }

    return status;
 8002752:	7dfb      	ldrb	r3, [r7, #23]
}
 8002754:	4618      	mov	r0, r3
 8002756:	3718      	adds	r7, #24
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}

0800275c <MQTT_SerializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializeAck( const MQTTFixedBuffer_t * pFixedBuffer,
                                uint8_t packetType,
                                uint16_t packetId )
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	460b      	mov	r3, r1
 8002766:	70fb      	strb	r3, [r7, #3]
 8002768:	4613      	mov	r3, r2
 800276a:	803b      	strh	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800276c:	2300      	movs	r3, #0
 800276e:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d102      	bne.n	800277c <MQTT_SerializeAck+0x20>
    {
        LogError( ( "Provided buffer is NULL." ) );
        status = MQTTBadParameter;
 8002776:	2301      	movs	r3, #1
 8002778:	73fb      	strb	r3, [r7, #15]
 800277a:	e03b      	b.n	80027f4 <MQTT_SerializeAck+0x98>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d102      	bne.n	800278a <MQTT_SerializeAck+0x2e>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 8002784:	2301      	movs	r3, #1
 8002786:	73fb      	strb	r3, [r7, #15]
 8002788:	e034      	b.n	80027f4 <MQTT_SerializeAck+0x98>
    }
    /* The buffer must be able to fit 4 bytes for the packet. */
    else if( pFixedBuffer->size < MQTT_PUBLISH_ACK_PACKET_SIZE )
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	2b03      	cmp	r3, #3
 8002790:	d802      	bhi.n	8002798 <MQTT_SerializeAck+0x3c>
    {
        LogError( ( "Insufficient memory for packet." ) );
        status = MQTTNoMemory;
 8002792:	2302      	movs	r3, #2
 8002794:	73fb      	strb	r3, [r7, #15]
 8002796:	e02d      	b.n	80027f4 <MQTT_SerializeAck+0x98>
    }
    else if( packetId == 0U )
 8002798:	883b      	ldrh	r3, [r7, #0]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d102      	bne.n	80027a4 <MQTT_SerializeAck+0x48>
    {
        LogError( ( "Packet ID cannot be 0." ) );
        status = MQTTBadParameter;
 800279e:	2301      	movs	r3, #1
 80027a0:	73fb      	strb	r3, [r7, #15]
 80027a2:	e027      	b.n	80027f4 <MQTT_SerializeAck+0x98>
    }
    else
    {
        switch( packetType )
 80027a4:	78fb      	ldrb	r3, [r7, #3]
 80027a6:	2b70      	cmp	r3, #112	; 0x70
 80027a8:	d009      	beq.n	80027be <MQTT_SerializeAck+0x62>
 80027aa:	2b70      	cmp	r3, #112	; 0x70
 80027ac:	dc1f      	bgt.n	80027ee <MQTT_SerializeAck+0x92>
 80027ae:	2b62      	cmp	r3, #98	; 0x62
 80027b0:	d005      	beq.n	80027be <MQTT_SerializeAck+0x62>
 80027b2:	2b62      	cmp	r3, #98	; 0x62
 80027b4:	dc1b      	bgt.n	80027ee <MQTT_SerializeAck+0x92>
 80027b6:	2b40      	cmp	r3, #64	; 0x40
 80027b8:	d001      	beq.n	80027be <MQTT_SerializeAck+0x62>
 80027ba:	2b50      	cmp	r3, #80	; 0x50
 80027bc:	d117      	bne.n	80027ee <MQTT_SerializeAck+0x92>
            /* Only publish acks are serialized by the client. */
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                pFixedBuffer->pBuffer[ 0 ] = packetType;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	78fa      	ldrb	r2, [r7, #3]
 80027c4:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 1 ] = MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	3301      	adds	r3, #1
 80027cc:	2202      	movs	r2, #2
 80027ce:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 2 ] = UINT16_HIGH_BYTE( packetId );
 80027d0:	883b      	ldrh	r3, [r7, #0]
 80027d2:	0a1b      	lsrs	r3, r3, #8
 80027d4:	b29a      	uxth	r2, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	3302      	adds	r3, #2
 80027dc:	b2d2      	uxtb	r2, r2
 80027de:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 3 ] = UINT16_LOW_BYTE( packetId );
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	3303      	adds	r3, #3
 80027e6:	883a      	ldrh	r2, [r7, #0]
 80027e8:	b2d2      	uxtb	r2, r2
 80027ea:	701a      	strb	r2, [r3, #0]
                break;
 80027ec:	e002      	b.n	80027f4 <MQTT_SerializeAck+0x98>

            default:
                LogError( ( "Packet type is not a publish ACK: Packet type=%02x",
                            ( unsigned int ) packetType ) );
                status = MQTTBadParameter;
 80027ee:	2301      	movs	r3, #1
 80027f0:	73fb      	strb	r3, [r7, #15]
                break;
 80027f2:	bf00      	nop
        }
    }

    return status;
 80027f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3714      	adds	r7, #20
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr

08002802 <MQTT_GetPingreqPacketSize>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPingreqPacketSize( size_t * pPacketSize )
{
 8002802:	b480      	push	{r7}
 8002804:	b085      	sub	sp, #20
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800280a:	2300      	movs	r3, #0
 800280c:	73fb      	strb	r3, [r7, #15]

    if( pPacketSize == NULL )
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d102      	bne.n	800281a <MQTT_GetPingreqPacketSize+0x18>
    {
        LogError( ( "pPacketSize is NULL." ) );
        status = MQTTBadParameter;
 8002814:	2301      	movs	r3, #1
 8002816:	73fb      	strb	r3, [r7, #15]
 8002818:	e002      	b.n	8002820 <MQTT_GetPingreqPacketSize+0x1e>
    }
    else
    {
        /* MQTT PINGREQ packets always have the same size. */
        *pPacketSize = MQTT_PACKET_PINGREQ_SIZE;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2202      	movs	r2, #2
 800281e:	601a      	str	r2, [r3, #0]
    }

    return status;
 8002820:	7bfb      	ldrb	r3, [r7, #15]
}
 8002822:	4618      	mov	r0, r3
 8002824:	3714      	adds	r7, #20
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr

0800282e <MQTT_SerializePingreq>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializePingreq( const MQTTFixedBuffer_t * pFixedBuffer )
{
 800282e:	b480      	push	{r7}
 8002830:	b085      	sub	sp, #20
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 8002836:	2300      	movs	r3, #0
 8002838:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d102      	bne.n	8002846 <MQTT_SerializePingreq+0x18>
    {
        LogError( ( "pFixedBuffer is NULL." ) );
        status = MQTTBadParameter;
 8002840:	2301      	movs	r3, #1
 8002842:	73fb      	strb	r3, [r7, #15]
 8002844:	e005      	b.n	8002852 <MQTT_SerializePingreq+0x24>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d101      	bne.n	8002852 <MQTT_SerializePingreq+0x24>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800284e:	2301      	movs	r3, #1
 8002850:	73fb      	strb	r3, [r7, #15]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( status == MQTTSuccess )
 8002852:	7bfb      	ldrb	r3, [r7, #15]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d105      	bne.n	8002864 <MQTT_SerializePingreq+0x36>
    {
        if( pFixedBuffer->size < MQTT_PACKET_PINGREQ_SIZE )
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	2b01      	cmp	r3, #1
 800285e:	d801      	bhi.n	8002864 <MQTT_SerializePingreq+0x36>
        {
            LogError( ( "Buffer size of %lu is not sufficient to hold "
                        "serialized PINGREQ packet of size of %lu.",
                        ( unsigned long ) pFixedBuffer->size,
                        MQTT_PACKET_PINGREQ_SIZE ) );
            status = MQTTNoMemory;
 8002860:	2302      	movs	r3, #2
 8002862:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( status == MQTTSuccess )
 8002864:	7bfb      	ldrb	r3, [r7, #15]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d108      	bne.n	800287c <MQTT_SerializePingreq+0x4e>
    {
        /* Ping request packets are always the same. */
        pFixedBuffer->pBuffer[ 0 ] = MQTT_PACKET_TYPE_PINGREQ;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	22c0      	movs	r2, #192	; 0xc0
 8002870:	701a      	strb	r2, [r3, #0]
        pFixedBuffer->pBuffer[ 1 ] = 0x00;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	3301      	adds	r3, #1
 8002878:	2200      	movs	r2, #0
 800287a:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800287c:	7bfb      	ldrb	r3, [r7, #15]
}
 800287e:	4618      	mov	r0, r3
 8002880:	3714      	adds	r7, #20
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr

0800288a <MQTT_DeserializePublish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                      uint16_t * pPacketId,
                                      MQTTPublishInfo_t * pPublishInfo )
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b086      	sub	sp, #24
 800288e:	af00      	add	r7, sp, #0
 8002890:	60f8      	str	r0, [r7, #12]
 8002892:	60b9      	str	r1, [r7, #8]
 8002894:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 8002896:	2300      	movs	r3, #0
 8002898:	75fb      	strb	r3, [r7, #23]

    if( ( pIncomingPacket == NULL ) || ( pPacketId == NULL ) || ( pPublishInfo == NULL ) )
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d005      	beq.n	80028ac <MQTT_DeserializePublish+0x22>
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d002      	beq.n	80028ac <MQTT_DeserializePublish+0x22>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d102      	bne.n	80028b2 <MQTT_DeserializePublish+0x28>
        LogError( ( "Argument cannot be NULL: pIncomingPacket=%p, "
                    "pPacketId=%p, pPublishInfo=%p",
                    ( void * ) pIncomingPacket,
                    ( void * ) pPacketId,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 80028ac:	2301      	movs	r3, #1
 80028ae:	75fb      	strb	r3, [r7, #23]
 80028b0:	e016      	b.n	80028e0 <MQTT_DeserializePublish+0x56>
    }
    else if( ( pIncomingPacket->type & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028ba:	2b30      	cmp	r3, #48	; 0x30
 80028bc:	d002      	beq.n	80028c4 <MQTT_DeserializePublish+0x3a>
    {
        LogError( ( "Packet is not publish. Packet type: %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 80028be:	2301      	movs	r3, #1
 80028c0:	75fb      	strb	r3, [r7, #23]
 80028c2:	e00d      	b.n	80028e0 <MQTT_DeserializePublish+0x56>
    }
    else if( pIncomingPacket->pRemainingData == NULL )
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d102      	bne.n	80028d2 <MQTT_DeserializePublish+0x48>
    {
        LogError( ( "Argument cannot be NULL: "
                    "pIncomingPacket->pRemainingData is NULL." ) );
        status = MQTTBadParameter;
 80028cc:	2301      	movs	r3, #1
 80028ce:	75fb      	strb	r3, [r7, #23]
 80028d0:	e006      	b.n	80028e0 <MQTT_DeserializePublish+0x56>
    }
    else
    {
        status = deserializePublish( pIncomingPacket, pPacketId, pPublishInfo );
 80028d2:	687a      	ldr	r2, [r7, #4]
 80028d4:	68b9      	ldr	r1, [r7, #8]
 80028d6:	68f8      	ldr	r0, [r7, #12]
 80028d8:	f7ff fbe8 	bl	80020ac <deserializePublish>
 80028dc:	4603      	mov	r3, r0
 80028de:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 80028e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3718      	adds	r7, #24
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}

080028ea <MQTT_DeserializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializeAck( const MQTTPacketInfo_t * pIncomingPacket,
                                  uint16_t * pPacketId,
                                  bool * pSessionPresent )
{
 80028ea:	b580      	push	{r7, lr}
 80028ec:	b086      	sub	sp, #24
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	60f8      	str	r0, [r7, #12]
 80028f2:	60b9      	str	r1, [r7, #8]
 80028f4:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 80028f6:	2300      	movs	r3, #0
 80028f8:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d102      	bne.n	8002906 <MQTT_DeserializeAck+0x1c>
    {
        LogError( ( "pIncomingPacket cannot be NULL." ) );
        status = MQTTBadParameter;
 8002900:	2301      	movs	r3, #1
 8002902:	75fb      	strb	r3, [r7, #23]
 8002904:	e05f      	b.n	80029c6 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for packet identifier cannot be NULL for packets other than
     * CONNACK and PINGRESP. */
    else if( ( pPacketId == NULL ) &&
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d10a      	bne.n	8002922 <MQTT_DeserializeAck+0x38>
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	781b      	ldrb	r3, [r3, #0]
    else if( ( pPacketId == NULL ) &&
 8002910:	2b20      	cmp	r3, #32
 8002912:	d006      	beq.n	8002922 <MQTT_DeserializeAck+0x38>
               ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) ) )
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	781b      	ldrb	r3, [r3, #0]
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 8002918:	2bd0      	cmp	r3, #208	; 0xd0
 800291a:	d002      	beq.n	8002922 <MQTT_DeserializeAck+0x38>
    {
        LogError( ( "pPacketId cannot be NULL for packet type %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800291c:	2301      	movs	r3, #1
 800291e:	75fb      	strb	r3, [r7, #23]
 8002920:	e051      	b.n	80029c6 <MQTT_DeserializeAck+0xdc>
    }
    /* Pointer for session present cannot be NULL for CONNACK. */
    else if( ( pSessionPresent == NULL ) &&
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d106      	bne.n	8002936 <MQTT_DeserializeAck+0x4c>
             ( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK ) )
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	781b      	ldrb	r3, [r3, #0]
    else if( ( pSessionPresent == NULL ) &&
 800292c:	2b20      	cmp	r3, #32
 800292e:	d102      	bne.n	8002936 <MQTT_DeserializeAck+0x4c>
    {
        LogError( ( "pSessionPresent cannot be NULL for CONNACK packet." ) );
        status = MQTTBadParameter;
 8002930:	2301      	movs	r3, #1
 8002932:	75fb      	strb	r3, [r7, #23]
 8002934:	e047      	b.n	80029c6 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for remaining data cannot be NULL for packets other
     * than PINGRESP. */
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d106      	bne.n	800294c <MQTT_DeserializeAck+0x62>
             ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) )
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	781b      	ldrb	r3, [r3, #0]
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 8002942:	2bd0      	cmp	r3, #208	; 0xd0
 8002944:	d002      	beq.n	800294c <MQTT_DeserializeAck+0x62>
    {
        LogError( ( "Remaining data of incoming packet is NULL." ) );
        status = MQTTBadParameter;
 8002946:	2301      	movs	r3, #1
 8002948:	75fb      	strb	r3, [r7, #23]
 800294a:	e03c      	b.n	80029c6 <MQTT_DeserializeAck+0xdc>
    }
    else
    {
        /* Make sure response packet is a valid ack. */
        switch( pIncomingPacket->type )
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	2bd0      	cmp	r3, #208	; 0xd0
 8002952:	d028      	beq.n	80029a6 <MQTT_DeserializeAck+0xbc>
 8002954:	2bd0      	cmp	r3, #208	; 0xd0
 8002956:	dc33      	bgt.n	80029c0 <MQTT_DeserializeAck+0xd6>
 8002958:	2bb0      	cmp	r3, #176	; 0xb0
 800295a:	d02a      	beq.n	80029b2 <MQTT_DeserializeAck+0xc8>
 800295c:	2bb0      	cmp	r3, #176	; 0xb0
 800295e:	dc2f      	bgt.n	80029c0 <MQTT_DeserializeAck+0xd6>
 8002960:	2b90      	cmp	r3, #144	; 0x90
 8002962:	d019      	beq.n	8002998 <MQTT_DeserializeAck+0xae>
 8002964:	2b90      	cmp	r3, #144	; 0x90
 8002966:	dc2b      	bgt.n	80029c0 <MQTT_DeserializeAck+0xd6>
 8002968:	2b70      	cmp	r3, #112	; 0x70
 800296a:	d022      	beq.n	80029b2 <MQTT_DeserializeAck+0xc8>
 800296c:	2b70      	cmp	r3, #112	; 0x70
 800296e:	dc27      	bgt.n	80029c0 <MQTT_DeserializeAck+0xd6>
 8002970:	2b62      	cmp	r3, #98	; 0x62
 8002972:	d01e      	beq.n	80029b2 <MQTT_DeserializeAck+0xc8>
 8002974:	2b62      	cmp	r3, #98	; 0x62
 8002976:	dc23      	bgt.n	80029c0 <MQTT_DeserializeAck+0xd6>
 8002978:	2b50      	cmp	r3, #80	; 0x50
 800297a:	d01a      	beq.n	80029b2 <MQTT_DeserializeAck+0xc8>
 800297c:	2b50      	cmp	r3, #80	; 0x50
 800297e:	dc1f      	bgt.n	80029c0 <MQTT_DeserializeAck+0xd6>
 8002980:	2b20      	cmp	r3, #32
 8002982:	d002      	beq.n	800298a <MQTT_DeserializeAck+0xa0>
 8002984:	2b40      	cmp	r3, #64	; 0x40
 8002986:	d014      	beq.n	80029b2 <MQTT_DeserializeAck+0xc8>
 8002988:	e01a      	b.n	80029c0 <MQTT_DeserializeAck+0xd6>
        {
            case MQTT_PACKET_TYPE_CONNACK:
                status = deserializeConnack( pIncomingPacket, pSessionPresent );
 800298a:	6879      	ldr	r1, [r7, #4]
 800298c:	68f8      	ldr	r0, [r7, #12]
 800298e:	f7ff fa91 	bl	8001eb4 <deserializeConnack>
 8002992:	4603      	mov	r3, r0
 8002994:	75fb      	strb	r3, [r7, #23]
                break;
 8002996:	e016      	b.n	80029c6 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_SUBACK:
                status = deserializeSuback( pIncomingPacket, pPacketId );
 8002998:	68b9      	ldr	r1, [r7, #8]
 800299a:	68f8      	ldr	r0, [r7, #12]
 800299c:	f7ff fb38 	bl	8002010 <deserializeSuback>
 80029a0:	4603      	mov	r3, r0
 80029a2:	75fb      	strb	r3, [r7, #23]
                break;
 80029a4:	e00f      	b.n	80029c6 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_PINGRESP:
                status = deserializePingresp( pIncomingPacket );
 80029a6:	68f8      	ldr	r0, [r7, #12]
 80029a8:	f7ff fc84 	bl	80022b4 <deserializePingresp>
 80029ac:	4603      	mov	r3, r0
 80029ae:	75fb      	strb	r3, [r7, #23]
                break;
 80029b0:	e009      	b.n	80029c6 <MQTT_DeserializeAck+0xdc>
            case MQTT_PACKET_TYPE_UNSUBACK:
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                status = deserializeSimpleAck( pIncomingPacket, pPacketId );
 80029b2:	68b9      	ldr	r1, [r7, #8]
 80029b4:	68f8      	ldr	r0, [r7, #12]
 80029b6:	f7ff fc39 	bl	800222c <deserializeSimpleAck>
 80029ba:	4603      	mov	r3, r0
 80029bc:	75fb      	strb	r3, [r7, #23]
                break;
 80029be:	e002      	b.n	80029c6 <MQTT_DeserializeAck+0xdc>

            /* Any other packet type is invalid. */
            default:
                LogError( ( "IotMqtt_DeserializeResponse() called with unknown packet type:(%02x).",
                            ( unsigned int ) pIncomingPacket->type ) );
                status = MQTTBadResponse;
 80029c0:	2305      	movs	r3, #5
 80029c2:	75fb      	strb	r3, [r7, #23]
                break;
 80029c4:	bf00      	nop
        }
    }

    return status;
 80029c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3718      	adds	r7, #24
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <MQTT_GetIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetIncomingPacketTypeAndLength( TransportRecv_t readFunc,
                                                  NetworkContext_t * pNetworkContext,
                                                  MQTTPacketInfo_t * pIncomingPacket )
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b086      	sub	sp, #24
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 80029dc:	2300      	movs	r3, #0
 80029de:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 80029e0:	2300      	movs	r3, #0
 80029e2:	613b      	str	r3, [r7, #16]

    if( pIncomingPacket == NULL )
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d102      	bne.n	80029f0 <MQTT_GetIncomingPacketTypeAndLength+0x20>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 80029ea:	2301      	movs	r3, #1
 80029ec:	75fb      	strb	r3, [r7, #23]
 80029ee:	e005      	b.n	80029fc <MQTT_GetIncomingPacketTypeAndLength+0x2c>
    }
    else
    {
        /* Read a single byte. */
        bytesReceived = readFunc( pNetworkContext,
                                  &( pIncomingPacket->type ),
 80029f0:	6879      	ldr	r1, [r7, #4]
        bytesReceived = readFunc( pNetworkContext,
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2201      	movs	r2, #1
 80029f6:	68b8      	ldr	r0, [r7, #8]
 80029f8:	4798      	blx	r3
 80029fa:	6138      	str	r0, [r7, #16]
                                  1U );
    }

    if( bytesReceived == 1 )
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d119      	bne.n	8002a36 <MQTT_GetIncomingPacketTypeAndLength+0x66>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f7ff f97c 	bl	8001d04 <incomingPacketValid>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d00e      	beq.n	8002a30 <MQTT_GetIncomingPacketTypeAndLength+0x60>
        {
            pIncomingPacket->remainingLength = getRemainingLength( readFunc,
 8002a12:	68b9      	ldr	r1, [r7, #8]
 8002a14:	68f8      	ldr	r0, [r7, #12]
 8002a16:	f7ff f921 	bl	8001c5c <getRemainingLength>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	609a      	str	r2, [r3, #8]
                                                                   pNetworkContext );

            if( pIncomingPacket->remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002a28:	d113      	bne.n	8002a52 <MQTT_GetIncomingPacketTypeAndLength+0x82>
            {
                status = MQTTBadResponse;
 8002a2a:	2305      	movs	r3, #5
 8002a2c:	75fb      	strb	r3, [r7, #23]
 8002a2e:	e010      	b.n	8002a52 <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 8002a30:	2305      	movs	r3, #5
 8002a32:	75fb      	strb	r3, [r7, #23]
 8002a34:	e00d      	b.n	8002a52 <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
    }
    else if( ( status != MQTTBadParameter ) && ( bytesReceived == 0 ) )
 8002a36:	7dfb      	ldrb	r3, [r7, #23]
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d005      	beq.n	8002a48 <MQTT_GetIncomingPacketTypeAndLength+0x78>
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d102      	bne.n	8002a48 <MQTT_GetIncomingPacketTypeAndLength+0x78>
    {
        LogDebug( ( "No data was received from the transport." ) );
        status = MQTTNoDataAvailable;
 8002a42:	2307      	movs	r3, #7
 8002a44:	75fb      	strb	r3, [r7, #23]
 8002a46:	e004      	b.n	8002a52 <MQTT_GetIncomingPacketTypeAndLength+0x82>
    }

    /* If the input packet was valid, then any other number of bytes received is
     * a failure. */
    else if( status != MQTTBadParameter )
 8002a48:	7dfb      	ldrb	r3, [r7, #23]
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d001      	beq.n	8002a52 <MQTT_GetIncomingPacketTypeAndLength+0x82>
    {
        LogError( ( "A single byte was not read from the transport: "
                    "transportStatus=%ld.",
                    ( long int ) bytesReceived ) );
        status = MQTTRecvFailed;
 8002a4e:	2304      	movs	r3, #4
 8002a50:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    return status;
 8002a52:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3718      	adds	r7, #24
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <validateTransitionPublish>:

static bool validateTransitionPublish( MQTTPublishState_t currentState,
                                       MQTTPublishState_t newState,
                                       MQTTStateOperation_t opType,
                                       MQTTQoS_t qos )
{
 8002a5c:	b490      	push	{r4, r7}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	4604      	mov	r4, r0
 8002a64:	4608      	mov	r0, r1
 8002a66:	4611      	mov	r1, r2
 8002a68:	461a      	mov	r2, r3
 8002a6a:	4623      	mov	r3, r4
 8002a6c:	71fb      	strb	r3, [r7, #7]
 8002a6e:	4603      	mov	r3, r0
 8002a70:	71bb      	strb	r3, [r7, #6]
 8002a72:	460b      	mov	r3, r1
 8002a74:	717b      	strb	r3, [r7, #5]
 8002a76:	4613      	mov	r3, r2
 8002a78:	713b      	strb	r3, [r7, #4]
    bool isValid = false;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 8002a7e:	79fb      	ldrb	r3, [r7, #7]
 8002a80:	2b07      	cmp	r3, #7
 8002a82:	d848      	bhi.n	8002b16 <validateTransitionPublish+0xba>
 8002a84:	a201      	add	r2, pc, #4	; (adr r2, 8002a8c <validateTransitionPublish+0x30>)
 8002a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a8a:	bf00      	nop
 8002a8c:	08002aad 	.word	0x08002aad
 8002a90:	08002ad1 	.word	0x08002ad1
 8002a94:	08002b17 	.word	0x08002b17
 8002a98:	08002b17 	.word	0x08002b17
 8002a9c:	08002b17 	.word	0x08002b17
 8002aa0:	08002b17 	.word	0x08002b17
 8002aa4:	08002afb 	.word	0x08002afb
 8002aa8:	08002b09 	.word	0x08002b09
    {
        case MQTTStateNull:

            /* Transitions from null occur when storing a new entry into the record. */
            if( opType == MQTT_RECEIVE )
 8002aac:	797b      	ldrb	r3, [r7, #5]
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d133      	bne.n	8002b1a <validateTransitionPublish+0xbe>
            {
                isValid = ( ( newState == MQTTPubAckSend ) || ( newState == MQTTPubRecSend ) ) ? true : false;
 8002ab2:	79bb      	ldrb	r3, [r7, #6]
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	d002      	beq.n	8002abe <validateTransitionPublish+0x62>
 8002ab8:	79bb      	ldrb	r3, [r7, #6]
 8002aba:	2b03      	cmp	r3, #3
 8002abc:	d101      	bne.n	8002ac2 <validateTransitionPublish+0x66>
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e000      	b.n	8002ac4 <validateTransitionPublish+0x68>
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	73fb      	strb	r3, [r7, #15]
 8002ac6:	7bfb      	ldrb	r3, [r7, #15]
 8002ac8:	f003 0301 	and.w	r3, r3, #1
 8002acc:	73fb      	strb	r3, [r7, #15]
            }

            break;
 8002ace:	e024      	b.n	8002b1a <validateTransitionPublish+0xbe>

        case MQTTPublishSend:

            /* Outgoing publish. All such publishes start in this state due to
             * the reserve operation. */
            switch( qos )
 8002ad0:	793b      	ldrb	r3, [r7, #4]
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d002      	beq.n	8002adc <validateTransitionPublish+0x80>
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d007      	beq.n	8002aea <validateTransitionPublish+0x8e>
                    isValid = ( newState == MQTTPubRecPending ) ? true : false;
                    break;

                default:
                    /* QoS 0 is checked before calling this function. */
                    break;
 8002ada:	e00d      	b.n	8002af8 <validateTransitionPublish+0x9c>
                    isValid = ( newState == MQTTPubAckPending ) ? true : false;
 8002adc:	79bb      	ldrb	r3, [r7, #6]
 8002ade:	2b06      	cmp	r3, #6
 8002ae0:	bf0c      	ite	eq
 8002ae2:	2301      	moveq	r3, #1
 8002ae4:	2300      	movne	r3, #0
 8002ae6:	73fb      	strb	r3, [r7, #15]
                    break;
 8002ae8:	e006      	b.n	8002af8 <validateTransitionPublish+0x9c>
                    isValid = ( newState == MQTTPubRecPending ) ? true : false;
 8002aea:	79bb      	ldrb	r3, [r7, #6]
 8002aec:	2b07      	cmp	r3, #7
 8002aee:	bf0c      	ite	eq
 8002af0:	2301      	moveq	r3, #1
 8002af2:	2300      	movne	r3, #0
 8002af4:	73fb      	strb	r3, [r7, #15]
                    break;
 8002af6:	bf00      	nop
            }

            break;
 8002af8:	e010      	b.n	8002b1c <validateTransitionPublish+0xc0>
         * reestablished. */
        case MQTTPubAckPending:

            /* When a session is reestablished, outgoing QoS1 publishes in state
             * #MQTTPubAckPending can be resent. The state remains the same. */
            isValid = ( newState == MQTTPubAckPending ) ? true : false;
 8002afa:	79bb      	ldrb	r3, [r7, #6]
 8002afc:	2b06      	cmp	r3, #6
 8002afe:	bf0c      	ite	eq
 8002b00:	2301      	moveq	r3, #1
 8002b02:	2300      	movne	r3, #0
 8002b04:	73fb      	strb	r3, [r7, #15]

            break;
 8002b06:	e009      	b.n	8002b1c <validateTransitionPublish+0xc0>

        case MQTTPubRecPending:

            /* When a session is reestablished, outgoing QoS2 publishes in state
             * #MQTTPubRecPending can be resent. The state remains the same. */
            isValid = ( newState == MQTTPubRecPending ) ? true : false;
 8002b08:	79bb      	ldrb	r3, [r7, #6]
 8002b0a:	2b07      	cmp	r3, #7
 8002b0c:	bf0c      	ite	eq
 8002b0e:	2301      	moveq	r3, #1
 8002b10:	2300      	movne	r3, #0
 8002b12:	73fb      	strb	r3, [r7, #15]

            break;
 8002b14:	e002      	b.n	8002b1c <validateTransitionPublish+0xc0>

        default:
            /* For a PUBLISH, we should not start from any other state. */
            break;
 8002b16:	bf00      	nop
 8002b18:	e000      	b.n	8002b1c <validateTransitionPublish+0xc0>
            break;
 8002b1a:	bf00      	nop
    }

    return isValid;
 8002b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3710      	adds	r7, #16
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bc90      	pop	{r4, r7}
 8002b26:	4770      	bx	lr

08002b28 <validateTransitionAck>:

/*-----------------------------------------------------------*/

static bool validateTransitionAck( MQTTPublishState_t currentState,
                                   MQTTPublishState_t newState )
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b085      	sub	sp, #20
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	4603      	mov	r3, r0
 8002b30:	460a      	mov	r2, r1
 8002b32:	71fb      	strb	r3, [r7, #7]
 8002b34:	4613      	mov	r3, r2
 8002b36:	71bb      	strb	r3, [r7, #6]
    bool isValid = false;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 8002b3c:	79fb      	ldrb	r3, [r7, #7]
 8002b3e:	3b02      	subs	r3, #2
 8002b40:	2b07      	cmp	r3, #7
 8002b42:	d85c      	bhi.n	8002bfe <validateTransitionAck+0xd6>
 8002b44:	a201      	add	r2, pc, #4	; (adr r2, 8002b4c <validateTransitionAck+0x24>)
 8002b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b4a:	bf00      	nop
 8002b4c:	08002b6d 	.word	0x08002b6d
 8002b50:	08002b7b 	.word	0x08002b7b
 8002b54:	08002bd3 	.word	0x08002bd3
 8002b58:	08002ba7 	.word	0x08002ba7
 8002b5c:	08002b6d 	.word	0x08002b6d
 8002b60:	08002bc5 	.word	0x08002bc5
 8002b64:	08002b89 	.word	0x08002b89
 8002b68:	08002be1 	.word	0x08002be1
    {
        case MQTTPubAckSend:
        /* Incoming publish, QoS 1. */
        case MQTTPubAckPending:
            /* Outgoing publish, QoS 1. */
            isValid = ( newState == MQTTPublishDone ) ? true : false;
 8002b6c:	79bb      	ldrb	r3, [r7, #6]
 8002b6e:	2b0a      	cmp	r3, #10
 8002b70:	bf0c      	ite	eq
 8002b72:	2301      	moveq	r3, #1
 8002b74:	2300      	movne	r3, #0
 8002b76:	73fb      	strb	r3, [r7, #15]
            break;
 8002b78:	e042      	b.n	8002c00 <validateTransitionAck+0xd8>

        case MQTTPubRecSend:
            /* Incoming publish, QoS 2. */
            isValid = ( newState == MQTTPubRelPending ) ? true : false;
 8002b7a:	79bb      	ldrb	r3, [r7, #6]
 8002b7c:	2b08      	cmp	r3, #8
 8002b7e:	bf0c      	ite	eq
 8002b80:	2301      	moveq	r3, #1
 8002b82:	2300      	movne	r3, #0
 8002b84:	73fb      	strb	r3, [r7, #15]
            break;
 8002b86:	e03b      	b.n	8002c00 <validateTransitionAck+0xd8>
             *    6. Publish is received when publish record state is in
             *       MQTTPubRelPending.
             *    7. Sending out a PUBREC will result in this transition
             *       to the same state. */
            isValid = ( ( newState == MQTTPubCompSend ) ||
                        ( newState == MQTTPubRelPending ) ) ? true : false;
 8002b88:	79bb      	ldrb	r3, [r7, #6]
 8002b8a:	2b05      	cmp	r3, #5
 8002b8c:	d002      	beq.n	8002b94 <validateTransitionAck+0x6c>
 8002b8e:	79bb      	ldrb	r3, [r7, #6]
 8002b90:	2b08      	cmp	r3, #8
 8002b92:	d101      	bne.n	8002b98 <validateTransitionAck+0x70>
 8002b94:	2301      	movs	r3, #1
 8002b96:	e000      	b.n	8002b9a <validateTransitionAck+0x72>
 8002b98:	2300      	movs	r3, #0
            isValid = ( ( newState == MQTTPubCompSend ) ||
 8002b9a:	73fb      	strb	r3, [r7, #15]
 8002b9c:	7bfb      	ldrb	r3, [r7, #15]
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	73fb      	strb	r3, [r7, #15]
            break;
 8002ba4:	e02c      	b.n	8002c00 <validateTransitionAck+0xd8>
             *    2. Reestablished an MQTT session.
             *    3. MQTT broker resent the un-acked PUBREL.
             *    4. Receiving the PUBREL again will result in this transition
             *       to the same state. */
            isValid = ( ( newState == MQTTPublishDone ) ||
                        ( newState == MQTTPubCompSend ) ) ? true : false;
 8002ba6:	79bb      	ldrb	r3, [r7, #6]
 8002ba8:	2b0a      	cmp	r3, #10
 8002baa:	d002      	beq.n	8002bb2 <validateTransitionAck+0x8a>
 8002bac:	79bb      	ldrb	r3, [r7, #6]
 8002bae:	2b05      	cmp	r3, #5
 8002bb0:	d101      	bne.n	8002bb6 <validateTransitionAck+0x8e>
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e000      	b.n	8002bb8 <validateTransitionAck+0x90>
 8002bb6:	2300      	movs	r3, #0
            isValid = ( ( newState == MQTTPublishDone ) ||
 8002bb8:	73fb      	strb	r3, [r7, #15]
 8002bba:	7bfb      	ldrb	r3, [r7, #15]
 8002bbc:	f003 0301 	and.w	r3, r3, #1
 8002bc0:	73fb      	strb	r3, [r7, #15]
            break;
 8002bc2:	e01d      	b.n	8002c00 <validateTransitionAck+0xd8>

        case MQTTPubRecPending:
            /* Outgoing publish, Qos 2. */
            isValid = ( newState == MQTTPubRelSend ) ? true : false;
 8002bc4:	79bb      	ldrb	r3, [r7, #6]
 8002bc6:	2b04      	cmp	r3, #4
 8002bc8:	bf0c      	ite	eq
 8002bca:	2301      	moveq	r3, #1
 8002bcc:	2300      	movne	r3, #0
 8002bce:	73fb      	strb	r3, [r7, #15]
            break;
 8002bd0:	e016      	b.n	8002c00 <validateTransitionAck+0xd8>

        case MQTTPubRelSend:
            /* Outgoing publish, Qos 2. */
            isValid = ( newState == MQTTPubCompPending ) ? true : false;
 8002bd2:	79bb      	ldrb	r3, [r7, #6]
 8002bd4:	2b09      	cmp	r3, #9
 8002bd6:	bf0c      	ite	eq
 8002bd8:	2301      	moveq	r3, #1
 8002bda:	2300      	movne	r3, #0
 8002bdc:	73fb      	strb	r3, [r7, #15]
            break;
 8002bde:	e00f      	b.n	8002c00 <validateTransitionAck+0xd8>
             *       for an outgoing PUBREL.
             *    2. An MQTT session is reestablished.
             *    3. Resending the un-acked PUBREL results in this transition
             *       to the same state. */
            isValid = ( ( newState == MQTTPublishDone ) ||
                        ( newState == MQTTPubCompPending ) ) ? true : false;
 8002be0:	79bb      	ldrb	r3, [r7, #6]
 8002be2:	2b0a      	cmp	r3, #10
 8002be4:	d002      	beq.n	8002bec <validateTransitionAck+0xc4>
 8002be6:	79bb      	ldrb	r3, [r7, #6]
 8002be8:	2b09      	cmp	r3, #9
 8002bea:	d101      	bne.n	8002bf0 <validateTransitionAck+0xc8>
 8002bec:	2301      	movs	r3, #1
 8002bee:	e000      	b.n	8002bf2 <validateTransitionAck+0xca>
 8002bf0:	2300      	movs	r3, #0
            isValid = ( ( newState == MQTTPublishDone ) ||
 8002bf2:	73fb      	strb	r3, [r7, #15]
 8002bf4:	7bfb      	ldrb	r3, [r7, #15]
 8002bf6:	f003 0301 	and.w	r3, r3, #1
 8002bfa:	73fb      	strb	r3, [r7, #15]
            break;
 8002bfc:	e000      	b.n	8002c00 <validateTransitionAck+0xd8>
        /* If an ack was sent/received we shouldn't have been in this state. */
        case MQTTStateNull:
        /* If an ack was sent/received the record should exist. */
        default:
            /* Invalid. */
            break;
 8002bfe:	bf00      	nop
    }

    return isValid;
 8002c00:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3714      	adds	r7, #20
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop

08002c10 <isPublishOutgoing>:

/*-----------------------------------------------------------*/

static bool isPublishOutgoing( MQTTPubAckType_t packetType,
                               MQTTStateOperation_t opType )
{
 8002c10:	b480      	push	{r7}
 8002c12:	b085      	sub	sp, #20
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	4603      	mov	r3, r0
 8002c18:	460a      	mov	r2, r1
 8002c1a:	71fb      	strb	r3, [r7, #7]
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	71bb      	strb	r3, [r7, #6]
    bool isOutgoing = false;
 8002c20:	2300      	movs	r3, #0
 8002c22:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 8002c24:	79fb      	ldrb	r3, [r7, #7]
 8002c26:	2b03      	cmp	r3, #3
 8002c28:	d009      	beq.n	8002c3e <isPublishOutgoing+0x2e>
 8002c2a:	2b03      	cmp	r3, #3
 8002c2c:	dc15      	bgt.n	8002c5a <isPublishOutgoing+0x4a>
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	dc02      	bgt.n	8002c38 <isPublishOutgoing+0x28>
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	da03      	bge.n	8002c3e <isPublishOutgoing+0x2e>
            isOutgoing = ( opType == MQTT_SEND ) ? true : false;
            break;

        default:
            /* No other ack type. */
            break;
 8002c36:	e010      	b.n	8002c5a <isPublishOutgoing+0x4a>
    switch( packetType )
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d007      	beq.n	8002c4c <isPublishOutgoing+0x3c>
            break;
 8002c3c:	e00d      	b.n	8002c5a <isPublishOutgoing+0x4a>
            isOutgoing = ( opType == MQTT_RECEIVE ) ? true : false;
 8002c3e:	79bb      	ldrb	r3, [r7, #6]
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	bf0c      	ite	eq
 8002c44:	2301      	moveq	r3, #1
 8002c46:	2300      	movne	r3, #0
 8002c48:	73fb      	strb	r3, [r7, #15]
            break;
 8002c4a:	e007      	b.n	8002c5c <isPublishOutgoing+0x4c>
            isOutgoing = ( opType == MQTT_SEND ) ? true : false;
 8002c4c:	79bb      	ldrb	r3, [r7, #6]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	bf0c      	ite	eq
 8002c52:	2301      	moveq	r3, #1
 8002c54:	2300      	movne	r3, #0
 8002c56:	73fb      	strb	r3, [r7, #15]
            break;
 8002c58:	e000      	b.n	8002c5c <isPublishOutgoing+0x4c>
            break;
 8002c5a:	bf00      	nop
    }

    return isOutgoing;
 8002c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3714      	adds	r7, #20
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
	...

08002c6c <findInRecord>:
static size_t findInRecord( const MQTTPubAckInfo_t * records,
                            size_t recordCount,
                            uint16_t packetId,
                            MQTTQoS_t * pQos,
                            MQTTPublishState_t * pCurrentState )
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b086      	sub	sp, #24
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	60f8      	str	r0, [r7, #12]
 8002c74:	60b9      	str	r1, [r7, #8]
 8002c76:	603b      	str	r3, [r7, #0]
 8002c78:	4613      	mov	r3, r2
 8002c7a:	80fb      	strh	r3, [r7, #6]
    size_t index = 0;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	617b      	str	r3, [r7, #20]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 8002c80:	88fb      	ldrh	r3, [r7, #6]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d106      	bne.n	8002c94 <findInRecord+0x28>
 8002c86:	4b18      	ldr	r3, [pc, #96]	; (8002ce8 <findInRecord+0x7c>)
 8002c88:	4a18      	ldr	r2, [pc, #96]	; (8002cec <findInRecord+0x80>)
 8002c8a:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 8002c8e:	4818      	ldr	r0, [pc, #96]	; (8002cf0 <findInRecord+0x84>)
 8002c90:	f009 ff16 	bl	800cac0 <__assert_func>

    *pCurrentState = MQTTStateNull;
 8002c94:	6a3b      	ldr	r3, [r7, #32]
 8002c96:	2200      	movs	r2, #0
 8002c98:	701a      	strb	r2, [r3, #0]

    for( index = 0; index < recordCount; index++ )
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	617b      	str	r3, [r7, #20]
 8002c9e:	e019      	b.n	8002cd4 <findInRecord+0x68>
    {
        if( records[ index ].packetId == packetId )
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	68fa      	ldr	r2, [r7, #12]
 8002ca6:	4413      	add	r3, r2
 8002ca8:	881b      	ldrh	r3, [r3, #0]
 8002caa:	88fa      	ldrh	r2, [r7, #6]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d10e      	bne.n	8002cce <findInRecord+0x62>
        {
            *pQos = records[ index ].qos;
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	68fa      	ldr	r2, [r7, #12]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	789a      	ldrb	r2, [r3, #2]
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	701a      	strb	r2, [r3, #0]
            *pCurrentState = records[ index ].publishState;
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	68fa      	ldr	r2, [r7, #12]
 8002cc4:	4413      	add	r3, r2
 8002cc6:	78da      	ldrb	r2, [r3, #3]
 8002cc8:	6a3b      	ldr	r3, [r7, #32]
 8002cca:	701a      	strb	r2, [r3, #0]
            break;
 8002ccc:	e006      	b.n	8002cdc <findInRecord+0x70>
    for( index = 0; index < recordCount; index++ )
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	617b      	str	r3, [r7, #20]
 8002cd4:	697a      	ldr	r2, [r7, #20]
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d3e1      	bcc.n	8002ca0 <findInRecord+0x34>
        }
    }

    return index;
 8002cdc:	697b      	ldr	r3, [r7, #20]
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3718      	adds	r7, #24
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	0800e8a8 	.word	0x0800e8a8
 8002cec:	0800f328 	.word	0x0800f328
 8002cf0:	0800e8cc 	.word	0x0800e8cc

08002cf4 <compactRecords>:

/*-----------------------------------------------------------*/

static void compactRecords( MQTTPubAckInfo_t * records,
                            size_t recordCount )
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	6039      	str	r1, [r7, #0]
    size_t index = 0;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	60fb      	str	r3, [r7, #12]
    size_t emptyIndex = MQTT_STATE_ARRAY_MAX_COUNT;
 8002d02:	230a      	movs	r3, #10
 8002d04:	60bb      	str	r3, [r7, #8]

    assert( records != NULL );
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d140      	bne.n	8002d8e <compactRecords+0x9a>
 8002d0c:	4b24      	ldr	r3, [pc, #144]	; (8002da0 <compactRecords+0xac>)
 8002d0e:	4a25      	ldr	r2, [pc, #148]	; (8002da4 <compactRecords+0xb0>)
 8002d10:	f240 11c5 	movw	r1, #453	; 0x1c5
 8002d14:	4824      	ldr	r0, [pc, #144]	; (8002da8 <compactRecords+0xb4>)
 8002d16:	f009 fed3 	bl	800cac0 <__assert_func>

    /* Find the empty spots and fill those with non empty values. */
    for( ; index < recordCount; index++ )
    {
        /* Find the first empty spot. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	687a      	ldr	r2, [r7, #4]
 8002d20:	4413      	add	r3, r2
 8002d22:	881b      	ldrh	r3, [r3, #0]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d105      	bne.n	8002d34 <compactRecords+0x40>
        {
            if( emptyIndex == MQTT_STATE_ARRAY_MAX_COUNT )
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	2b0a      	cmp	r3, #10
 8002d2c:	d12c      	bne.n	8002d88 <compactRecords+0x94>
            {
                emptyIndex = index;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	60bb      	str	r3, [r7, #8]
 8002d32:	e029      	b.n	8002d88 <compactRecords+0x94>
            }
        }
        else
        {
            if( emptyIndex != MQTT_STATE_ARRAY_MAX_COUNT )
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	2b0a      	cmp	r3, #10
 8002d38:	d026      	beq.n	8002d88 <compactRecords+0x94>
            {
                /* Copy over the contents at non empty index to empty index. */
                records[ emptyIndex ].packetId = records[ index ].packetId;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	441a      	add	r2, r3
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	6879      	ldr	r1, [r7, #4]
 8002d48:	440b      	add	r3, r1
 8002d4a:	8812      	ldrh	r2, [r2, #0]
 8002d4c:	801a      	strh	r2, [r3, #0]
                records[ emptyIndex ].qos = records[ index ].qos;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	441a      	add	r2, r3
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	6879      	ldr	r1, [r7, #4]
 8002d5c:	440b      	add	r3, r1
 8002d5e:	7892      	ldrb	r2, [r2, #2]
 8002d60:	709a      	strb	r2, [r3, #2]
                records[ emptyIndex ].publishState = records[ index ].publishState;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	441a      	add	r2, r3
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	6879      	ldr	r1, [r7, #4]
 8002d70:	440b      	add	r3, r1
 8002d72:	78d2      	ldrb	r2, [r2, #3]
 8002d74:	70da      	strb	r2, [r3, #3]

                /* Mark the record at current non empty index as invalid. */
                records[ index ].packetId = MQTT_PACKET_ID_INVALID;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	2200      	movs	r2, #0
 8002d80:	801a      	strh	r2, [r3, #0]

                /* Advance the emptyIndex. */
                emptyIndex++;
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	3301      	adds	r3, #1
 8002d86:	60bb      	str	r3, [r7, #8]
    for( ; index < recordCount; index++ )
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	60fb      	str	r3, [r7, #12]
 8002d8e:	68fa      	ldr	r2, [r7, #12]
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d3c1      	bcc.n	8002d1a <compactRecords+0x26>
            }
        }
    }
}
 8002d96:	bf00      	nop
 8002d98:	bf00      	nop
 8002d9a:	3710      	adds	r7, #16
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	0800e8ec 	.word	0x0800e8ec
 8002da4:	0800f338 	.word	0x0800f338
 8002da8:	0800e8cc 	.word	0x0800e8cc

08002dac <addRecord>:
static MQTTStatus_t addRecord( MQTTPubAckInfo_t * records,
                               size_t recordCount,
                               uint16_t packetId,
                               MQTTQoS_t qos,
                               MQTTPublishState_t publishState )
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b088      	sub	sp, #32
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	4611      	mov	r1, r2
 8002db8:	461a      	mov	r2, r3
 8002dba:	460b      	mov	r3, r1
 8002dbc:	80fb      	strh	r3, [r7, #6]
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTNoMemory;
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	77fb      	strb	r3, [r7, #31]
    int32_t index = 0;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	61bb      	str	r3, [r7, #24]
    size_t availableIndex = recordCount;
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	617b      	str	r3, [r7, #20]
    bool validEntryFound = false;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	74fb      	strb	r3, [r7, #19]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 8002dd2:	88fb      	ldrh	r3, [r7, #6]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d106      	bne.n	8002de6 <addRecord+0x3a>
 8002dd8:	4b32      	ldr	r3, [pc, #200]	; (8002ea4 <addRecord+0xf8>)
 8002dda:	4a33      	ldr	r2, [pc, #204]	; (8002ea8 <addRecord+0xfc>)
 8002ddc:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 8002de0:	4832      	ldr	r0, [pc, #200]	; (8002eac <addRecord+0x100>)
 8002de2:	f009 fe6d 	bl	800cac0 <__assert_func>
    assert( qos != MQTTQoS0 );
 8002de6:	797b      	ldrb	r3, [r7, #5]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d106      	bne.n	8002dfa <addRecord+0x4e>
 8002dec:	4b30      	ldr	r3, [pc, #192]	; (8002eb0 <addRecord+0x104>)
 8002dee:	4a2e      	ldr	r2, [pc, #184]	; (8002ea8 <addRecord+0xfc>)
 8002df0:	f240 11f3 	movw	r1, #499	; 0x1f3
 8002df4:	482d      	ldr	r0, [pc, #180]	; (8002eac <addRecord+0x100>)
 8002df6:	f009 fe63 	bl	800cac0 <__assert_func>

    /* Check if we have to compact the records. This is known by checking if
     * the last spot in the array is filled. */
    if( records[ recordCount - 1U ].packetId != MQTT_PACKET_ID_INVALID )
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002e00:	3b01      	subs	r3, #1
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	68fa      	ldr	r2, [r7, #12]
 8002e06:	4413      	add	r3, r2
 8002e08:	881b      	ldrh	r3, [r3, #0]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d003      	beq.n	8002e16 <addRecord+0x6a>
    {
        compactRecords( records, recordCount );
 8002e0e:	68b9      	ldr	r1, [r7, #8]
 8002e10:	68f8      	ldr	r0, [r7, #12]
 8002e12:	f7ff ff6f 	bl	8002cf4 <compactRecords>

    /* Start from end so first available index will be populated.
     * Available index is always found after the last element in the records.
     * This is to make sure the relative order of the records in order to meet
     * the message ordering requirement of MQTT spec 3.1.1. */
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	61bb      	str	r3, [r7, #24]
 8002e1c:	e021      	b.n	8002e62 <addRecord+0xb6>
    {
        /* Available index is only found after packet at the highest index. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	68fa      	ldr	r2, [r7, #12]
 8002e24:	4413      	add	r3, r2
 8002e26:	881b      	ldrh	r3, [r3, #0]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d108      	bne.n	8002e3e <addRecord+0x92>
        {
            if( validEntryFound == false )
 8002e2c:	7cfb      	ldrb	r3, [r7, #19]
 8002e2e:	f083 0301 	eor.w	r3, r3, #1
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d011      	beq.n	8002e5c <addRecord+0xb0>
            {
                availableIndex = ( size_t ) index;
 8002e38:	69bb      	ldr	r3, [r7, #24]
 8002e3a:	617b      	str	r3, [r7, #20]
 8002e3c:	e00e      	b.n	8002e5c <addRecord+0xb0>
            }
        }
        else
        {
            /* A non-empty spot found in the records. */
            validEntryFound = true;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	74fb      	strb	r3, [r7, #19]

            if( records[ index ].packetId == packetId )
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	68fa      	ldr	r2, [r7, #12]
 8002e48:	4413      	add	r3, r2
 8002e4a:	881b      	ldrh	r3, [r3, #0]
 8002e4c:	88fa      	ldrh	r2, [r7, #6]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d104      	bne.n	8002e5c <addRecord+0xb0>
                /* Collision. */
                LogError( ( "Collision when adding PacketID=%u at index=%d.",
                            ( unsigned int ) packetId,
                            ( int ) index ) );

                status = MQTTStateCollision;
 8002e52:	2309      	movs	r3, #9
 8002e54:	77fb      	strb	r3, [r7, #31]
                availableIndex = recordCount;
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	617b      	str	r3, [r7, #20]
                break;
 8002e5a:	e005      	b.n	8002e68 <addRecord+0xbc>
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	61bb      	str	r3, [r7, #24]
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	dada      	bge.n	8002e1e <addRecord+0x72>
            }
        }
    }

    if( availableIndex < recordCount )
 8002e68:	697a      	ldr	r2, [r7, #20]
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d214      	bcs.n	8002e9a <addRecord+0xee>
    {
        records[ availableIndex ].packetId = packetId;
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	68fa      	ldr	r2, [r7, #12]
 8002e76:	4413      	add	r3, r2
 8002e78:	88fa      	ldrh	r2, [r7, #6]
 8002e7a:	801a      	strh	r2, [r3, #0]
        records[ availableIndex ].qos = qos;
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	68fa      	ldr	r2, [r7, #12]
 8002e82:	4413      	add	r3, r2
 8002e84:	797a      	ldrb	r2, [r7, #5]
 8002e86:	709a      	strb	r2, [r3, #2]
        records[ availableIndex ].publishState = publishState;
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	68fa      	ldr	r2, [r7, #12]
 8002e8e:	4413      	add	r3, r2
 8002e90:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8002e94:	70da      	strb	r2, [r3, #3]
        status = MQTTSuccess;
 8002e96:	2300      	movs	r3, #0
 8002e98:	77fb      	strb	r3, [r7, #31]
    }

    return status;
 8002e9a:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3720      	adds	r7, #32
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	0800e8a8 	.word	0x0800e8a8
 8002ea8:	0800f348 	.word	0x0800f348
 8002eac:	0800e8cc 	.word	0x0800e8cc
 8002eb0:	0800e8fc 	.word	0x0800e8fc

08002eb4 <updateRecord>:

static void updateRecord( MQTTPubAckInfo_t * records,
                          size_t recordIndex,
                          MQTTPublishState_t newState,
                          bool shouldDelete )
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	4611      	mov	r1, r2
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	460b      	mov	r3, r1
 8002ec4:	71fb      	strb	r3, [r7, #7]
 8002ec6:	4613      	mov	r3, r2
 8002ec8:	71bb      	strb	r3, [r7, #6]
    assert( records != NULL );
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d106      	bne.n	8002ede <updateRecord+0x2a>
 8002ed0:	4b0d      	ldr	r3, [pc, #52]	; (8002f08 <updateRecord+0x54>)
 8002ed2:	4a0e      	ldr	r2, [pc, #56]	; (8002f0c <updateRecord+0x58>)
 8002ed4:	f240 212f 	movw	r1, #559	; 0x22f
 8002ed8:	480d      	ldr	r0, [pc, #52]	; (8002f10 <updateRecord+0x5c>)
 8002eda:	f009 fdf1 	bl	800cac0 <__assert_func>

    if( shouldDelete == true )
 8002ede:	79bb      	ldrb	r3, [r7, #6]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d006      	beq.n	8002ef2 <updateRecord+0x3e>
    {
        /* Mark the record as invalid. */
        records[ recordIndex ].packetId = MQTT_PACKET_ID_INVALID;
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	68fa      	ldr	r2, [r7, #12]
 8002eea:	4413      	add	r3, r2
 8002eec:	2200      	movs	r2, #0
 8002eee:	801a      	strh	r2, [r3, #0]
    }
    else
    {
        records[ recordIndex ].publishState = newState;
    }
}
 8002ef0:	e005      	b.n	8002efe <updateRecord+0x4a>
        records[ recordIndex ].publishState = newState;
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	68fa      	ldr	r2, [r7, #12]
 8002ef8:	4413      	add	r3, r2
 8002efa:	79fa      	ldrb	r2, [r7, #7]
 8002efc:	70da      	strb	r2, [r3, #3]
}
 8002efe:	bf00      	nop
 8002f00:	3710      	adds	r7, #16
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	0800e8ec 	.word	0x0800e8ec
 8002f0c:	0800f354 	.word	0x0800f354
 8002f10:	0800e8cc 	.word	0x0800e8cc

08002f14 <stateSelect>:
/*-----------------------------------------------------------*/

static uint16_t stateSelect( const MQTTContext_t * pMqttContext,
                             uint16_t searchStates,
                             MQTTStateCursor_t * pCursor )
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b088      	sub	sp, #32
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	607a      	str	r2, [r7, #4]
 8002f20:	817b      	strh	r3, [r7, #10]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 8002f22:	2300      	movs	r3, #0
 8002f24:	83fb      	strh	r3, [r7, #30]
    uint16_t outgoingStates = 0U;
 8002f26:	2300      	movs	r3, #0
 8002f28:	83bb      	strh	r3, [r7, #28]
    const MQTTPubAckInfo_t * records = NULL;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	61bb      	str	r3, [r7, #24]
    bool stateCheck = false;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	75fb      	strb	r3, [r7, #23]

    assert( pMqttContext != NULL );
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d106      	bne.n	8002f46 <stateSelect+0x32>
 8002f38:	4b41      	ldr	r3, [pc, #260]	; (8003040 <stateSelect+0x12c>)
 8002f3a:	4a42      	ldr	r2, [pc, #264]	; (8003044 <stateSelect+0x130>)
 8002f3c:	f240 2147 	movw	r1, #583	; 0x247
 8002f40:	4841      	ldr	r0, [pc, #260]	; (8003048 <stateSelect+0x134>)
 8002f42:	f009 fdbd 	bl	800cac0 <__assert_func>
    assert( searchStates != 0U );
 8002f46:	897b      	ldrh	r3, [r7, #10]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d106      	bne.n	8002f5a <stateSelect+0x46>
 8002f4c:	4b3f      	ldr	r3, [pc, #252]	; (800304c <stateSelect+0x138>)
 8002f4e:	4a3d      	ldr	r2, [pc, #244]	; (8003044 <stateSelect+0x130>)
 8002f50:	f44f 7112 	mov.w	r1, #584	; 0x248
 8002f54:	483c      	ldr	r0, [pc, #240]	; (8003048 <stateSelect+0x134>)
 8002f56:	f009 fdb3 	bl	800cac0 <__assert_func>
    assert( pCursor != NULL );
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d106      	bne.n	8002f6e <stateSelect+0x5a>
 8002f60:	4b3b      	ldr	r3, [pc, #236]	; (8003050 <stateSelect+0x13c>)
 8002f62:	4a38      	ldr	r2, [pc, #224]	; (8003044 <stateSelect+0x130>)
 8002f64:	f240 2149 	movw	r1, #585	; 0x249
 8002f68:	4837      	ldr	r0, [pc, #220]	; (8003048 <stateSelect+0x134>)
 8002f6a:	f009 fda9 	bl	800cac0 <__assert_func>

    /* Create a bit map with all the outgoing publish states. */
    UINT16_SET_BIT( outgoingStates, MQTTPublishSend );
 8002f6e:	8bbb      	ldrh	r3, [r7, #28]
 8002f70:	f043 0302 	orr.w	r3, r3, #2
 8002f74:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubAckPending );
 8002f76:	8bbb      	ldrh	r3, [r7, #28]
 8002f78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f7c:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRecPending );
 8002f7e:	8bbb      	ldrh	r3, [r7, #28]
 8002f80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f84:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRelSend );
 8002f86:	8bbb      	ldrh	r3, [r7, #28]
 8002f88:	f043 0310 	orr.w	r3, r3, #16
 8002f8c:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubCompPending );
 8002f8e:	8bbb      	ldrh	r3, [r7, #28]
 8002f90:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f94:	83bb      	strh	r3, [r7, #28]

    /* Only outgoing publish records need to be searched. */
    assert( ( outgoingStates & searchStates ) > 0U );
 8002f96:	8bba      	ldrh	r2, [r7, #28]
 8002f98:	897b      	ldrh	r3, [r7, #10]
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	b29b      	uxth	r3, r3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d106      	bne.n	8002fb0 <stateSelect+0x9c>
 8002fa2:	4b2c      	ldr	r3, [pc, #176]	; (8003054 <stateSelect+0x140>)
 8002fa4:	4a27      	ldr	r2, [pc, #156]	; (8003044 <stateSelect+0x130>)
 8002fa6:	f240 2153 	movw	r1, #595	; 0x253
 8002faa:	4827      	ldr	r0, [pc, #156]	; (8003048 <stateSelect+0x134>)
 8002fac:	f009 fd88 	bl	800cac0 <__assert_func>
    assert( ( ~outgoingStates & searchStates ) == 0 );
 8002fb0:	8bbb      	ldrh	r3, [r7, #28]
 8002fb2:	43da      	mvns	r2, r3
 8002fb4:	897b      	ldrh	r3, [r7, #10]
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d006      	beq.n	8002fca <stateSelect+0xb6>
 8002fbc:	4b26      	ldr	r3, [pc, #152]	; (8003058 <stateSelect+0x144>)
 8002fbe:	4a21      	ldr	r2, [pc, #132]	; (8003044 <stateSelect+0x130>)
 8002fc0:	f44f 7115 	mov.w	r1, #596	; 0x254
 8002fc4:	4820      	ldr	r0, [pc, #128]	; (8003048 <stateSelect+0x134>)
 8002fc6:	f009 fd7b 	bl	800cac0 <__assert_func>

    records = pMqttContext->outgoingPublishRecords;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	61bb      	str	r3, [r7, #24]

    while( *pCursor < MQTT_STATE_ARRAY_MAX_COUNT )
 8002fce:	e02d      	b.n	800302c <stateSelect+0x118>
    {
        /* Check if any of the search states are present. */
        stateCheck = UINT16_CHECK_BIT( searchStates, records[ *pCursor ].publishState ) ? true : false;
 8002fd0:	897a      	ldrh	r2, [r7, #10]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	69b9      	ldr	r1, [r7, #24]
 8002fda:	440b      	add	r3, r1
 8002fdc:	78db      	ldrb	r3, [r3, #3]
 8002fde:	4619      	mov	r1, r3
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	408b      	lsls	r3, r1
 8002fe4:	401a      	ands	r2, r3
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	69b9      	ldr	r1, [r7, #24]
 8002fee:	440b      	add	r3, r1
 8002ff0:	78db      	ldrb	r3, [r3, #3]
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	408b      	lsls	r3, r1
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	bf0c      	ite	eq
 8002ffc:	2301      	moveq	r3, #1
 8002ffe:	2300      	movne	r3, #0
 8003000:	75fb      	strb	r3, [r7, #23]

        if( stateCheck == true )
 8003002:	7dfb      	ldrb	r3, [r7, #23]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d00c      	beq.n	8003022 <stateSelect+0x10e>
        {
            packetId = records[ *pCursor ].packetId;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	69ba      	ldr	r2, [r7, #24]
 8003010:	4413      	add	r3, r2
 8003012:	881b      	ldrh	r3, [r3, #0]
 8003014:	83fb      	strh	r3, [r7, #30]
            ( *pCursor )++;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	1c5a      	adds	r2, r3, #1
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	601a      	str	r2, [r3, #0]
            break;
 8003020:	e008      	b.n	8003034 <stateSelect+0x120>
        }

        ( *pCursor )++;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	1c5a      	adds	r2, r3, #1
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	601a      	str	r2, [r3, #0]
    while( *pCursor < MQTT_STATE_ARRAY_MAX_COUNT )
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2b09      	cmp	r3, #9
 8003032:	d9cd      	bls.n	8002fd0 <stateSelect+0xbc>
    }

    return packetId;
 8003034:	8bfb      	ldrh	r3, [r7, #30]
}
 8003036:	4618      	mov	r0, r3
 8003038:	3720      	adds	r7, #32
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	0800e90c 	.word	0x0800e90c
 8003044:	0800f364 	.word	0x0800f364
 8003048:	0800e8cc 	.word	0x0800e8cc
 800304c:	0800e924 	.word	0x0800e924
 8003050:	0800e938 	.word	0x0800e938
 8003054:	0800e948 	.word	0x0800e948
 8003058:	0800e970 	.word	0x0800e970

0800305c <MQTT_CalculateStateAck>:
/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStateAck( MQTTPubAckType_t packetType,
                                           MQTTStateOperation_t opType,
                                           MQTTQoS_t qos )
{
 800305c:	b480      	push	{r7}
 800305e:	b085      	sub	sp, #20
 8003060:	af00      	add	r7, sp, #0
 8003062:	4603      	mov	r3, r0
 8003064:	71fb      	strb	r3, [r7, #7]
 8003066:	460b      	mov	r3, r1
 8003068:	71bb      	strb	r3, [r7, #6]
 800306a:	4613      	mov	r3, r2
 800306c:	717b      	strb	r3, [r7, #5]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800306e:	2300      	movs	r3, #0
 8003070:	73fb      	strb	r3, [r7, #15]
    /* There are more QoS2 cases than QoS1, so initialize to that. */
    bool qosValid = ( qos == MQTTQoS2 ) ? true : false;
 8003072:	797b      	ldrb	r3, [r7, #5]
 8003074:	2b02      	cmp	r3, #2
 8003076:	bf0c      	ite	eq
 8003078:	2301      	moveq	r3, #1
 800307a:	2300      	movne	r3, #0
 800307c:	73bb      	strb	r3, [r7, #14]

    switch( packetType )
 800307e:	79fb      	ldrb	r3, [r7, #7]
 8003080:	2b03      	cmp	r3, #3
 8003082:	d827      	bhi.n	80030d4 <MQTT_CalculateStateAck+0x78>
 8003084:	a201      	add	r2, pc, #4	; (adr r2, 800308c <MQTT_CalculateStateAck+0x30>)
 8003086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800308a:	bf00      	nop
 800308c:	0800309d 	.word	0x0800309d
 8003090:	080030af 	.word	0x080030af
 8003094:	080030bf 	.word	0x080030bf
 8003098:	080030cf 	.word	0x080030cf
    {
        case MQTTPuback:
            qosValid = ( qos == MQTTQoS1 ) ? true : false;
 800309c:	797b      	ldrb	r3, [r7, #5]
 800309e:	2b01      	cmp	r3, #1
 80030a0:	bf0c      	ite	eq
 80030a2:	2301      	moveq	r3, #1
 80030a4:	2300      	movne	r3, #0
 80030a6:	73bb      	strb	r3, [r7, #14]
            calculatedState = MQTTPublishDone;
 80030a8:	230a      	movs	r3, #10
 80030aa:	73fb      	strb	r3, [r7, #15]
            break;
 80030ac:	e013      	b.n	80030d6 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrec:

            /* Incoming publish: send PUBREC, PUBREL pending.
             * Outgoing publish: receive PUBREC, send PUBREL. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRelPending : MQTTPubRelSend;
 80030ae:	79bb      	ldrb	r3, [r7, #6]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d101      	bne.n	80030b8 <MQTT_CalculateStateAck+0x5c>
 80030b4:	2308      	movs	r3, #8
 80030b6:	e000      	b.n	80030ba <MQTT_CalculateStateAck+0x5e>
 80030b8:	2304      	movs	r3, #4
 80030ba:	73fb      	strb	r3, [r7, #15]
            break;
 80030bc:	e00b      	b.n	80030d6 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrel:

            /* Incoming publish: receive PUBREL, send PUBCOMP.
             * Outgoing publish: send PUBREL, PUBCOMP pending. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubCompPending : MQTTPubCompSend;
 80030be:	79bb      	ldrb	r3, [r7, #6]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d101      	bne.n	80030c8 <MQTT_CalculateStateAck+0x6c>
 80030c4:	2309      	movs	r3, #9
 80030c6:	e000      	b.n	80030ca <MQTT_CalculateStateAck+0x6e>
 80030c8:	2305      	movs	r3, #5
 80030ca:	73fb      	strb	r3, [r7, #15]
            break;
 80030cc:	e003      	b.n	80030d6 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubcomp:
            calculatedState = MQTTPublishDone;
 80030ce:	230a      	movs	r3, #10
 80030d0:	73fb      	strb	r3, [r7, #15]
            break;
 80030d2:	e000      	b.n	80030d6 <MQTT_CalculateStateAck+0x7a>

        default:
            /* No other ack type. */
            break;
 80030d4:	bf00      	nop
    }

    /* Sanity check, make sure ack and QoS agree. */
    if( qosValid == false )
 80030d6:	7bbb      	ldrb	r3, [r7, #14]
 80030d8:	f083 0301 	eor.w	r3, r3, #1
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d001      	beq.n	80030e6 <MQTT_CalculateStateAck+0x8a>
    {
        calculatedState = MQTTStateNull;
 80030e2:	2300      	movs	r3, #0
 80030e4:	73fb      	strb	r3, [r7, #15]
    }

    return calculatedState;
 80030e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3714      	adds	r7, #20
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr

080030f4 <updateStateAck>:
static MQTTStatus_t updateStateAck( MQTTPubAckInfo_t * records,
                                    size_t recordIndex,
                                    uint16_t packetId,
                                    MQTTPublishState_t currentState,
                                    MQTTPublishState_t newState )
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b088      	sub	sp, #32
 80030f8:	af02      	add	r7, sp, #8
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	60b9      	str	r1, [r7, #8]
 80030fe:	4611      	mov	r1, r2
 8003100:	461a      	mov	r2, r3
 8003102:	460b      	mov	r3, r1
 8003104:	80fb      	strh	r3, [r7, #6]
 8003106:	4613      	mov	r3, r2
 8003108:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTIllegalState;
 800310a:	2308      	movs	r3, #8
 800310c:	75fb      	strb	r3, [r7, #23]
    bool shouldDeleteRecord = false;
 800310e:	2300      	movs	r3, #0
 8003110:	75bb      	strb	r3, [r7, #22]
    bool isTransitionValid = false;
 8003112:	2300      	movs	r3, #0
 8003114:	757b      	strb	r3, [r7, #21]

    assert( records != NULL );
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d106      	bne.n	800312a <updateStateAck+0x36>
 800311c:	4b21      	ldr	r3, [pc, #132]	; (80031a4 <updateStateAck+0xb0>)
 800311e:	4a22      	ldr	r2, [pc, #136]	; (80031a8 <updateStateAck+0xb4>)
 8003120:	f240 21a7 	movw	r1, #679	; 0x2a7
 8003124:	4821      	ldr	r0, [pc, #132]	; (80031ac <updateStateAck+0xb8>)
 8003126:	f009 fccb 	bl	800cac0 <__assert_func>

    /* Record to be deleted if the state transition is completed or if a PUBREC
     * is received for an outgoing QoS2 publish. When a PUBREC is received,
     * record is deleted and added back to the end of the records to maintain
     * ordering for PUBRELs. */
    shouldDeleteRecord = ( ( newState == MQTTPublishDone ) || ( newState == MQTTPubRelSend ) ) ? true : false;
 800312a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800312e:	2b0a      	cmp	r3, #10
 8003130:	d003      	beq.n	800313a <updateStateAck+0x46>
 8003132:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003136:	2b04      	cmp	r3, #4
 8003138:	d101      	bne.n	800313e <updateStateAck+0x4a>
 800313a:	2301      	movs	r3, #1
 800313c:	e000      	b.n	8003140 <updateStateAck+0x4c>
 800313e:	2300      	movs	r3, #0
 8003140:	75bb      	strb	r3, [r7, #22]
 8003142:	7dbb      	ldrb	r3, [r7, #22]
 8003144:	f003 0301 	and.w	r3, r3, #1
 8003148:	75bb      	strb	r3, [r7, #22]
    isTransitionValid = validateTransitionAck( currentState, newState );
 800314a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800314e:	797b      	ldrb	r3, [r7, #5]
 8003150:	4611      	mov	r1, r2
 8003152:	4618      	mov	r0, r3
 8003154:	f7ff fce8 	bl	8002b28 <validateTransitionAck>
 8003158:	4603      	mov	r3, r0
 800315a:	757b      	strb	r3, [r7, #21]

    if( isTransitionValid == true )
 800315c:	7d7b      	ldrb	r3, [r7, #21]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d01b      	beq.n	800319a <updateStateAck+0xa6>
    {
        status = MQTTSuccess;
 8003162:	2300      	movs	r3, #0
 8003164:	75fb      	strb	r3, [r7, #23]

        /* Update record for acks. When sending or receiving acks for packets that
         * are resent during a session reestablishment, the new state and
         * current state can be the same. No update of record required in that case. */
        if( currentState != newState )
 8003166:	797a      	ldrb	r2, [r7, #5]
 8003168:	f897 3020 	ldrb.w	r3, [r7, #32]
 800316c:	429a      	cmp	r2, r3
 800316e:	d014      	beq.n	800319a <updateStateAck+0xa6>
        {
            updateRecord( records,
 8003170:	7dbb      	ldrb	r3, [r7, #22]
 8003172:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003176:	68b9      	ldr	r1, [r7, #8]
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f7ff fe9b 	bl	8002eb4 <updateRecord>

            /* For QoS2 messages, in order to preserve the message ordering, when
             * a PUBREC is received for an outgoing publish, the record should be
             * moved to the last. This move will help preserve the order in which
             * a PUBREL needs to be resent in case of a session reestablishment. */
            if( newState == MQTTPubRelSend )
 800317e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003182:	2b04      	cmp	r3, #4
 8003184:	d109      	bne.n	800319a <updateStateAck+0xa6>
            {
                status = addRecord( records,
 8003186:	88fa      	ldrh	r2, [r7, #6]
 8003188:	2304      	movs	r3, #4
 800318a:	9300      	str	r3, [sp, #0]
 800318c:	2302      	movs	r3, #2
 800318e:	210a      	movs	r1, #10
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f7ff fe0b 	bl	8002dac <addRecord>
 8003196:	4603      	mov	r3, r0
 8003198:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800319a:	7dfb      	ldrb	r3, [r7, #23]
}
 800319c:	4618      	mov	r0, r3
 800319e:	3718      	adds	r7, #24
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	0800e8ec 	.word	0x0800e8ec
 80031a8:	0800f370 	.word	0x0800f370
 80031ac:	0800e8cc 	.word	0x0800e8cc

080031b0 <updateStatePublish>:
                                        uint16_t packetId,
                                        MQTTStateOperation_t opType,
                                        MQTTQoS_t qos,
                                        MQTTPublishState_t currentState,
                                        MQTTPublishState_t newState )
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b088      	sub	sp, #32
 80031b4:	af02      	add	r7, sp, #8
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	4611      	mov	r1, r2
 80031bc:	461a      	mov	r2, r3
 80031be:	460b      	mov	r3, r1
 80031c0:	80fb      	strh	r3, [r7, #6]
 80031c2:	4613      	mov	r3, r2
 80031c4:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTSuccess;
 80031c6:	2300      	movs	r3, #0
 80031c8:	75fb      	strb	r3, [r7, #23]
    bool isTransitionValid = false;
 80031ca:	2300      	movs	r3, #0
 80031cc:	75bb      	strb	r3, [r7, #22]

    assert( pMqttContext != NULL );
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d106      	bne.n	80031e2 <updateStatePublish+0x32>
 80031d4:	4b28      	ldr	r3, [pc, #160]	; (8003278 <updateStatePublish+0xc8>)
 80031d6:	4a29      	ldr	r2, [pc, #164]	; (800327c <updateStatePublish+0xcc>)
 80031d8:	f44f 7139 	mov.w	r1, #740	; 0x2e4
 80031dc:	4828      	ldr	r0, [pc, #160]	; (8003280 <updateStatePublish+0xd0>)
 80031de:	f009 fc6f 	bl	800cac0 <__assert_func>
    assert( packetId != MQTT_PACKET_ID_INVALID );
 80031e2:	88fb      	ldrh	r3, [r7, #6]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d106      	bne.n	80031f6 <updateStatePublish+0x46>
 80031e8:	4b26      	ldr	r3, [pc, #152]	; (8003284 <updateStatePublish+0xd4>)
 80031ea:	4a24      	ldr	r2, [pc, #144]	; (800327c <updateStatePublish+0xcc>)
 80031ec:	f240 21e5 	movw	r1, #741	; 0x2e5
 80031f0:	4823      	ldr	r0, [pc, #140]	; (8003280 <updateStatePublish+0xd0>)
 80031f2:	f009 fc65 	bl	800cac0 <__assert_func>
    assert( qos != MQTTQoS0 );
 80031f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d106      	bne.n	800320c <updateStatePublish+0x5c>
 80031fe:	4b22      	ldr	r3, [pc, #136]	; (8003288 <updateStatePublish+0xd8>)
 8003200:	4a1e      	ldr	r2, [pc, #120]	; (800327c <updateStatePublish+0xcc>)
 8003202:	f240 21e6 	movw	r1, #742	; 0x2e6
 8003206:	481e      	ldr	r0, [pc, #120]	; (8003280 <updateStatePublish+0xd0>)
 8003208:	f009 fc5a 	bl	800cac0 <__assert_func>

    /* This will always succeed for an incoming publish. This is due to the fact
     * that the passed in currentState must be MQTTStateNull, since
     * #MQTT_UpdateStatePublish does not perform a lookup for receives. */
    isTransitionValid = validateTransitionPublish( currentState, newState, opType, qos );
 800320c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003210:	797a      	ldrb	r2, [r7, #5]
 8003212:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
 8003216:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 800321a:	f7ff fc1f 	bl	8002a5c <validateTransitionPublish>
 800321e:	4603      	mov	r3, r0
 8003220:	75bb      	strb	r3, [r7, #22]

    if( isTransitionValid == true )
 8003222:	7dbb      	ldrb	r3, [r7, #22]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d020      	beq.n	800326a <updateStatePublish+0xba>
    {
        /* addRecord will check for collisions. */
        if( opType == MQTT_RECEIVE )
 8003228:	797b      	ldrb	r3, [r7, #5]
 800322a:	2b01      	cmp	r3, #1
 800322c:	d10f      	bne.n	800324e <updateStatePublish+0x9e>
        {
            status = addRecord( pMqttContext->incomingPublishRecords,
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	f103 0028 	add.w	r0, r3, #40	; 0x28
 8003234:	f897 1020 	ldrb.w	r1, [r7, #32]
 8003238:	88fa      	ldrh	r2, [r7, #6]
 800323a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800323e:	9300      	str	r3, [sp, #0]
 8003240:	460b      	mov	r3, r1
 8003242:	210a      	movs	r1, #10
 8003244:	f7ff fdb2 	bl	8002dac <addRecord>
 8003248:	4603      	mov	r3, r0
 800324a:	75fb      	strb	r3, [r7, #23]
 800324c:	e00f      	b.n	800326e <updateStatePublish+0xbe>
        /* Send operation. */
        else
        {
            /* Skip updating record when publish is resend and no state
             * update is required. */
            if( currentState != newState )
 800324e:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003252:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003256:	429a      	cmp	r2, r3
 8003258:	d009      	beq.n	800326e <updateStatePublish+0xbe>
            {
                updateRecord( pMqttContext->outgoingPublishRecords, recordIndex, newState, false );
 800325a:	68f8      	ldr	r0, [r7, #12]
 800325c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003260:	2300      	movs	r3, #0
 8003262:	68b9      	ldr	r1, [r7, #8]
 8003264:	f7ff fe26 	bl	8002eb4 <updateRecord>
 8003268:	e001      	b.n	800326e <updateStatePublish+0xbe>
            }
        }
    }
    else
    {
        status = MQTTIllegalState;
 800326a:	2308      	movs	r3, #8
 800326c:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800326e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003270:	4618      	mov	r0, r3
 8003272:	3718      	adds	r7, #24
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	0800e90c 	.word	0x0800e90c
 800327c:	0800f380 	.word	0x0800f380
 8003280:	0800e8cc 	.word	0x0800e8cc
 8003284:	0800e8a8 	.word	0x0800e8a8
 8003288:	0800e8fc 	.word	0x0800e8fc

0800328c <MQTT_ReserveState>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ReserveState( MQTTContext_t * pMqttContext,
                                uint16_t packetId,
                                MQTTQoS_t qos )
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b086      	sub	sp, #24
 8003290:	af02      	add	r7, sp, #8
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	460b      	mov	r3, r1
 8003296:	807b      	strh	r3, [r7, #2]
 8003298:	4613      	mov	r3, r2
 800329a:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800329c:	2300      	movs	r3, #0
 800329e:	73fb      	strb	r3, [r7, #15]

    if( qos == MQTTQoS0 )
 80032a0:	787b      	ldrb	r3, [r7, #1]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d102      	bne.n	80032ac <MQTT_ReserveState+0x20>
    {
        status = MQTTSuccess;
 80032a6:	2300      	movs	r3, #0
 80032a8:	73fb      	strb	r3, [r7, #15]
 80032aa:	e012      	b.n	80032d2 <MQTT_ReserveState+0x46>
    }
    else if( ( packetId == MQTT_PACKET_ID_INVALID ) || ( pMqttContext == NULL ) )
 80032ac:	887b      	ldrh	r3, [r7, #2]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d002      	beq.n	80032b8 <MQTT_ReserveState+0x2c>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d102      	bne.n	80032be <MQTT_ReserveState+0x32>
    {
        status = MQTTBadParameter;
 80032b8:	2301      	movs	r3, #1
 80032ba:	73fb      	strb	r3, [r7, #15]
 80032bc:	e009      	b.n	80032d2 <MQTT_ReserveState+0x46>
    }
    else
    {
        /* Collisions are detected when adding the record. */
        status = addRecord( pMqttContext->outgoingPublishRecords,
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	787b      	ldrb	r3, [r7, #1]
 80032c2:	887a      	ldrh	r2, [r7, #2]
 80032c4:	2101      	movs	r1, #1
 80032c6:	9100      	str	r1, [sp, #0]
 80032c8:	210a      	movs	r1, #10
 80032ca:	f7ff fd6f 	bl	8002dac <addRecord>
 80032ce:	4603      	mov	r3, r0
 80032d0:	73fb      	strb	r3, [r7, #15]
                            packetId,
                            qos,
                            MQTTPublishSend );
    }

    return status;
 80032d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	3710      	adds	r7, #16
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}

080032dc <MQTT_CalculateStatePublish>:

/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStatePublish( MQTTStateOperation_t opType,
                                               MQTTQoS_t qos )
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	4603      	mov	r3, r0
 80032e4:	460a      	mov	r2, r1
 80032e6:	71fb      	strb	r3, [r7, #7]
 80032e8:	4613      	mov	r3, r2
 80032ea:	71bb      	strb	r3, [r7, #6]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 80032ec:	2300      	movs	r3, #0
 80032ee:	73fb      	strb	r3, [r7, #15]

    switch( qos )
 80032f0:	79bb      	ldrb	r3, [r7, #6]
 80032f2:	2b02      	cmp	r3, #2
 80032f4:	d011      	beq.n	800331a <MQTT_CalculateStatePublish+0x3e>
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	dc17      	bgt.n	800332a <MQTT_CalculateStatePublish+0x4e>
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d002      	beq.n	8003304 <MQTT_CalculateStatePublish+0x28>
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d003      	beq.n	800330a <MQTT_CalculateStatePublish+0x2e>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
            break;

        default:
            /* No other QoS values. */
            break;
 8003302:	e012      	b.n	800332a <MQTT_CalculateStatePublish+0x4e>
            calculatedState = MQTTPublishDone;
 8003304:	230a      	movs	r3, #10
 8003306:	73fb      	strb	r3, [r7, #15]
            break;
 8003308:	e010      	b.n	800332c <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubAckPending : MQTTPubAckSend;
 800330a:	79fb      	ldrb	r3, [r7, #7]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d101      	bne.n	8003314 <MQTT_CalculateStatePublish+0x38>
 8003310:	2306      	movs	r3, #6
 8003312:	e000      	b.n	8003316 <MQTT_CalculateStatePublish+0x3a>
 8003314:	2302      	movs	r3, #2
 8003316:	73fb      	strb	r3, [r7, #15]
            break;
 8003318:	e008      	b.n	800332c <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
 800331a:	79fb      	ldrb	r3, [r7, #7]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d101      	bne.n	8003324 <MQTT_CalculateStatePublish+0x48>
 8003320:	2307      	movs	r3, #7
 8003322:	e000      	b.n	8003326 <MQTT_CalculateStatePublish+0x4a>
 8003324:	2303      	movs	r3, #3
 8003326:	73fb      	strb	r3, [r7, #15]
            break;
 8003328:	e000      	b.n	800332c <MQTT_CalculateStatePublish+0x50>
            break;
 800332a:	bf00      	nop
    }

    return calculatedState;
 800332c:	7bfb      	ldrb	r3, [r7, #15]
}
 800332e:	4618      	mov	r0, r3
 8003330:	3714      	adds	r7, #20
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr

0800333a <MQTT_UpdateStatePublish>:
MQTTStatus_t MQTT_UpdateStatePublish( MQTTContext_t * pMqttContext,
                                      uint16_t packetId,
                                      MQTTStateOperation_t opType,
                                      MQTTQoS_t qos,
                                      MQTTPublishState_t * pNewState )
{
 800333a:	b580      	push	{r7, lr}
 800333c:	b08a      	sub	sp, #40	; 0x28
 800333e:	af04      	add	r7, sp, #16
 8003340:	6078      	str	r0, [r7, #4]
 8003342:	4608      	mov	r0, r1
 8003344:	4611      	mov	r1, r2
 8003346:	461a      	mov	r2, r3
 8003348:	4603      	mov	r3, r0
 800334a:	807b      	strh	r3, [r7, #2]
 800334c:	460b      	mov	r3, r1
 800334e:	707b      	strb	r3, [r7, #1]
 8003350:	4613      	mov	r3, r2
 8003352:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 8003354:	2300      	movs	r3, #0
 8003356:	73fb      	strb	r3, [r7, #15]
    MQTTPublishState_t currentState = MQTTStateNull;
 8003358:	2300      	movs	r3, #0
 800335a:	73bb      	strb	r3, [r7, #14]
    MQTTStatus_t mqttStatus = MQTTSuccess;
 800335c:	2300      	movs	r3, #0
 800335e:	75fb      	strb	r3, [r7, #23]
    size_t recordIndex = MQTT_STATE_ARRAY_MAX_COUNT;
 8003360:	230a      	movs	r3, #10
 8003362:	613b      	str	r3, [r7, #16]
    MQTTQoS_t foundQoS = MQTTQoS0;
 8003364:	2300      	movs	r3, #0
 8003366:	737b      	strb	r3, [r7, #13]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d002      	beq.n	8003374 <MQTT_UpdateStatePublish+0x3a>
 800336e:	6a3b      	ldr	r3, [r7, #32]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d102      	bne.n	800337a <MQTT_UpdateStatePublish+0x40>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );

        mqttStatus = MQTTBadParameter;
 8003374:	2301      	movs	r3, #1
 8003376:	75fb      	strb	r3, [r7, #23]
 8003378:	e024      	b.n	80033c4 <MQTT_UpdateStatePublish+0x8a>
    }
    else if( qos == MQTTQoS0 )
 800337a:	783b      	ldrb	r3, [r7, #0]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d103      	bne.n	8003388 <MQTT_UpdateStatePublish+0x4e>
    {
        /* QoS 0 publish. Do nothing. */
        *pNewState = MQTTPublishDone;
 8003380:	6a3b      	ldr	r3, [r7, #32]
 8003382:	220a      	movs	r2, #10
 8003384:	701a      	strb	r2, [r3, #0]
 8003386:	e01d      	b.n	80033c4 <MQTT_UpdateStatePublish+0x8a>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 8003388:	887b      	ldrh	r3, [r7, #2]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d102      	bne.n	8003394 <MQTT_UpdateStatePublish+0x5a>
    {
        /* Publishes > QoS 0 need a valid packet ID. */
        mqttStatus = MQTTBadParameter;
 800338e:	2301      	movs	r3, #1
 8003390:	75fb      	strb	r3, [r7, #23]
 8003392:	e017      	b.n	80033c4 <MQTT_UpdateStatePublish+0x8a>
    }
    else if( opType == MQTT_SEND )
 8003394:	787b      	ldrb	r3, [r7, #1]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d114      	bne.n	80033c4 <MQTT_UpdateStatePublish+0x8a>
    {
        /* Search record for entry so we can check QoS. */
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f107 010d 	add.w	r1, r7, #13
 80033a0:	887a      	ldrh	r2, [r7, #2]
 80033a2:	f107 030e 	add.w	r3, r7, #14
 80033a6:	9300      	str	r3, [sp, #0]
 80033a8:	460b      	mov	r3, r1
 80033aa:	210a      	movs	r1, #10
 80033ac:	f7ff fc5e 	bl	8002c6c <findInRecord>
 80033b0:	6138      	str	r0, [r7, #16]
                                    MQTT_STATE_ARRAY_MAX_COUNT,
                                    packetId,
                                    &foundQoS,
                                    &currentState );

        if( ( recordIndex == MQTT_STATE_ARRAY_MAX_COUNT ) || ( foundQoS != qos ) )
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	2b0a      	cmp	r3, #10
 80033b6:	d003      	beq.n	80033c0 <MQTT_UpdateStatePublish+0x86>
 80033b8:	7b7b      	ldrb	r3, [r7, #13]
 80033ba:	783a      	ldrb	r2, [r7, #0]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d001      	beq.n	80033c4 <MQTT_UpdateStatePublish+0x8a>
        {
            /* Entry should match with supplied QoS. */
            mqttStatus = MQTTBadParameter;
 80033c0:	2301      	movs	r3, #1
 80033c2:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* QoS 1 or 2 receive. Nothing to be done. */
    }

    if( ( qos != MQTTQoS0 ) && ( mqttStatus == MQTTSuccess ) )
 80033c4:	783b      	ldrb	r3, [r7, #0]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d020      	beq.n	800340c <MQTT_UpdateStatePublish+0xd2>
 80033ca:	7dfb      	ldrb	r3, [r7, #23]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d11d      	bne.n	800340c <MQTT_UpdateStatePublish+0xd2>
    {
        newState = MQTT_CalculateStatePublish( opType, qos );
 80033d0:	783a      	ldrb	r2, [r7, #0]
 80033d2:	787b      	ldrb	r3, [r7, #1]
 80033d4:	4611      	mov	r1, r2
 80033d6:	4618      	mov	r0, r3
 80033d8:	f7ff ff80 	bl	80032dc <MQTT_CalculateStatePublish>
 80033dc:	4603      	mov	r3, r0
 80033de:	73fb      	strb	r3, [r7, #15]
        /* Validate state transition and update state records. */
        mqttStatus = updateStatePublish( pMqttContext,
 80033e0:	7bbb      	ldrb	r3, [r7, #14]
 80033e2:	7878      	ldrb	r0, [r7, #1]
 80033e4:	8879      	ldrh	r1, [r7, #2]
 80033e6:	7bfa      	ldrb	r2, [r7, #15]
 80033e8:	9202      	str	r2, [sp, #8]
 80033ea:	9301      	str	r3, [sp, #4]
 80033ec:	783b      	ldrb	r3, [r7, #0]
 80033ee:	9300      	str	r3, [sp, #0]
 80033f0:	4603      	mov	r3, r0
 80033f2:	460a      	mov	r2, r1
 80033f4:	6939      	ldr	r1, [r7, #16]
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f7ff feda 	bl	80031b0 <updateStatePublish>
 80033fc:	4603      	mov	r3, r0
 80033fe:	75fb      	strb	r3, [r7, #23]
                                         qos,
                                         currentState,
                                         newState );

        /* Update output parameter on success. */
        if( mqttStatus == MQTTSuccess )
 8003400:	7dfb      	ldrb	r3, [r7, #23]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d102      	bne.n	800340c <MQTT_UpdateStatePublish+0xd2>
        {
            *pNewState = newState;
 8003406:	6a3b      	ldr	r3, [r7, #32]
 8003408:	7bfa      	ldrb	r2, [r7, #15]
 800340a:	701a      	strb	r2, [r3, #0]
        }
    }

    return mqttStatus;
 800340c:	7dfb      	ldrb	r3, [r7, #23]
}
 800340e:	4618      	mov	r0, r3
 8003410:	3718      	adds	r7, #24
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}

08003416 <MQTT_UpdateStateAck>:
MQTTStatus_t MQTT_UpdateStateAck( MQTTContext_t * pMqttContext,
                                  uint16_t packetId,
                                  MQTTPubAckType_t packetType,
                                  MQTTStateOperation_t opType,
                                  MQTTPublishState_t * pNewState )
{
 8003416:	b580      	push	{r7, lr}
 8003418:	b088      	sub	sp, #32
 800341a:	af02      	add	r7, sp, #8
 800341c:	6078      	str	r0, [r7, #4]
 800341e:	4608      	mov	r0, r1
 8003420:	4611      	mov	r1, r2
 8003422:	461a      	mov	r2, r3
 8003424:	4603      	mov	r3, r0
 8003426:	807b      	strh	r3, [r7, #2]
 8003428:	460b      	mov	r3, r1
 800342a:	707b      	strb	r3, [r7, #1]
 800342c:	4613      	mov	r3, r2
 800342e:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 8003430:	2300      	movs	r3, #0
 8003432:	73bb      	strb	r3, [r7, #14]
    MQTTPublishState_t currentState = MQTTStateNull;
 8003434:	2300      	movs	r3, #0
 8003436:	733b      	strb	r3, [r7, #12]
    bool isOutgoingPublish = isPublishOutgoing( packetType, opType );
 8003438:	783a      	ldrb	r2, [r7, #0]
 800343a:	787b      	ldrb	r3, [r7, #1]
 800343c:	4611      	mov	r1, r2
 800343e:	4618      	mov	r0, r3
 8003440:	f7ff fbe6 	bl	8002c10 <isPublishOutgoing>
 8003444:	4603      	mov	r3, r0
 8003446:	737b      	strb	r3, [r7, #13]
    MQTTQoS_t qos = MQTTQoS0;
 8003448:	2300      	movs	r3, #0
 800344a:	72fb      	strb	r3, [r7, #11]
    size_t recordIndex = MQTT_STATE_ARRAY_MAX_COUNT;
 800344c:	230a      	movs	r3, #10
 800344e:	617b      	str	r3, [r7, #20]
    MQTTPubAckInfo_t * records = NULL;
 8003450:	2300      	movs	r3, #0
 8003452:	613b      	str	r3, [r7, #16]
    MQTTStatus_t status = MQTTBadResponse;
 8003454:	2305      	movs	r3, #5
 8003456:	73fb      	strb	r3, [r7, #15]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d002      	beq.n	8003464 <MQTT_UpdateStateAck+0x4e>
 800345e:	6a3b      	ldr	r3, [r7, #32]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d102      	bne.n	800346a <MQTT_UpdateStateAck+0x54>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p.",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );
        status = MQTTBadParameter;
 8003464:	2301      	movs	r3, #1
 8003466:	73fb      	strb	r3, [r7, #15]
 8003468:	e020      	b.n	80034ac <MQTT_UpdateStateAck+0x96>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800346a:	887b      	ldrh	r3, [r7, #2]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d102      	bne.n	8003476 <MQTT_UpdateStateAck+0x60>
    {
        LogError( ( "Packet ID must be nonzero." ) );
        status = MQTTBadParameter;
 8003470:	2301      	movs	r3, #1
 8003472:	73fb      	strb	r3, [r7, #15]
 8003474:	e01a      	b.n	80034ac <MQTT_UpdateStateAck+0x96>
    }
    else if( packetType > MQTTPubcomp )
 8003476:	787b      	ldrb	r3, [r7, #1]
 8003478:	2b03      	cmp	r3, #3
 800347a:	d902      	bls.n	8003482 <MQTT_UpdateStateAck+0x6c>
    {
        LogError( ( "Invalid packet type %u.", ( unsigned int ) packetType ) );
        status = MQTTBadParameter;
 800347c:	2301      	movs	r3, #1
 800347e:	73fb      	strb	r3, [r7, #15]
 8003480:	e014      	b.n	80034ac <MQTT_UpdateStateAck+0x96>
    }
    else
    {
        if( isOutgoingPublish == true )
 8003482:	7b7b      	ldrb	r3, [r7, #13]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d002      	beq.n	800348e <MQTT_UpdateStateAck+0x78>
        {
            records = pMqttContext->outgoingPublishRecords;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	613b      	str	r3, [r7, #16]
 800348c:	e002      	b.n	8003494 <MQTT_UpdateStateAck+0x7e>
        }
        else
        {
            records = pMqttContext->incomingPublishRecords;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	3328      	adds	r3, #40	; 0x28
 8003492:	613b      	str	r3, [r7, #16]
        }

        recordIndex = findInRecord( records,
 8003494:	f107 010b 	add.w	r1, r7, #11
 8003498:	887a      	ldrh	r2, [r7, #2]
 800349a:	f107 030c 	add.w	r3, r7, #12
 800349e:	9300      	str	r3, [sp, #0]
 80034a0:	460b      	mov	r3, r1
 80034a2:	210a      	movs	r1, #10
 80034a4:	6938      	ldr	r0, [r7, #16]
 80034a6:	f7ff fbe1 	bl	8002c6c <findInRecord>
 80034aa:	6178      	str	r0, [r7, #20]
                                    packetId,
                                    &qos,
                                    &currentState );
    }

    if( recordIndex < MQTT_STATE_ARRAY_MAX_COUNT )
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	2b09      	cmp	r3, #9
 80034b0:	d818      	bhi.n	80034e4 <MQTT_UpdateStateAck+0xce>
    {
        newState = MQTT_CalculateStateAck( packetType, opType, qos );
 80034b2:	7afa      	ldrb	r2, [r7, #11]
 80034b4:	7839      	ldrb	r1, [r7, #0]
 80034b6:	787b      	ldrb	r3, [r7, #1]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7ff fdcf 	bl	800305c <MQTT_CalculateStateAck>
 80034be:	4603      	mov	r3, r0
 80034c0:	73bb      	strb	r3, [r7, #14]

        /* Validate state transition and update state record. */
        status = updateStateAck( records, recordIndex, packetId, currentState, newState );
 80034c2:	7b39      	ldrb	r1, [r7, #12]
 80034c4:	887a      	ldrh	r2, [r7, #2]
 80034c6:	7bbb      	ldrb	r3, [r7, #14]
 80034c8:	9300      	str	r3, [sp, #0]
 80034ca:	460b      	mov	r3, r1
 80034cc:	6979      	ldr	r1, [r7, #20]
 80034ce:	6938      	ldr	r0, [r7, #16]
 80034d0:	f7ff fe10 	bl	80030f4 <updateStateAck>
 80034d4:	4603      	mov	r3, r0
 80034d6:	73fb      	strb	r3, [r7, #15]

        /* Update the output parameter. */
        if( status == MQTTSuccess )
 80034d8:	7bfb      	ldrb	r3, [r7, #15]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d102      	bne.n	80034e4 <MQTT_UpdateStateAck+0xce>
        {
            *pNewState = newState;
 80034de:	6a3b      	ldr	r3, [r7, #32]
 80034e0:	7bba      	ldrb	r2, [r7, #14]
 80034e2:	701a      	strb	r2, [r3, #0]
    {
        LogError( ( "No matching record found for publish: PacketId=%u.",
                    ( unsigned int ) packetId ) );
    }

    return status;
 80034e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3718      	adds	r7, #24
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}

080034ee <MQTT_PubrelToResend>:
/*-----------------------------------------------------------*/

uint16_t MQTT_PubrelToResend( const MQTTContext_t * pMqttContext,
                              MQTTStateCursor_t * pCursor,
                              MQTTPublishState_t * pState )
{
 80034ee:	b580      	push	{r7, lr}
 80034f0:	b086      	sub	sp, #24
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	60f8      	str	r0, [r7, #12]
 80034f6:	60b9      	str	r1, [r7, #8]
 80034f8:	607a      	str	r2, [r7, #4]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 80034fa:	2300      	movs	r3, #0
 80034fc:	82fb      	strh	r3, [r7, #22]
    uint16_t searchStates = 0U;
 80034fe:	2300      	movs	r3, #0
 8003500:	82bb      	strh	r3, [r7, #20]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) || ( pState == NULL ) )
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d01b      	beq.n	8003540 <MQTT_PubrelToResend+0x52>
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d018      	beq.n	8003540 <MQTT_PubrelToResend+0x52>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d015      	beq.n	8003540 <MQTT_PubrelToResend+0x52>
    }
    else
    {
        /* PUBREL for packets in state #MQTTPubCompPending and #MQTTPubRelSend
         * would need to be resent when a session is reestablished.*/
        UINT16_SET_BIT( searchStates, MQTTPubCompPending );
 8003514:	8abb      	ldrh	r3, [r7, #20]
 8003516:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800351a:	82bb      	strh	r3, [r7, #20]
        UINT16_SET_BIT( searchStates, MQTTPubRelSend );
 800351c:	8abb      	ldrh	r3, [r7, #20]
 800351e:	f043 0310 	orr.w	r3, r3, #16
 8003522:	82bb      	strh	r3, [r7, #20]
        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 8003524:	8abb      	ldrh	r3, [r7, #20]
 8003526:	68ba      	ldr	r2, [r7, #8]
 8003528:	4619      	mov	r1, r3
 800352a:	68f8      	ldr	r0, [r7, #12]
 800352c:	f7ff fcf2 	bl	8002f14 <stateSelect>
 8003530:	4603      	mov	r3, r0
 8003532:	82fb      	strh	r3, [r7, #22]

        /* The state needs to be in #MQTTPubRelSend for sending PUBREL. */
        if( packetId != MQTT_PACKET_ID_INVALID )
 8003534:	8afb      	ldrh	r3, [r7, #22]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d002      	beq.n	8003540 <MQTT_PubrelToResend+0x52>
        {
            *pState = MQTTPubRelSend;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2204      	movs	r2, #4
 800353e:	701a      	strb	r2, [r3, #0]
        }
    }

    return packetId;
 8003540:	8afb      	ldrh	r3, [r7, #22]
}
 8003542:	4618      	mov	r0, r3
 8003544:	3718      	adds	r7, #24
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}

0800354a <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 800354a:	b480      	push	{r7}
 800354c:	b085      	sub	sp, #20
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
 8003552:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 8003554:	2300      	movs	r3, #0
 8003556:	73fb      	strb	r3, [r7, #15]
 8003558:	2300      	movs	r3, #0
 800355a:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 800355c:	2300      	movs	r3, #0
 800355e:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	2b2d      	cmp	r3, #45	; 0x2d
 8003566:	d119      	bne.n	800359c <ParseNumber+0x52>
        minus = 1;
 8003568:	2301      	movs	r3, #1
 800356a:	73fb      	strb	r3, [r7, #15]
        ptr++;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	3301      	adds	r3, #1
 8003570:	607b      	str	r3, [r7, #4]
        i++;
 8003572:	7bbb      	ldrb	r3, [r7, #14]
 8003574:	3301      	adds	r3, #1
 8003576:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8003578:	e010      	b.n	800359c <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 800357a:	68ba      	ldr	r2, [r7, #8]
 800357c:	4613      	mov	r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	4413      	add	r3, r2
 8003582:	005b      	lsls	r3, r3, #1
 8003584:	461a      	mov	r2, r3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	781b      	ldrb	r3, [r3, #0]
 800358a:	3b30      	subs	r3, #48	; 0x30
 800358c:	4413      	add	r3, r2
 800358e:	60bb      	str	r3, [r7, #8]
        ptr++;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	3301      	adds	r3, #1
 8003594:	607b      	str	r3, [r7, #4]
        i++;
 8003596:	7bbb      	ldrb	r3, [r7, #14]
 8003598:	3301      	adds	r3, #1
 800359a:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	781b      	ldrb	r3, [r3, #0]
 80035a0:	2b2f      	cmp	r3, #47	; 0x2f
 80035a2:	d903      	bls.n	80035ac <ParseNumber+0x62>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	781b      	ldrb	r3, [r3, #0]
 80035a8:	2b39      	cmp	r3, #57	; 0x39
 80035aa:	d9e6      	bls.n	800357a <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d002      	beq.n	80035b8 <ParseNumber+0x6e>
        *cnt = i;
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	7bba      	ldrb	r2, [r7, #14]
 80035b6:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 80035b8:	7bfb      	ldrb	r3, [r7, #15]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d002      	beq.n	80035c4 <ParseNumber+0x7a>
        return 0 - sum;
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	425b      	negs	r3, r3
 80035c2:	e000      	b.n	80035c6 <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 80035c4:	68bb      	ldr	r3, [r7, #8]
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3714      	adds	r7, #20
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr

080035d2 <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 80035d2:	b580      	push	{r7, lr}
 80035d4:	b084      	sub	sp, #16
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	6078      	str	r0, [r7, #4]
 80035da:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 80035dc:	2300      	movs	r3, #0
 80035de:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 80035e0:	e019      	b.n	8003616 <ParseIP+0x44>
    hexcnt = 1;
 80035e2:	2301      	movs	r3, #1
 80035e4:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	2b2e      	cmp	r3, #46	; 0x2e
 80035ec:	d00e      	beq.n	800360c <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 80035ee:	f107 030e 	add.w	r3, r7, #14
 80035f2:	4619      	mov	r1, r3
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f7ff ffa8 	bl	800354a <ParseNumber>
 80035fa:	4601      	mov	r1, r0
 80035fc:	7bfb      	ldrb	r3, [r7, #15]
 80035fe:	1c5a      	adds	r2, r3, #1
 8003600:	73fa      	strb	r2, [r7, #15]
 8003602:	461a      	mov	r2, r3
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	4413      	add	r3, r2
 8003608:	b2ca      	uxtb	r2, r1
 800360a:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 800360c:	7bbb      	ldrb	r3, [r7, #14]
 800360e:	461a      	mov	r2, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	4413      	add	r3, r2
 8003614:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d1e1      	bne.n	80035e2 <ParseIP+0x10>
  }
}
 800361e:	bf00      	nop
 8003620:	bf00      	nop
 8003622:	3710      	adds	r7, #16
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 8003632:	2300      	movs	r3, #0
 8003634:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	3302      	adds	r3, #2
 800363a:	4934      	ldr	r1, [pc, #208]	; (800370c <AT_ParseInfo+0xe4>)
 800363c:	4618      	mov	r0, r3
 800363e:	f009 fe75 	bl	800d32c <strtok>
 8003642:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 8003644:	e05a      	b.n	80036fc <AT_ParseInfo+0xd4>
    switch (num++) {
 8003646:	7afb      	ldrb	r3, [r7, #11]
 8003648:	1c5a      	adds	r2, r3, #1
 800364a:	72fa      	strb	r2, [r7, #11]
 800364c:	2b06      	cmp	r3, #6
 800364e:	d84f      	bhi.n	80036f0 <AT_ParseInfo+0xc8>
 8003650:	a201      	add	r2, pc, #4	; (adr r2, 8003658 <AT_ParseInfo+0x30>)
 8003652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003656:	bf00      	nop
 8003658:	08003675 	.word	0x08003675
 800365c:	08003683 	.word	0x08003683
 8003660:	08003693 	.word	0x08003693
 8003664:	080036a3 	.word	0x080036a3
 8003668:	080036b3 	.word	0x080036b3
 800366c:	080036c3 	.word	0x080036c3
 8003670:	080036d7 	.word	0x080036d7
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2220      	movs	r2, #32
 8003678:	68f9      	ldr	r1, [r7, #12]
 800367a:	4618      	mov	r0, r3
 800367c:	f009 fe2c 	bl	800d2d8 <strncpy>
      break;
 8003680:	e037      	b.n	80036f2 <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	3320      	adds	r3, #32
 8003686:	2218      	movs	r2, #24
 8003688:	68f9      	ldr	r1, [r7, #12]
 800368a:	4618      	mov	r0, r3
 800368c:	f009 fe24 	bl	800d2d8 <strncpy>
      break;
 8003690:	e02f      	b.n	80036f2 <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	3338      	adds	r3, #56	; 0x38
 8003696:	2210      	movs	r2, #16
 8003698:	68f9      	ldr	r1, [r7, #12]
 800369a:	4618      	mov	r0, r3
 800369c:	f009 fe1c 	bl	800d2d8 <strncpy>
      break;
 80036a0:	e027      	b.n	80036f2 <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	3348      	adds	r3, #72	; 0x48
 80036a6:	2210      	movs	r2, #16
 80036a8:	68f9      	ldr	r1, [r7, #12]
 80036aa:	4618      	mov	r0, r3
 80036ac:	f009 fe14 	bl	800d2d8 <strncpy>
      break;
 80036b0:	e01f      	b.n	80036f2 <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	3358      	adds	r3, #88	; 0x58
 80036b6:	2210      	movs	r2, #16
 80036b8:	68f9      	ldr	r1, [r7, #12]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f009 fe0c 	bl	800d2d8 <strncpy>
      break;
 80036c0:	e017      	b.n	80036f2 <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 80036c2:	2100      	movs	r1, #0
 80036c4:	68f8      	ldr	r0, [r7, #12]
 80036c6:	f7ff ff40 	bl	800354a <ParseNumber>
 80036ca:	4603      	mov	r3, r0
 80036cc:	461a      	mov	r2, r3
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      break;
 80036d4:	e00d      	b.n	80036f2 <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 80036d6:	490e      	ldr	r1, [pc, #56]	; (8003710 <AT_ParseInfo+0xe8>)
 80036d8:	68f8      	ldr	r0, [r7, #12]
 80036da:	f009 fe27 	bl	800d32c <strtok>
 80036de:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	3368      	adds	r3, #104	; 0x68
 80036e4:	2220      	movs	r2, #32
 80036e6:	68f9      	ldr	r1, [r7, #12]
 80036e8:	4618      	mov	r0, r3
 80036ea:	f009 fdf5 	bl	800d2d8 <strncpy>
      break;
 80036ee:	e000      	b.n	80036f2 <AT_ParseInfo+0xca>

    default: break;
 80036f0:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 80036f2:	4906      	ldr	r1, [pc, #24]	; (800370c <AT_ParseInfo+0xe4>)
 80036f4:	2000      	movs	r0, #0
 80036f6:	f009 fe19 	bl	800d32c <strtok>
 80036fa:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d1a1      	bne.n	8003646 <AT_ParseInfo+0x1e>
  }
}
 8003702:	bf00      	nop
 8003704:	bf00      	nop
 8003706:	3710      	adds	r7, #16
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}
 800370c:	0800ea9c 	.word	0x0800ea9c
 8003710:	0800eaa0 	.word	0x0800eaa0

08003714 <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b084      	sub	sp, #16
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 800371e:	2300      	movs	r3, #0
 8003720:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	3302      	adds	r3, #2
 8003726:	4952      	ldr	r1, [pc, #328]	; (8003870 <AT_ParseConnSettings+0x15c>)
 8003728:	4618      	mov	r0, r3
 800372a:	f009 fdff 	bl	800d32c <strtok>
 800372e:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 8003730:	e095      	b.n	800385e <AT_ParseConnSettings+0x14a>
    switch (num++) {
 8003732:	7bfb      	ldrb	r3, [r7, #15]
 8003734:	1c5a      	adds	r2, r3, #1
 8003736:	73fa      	strb	r2, [r7, #15]
 8003738:	2b0b      	cmp	r3, #11
 800373a:	d87f      	bhi.n	800383c <AT_ParseConnSettings+0x128>
 800373c:	a201      	add	r2, pc, #4	; (adr r2, 8003744 <AT_ParseConnSettings+0x30>)
 800373e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003742:	bf00      	nop
 8003744:	08003775 	.word	0x08003775
 8003748:	08003783 	.word	0x08003783
 800374c:	08003793 	.word	0x08003793
 8003750:	080037a7 	.word	0x080037a7
 8003754:	080037bb 	.word	0x080037bb
 8003758:	080037cf 	.word	0x080037cf
 800375c:	080037dd 	.word	0x080037dd
 8003760:	080037eb 	.word	0x080037eb
 8003764:	080037f9 	.word	0x080037f9
 8003768:	08003807 	.word	0x08003807
 800376c:	08003815 	.word	0x08003815
 8003770:	08003829 	.word	0x08003829
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	2221      	movs	r2, #33	; 0x21
 8003778:	68b9      	ldr	r1, [r7, #8]
 800377a:	4618      	mov	r0, r3
 800377c:	f009 fdac 	bl	800d2d8 <strncpy>
      break;
 8003780:	e05d      	b.n	800383e <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	3321      	adds	r3, #33	; 0x21
 8003786:	2221      	movs	r2, #33	; 0x21
 8003788:	68b9      	ldr	r1, [r7, #8]
 800378a:	4618      	mov	r0, r3
 800378c:	f009 fda4 	bl	800d2d8 <strncpy>
      break;
 8003790:	e055      	b.n	800383e <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 8003792:	2100      	movs	r1, #0
 8003794:	68b8      	ldr	r0, [r7, #8]
 8003796:	f7ff fed8 	bl	800354a <ParseNumber>
 800379a:	4603      	mov	r3, r0
 800379c:	b2da      	uxtb	r2, r3
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        break;
 80037a4:	e04b      	b.n	800383e <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 80037a6:	2100      	movs	r1, #0
 80037a8:	68b8      	ldr	r0, [r7, #8]
 80037aa:	f7ff fece 	bl	800354a <ParseNumber>
 80037ae:	4603      	mov	r3, r0
 80037b0:	b2da      	uxtb	r2, r3
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      break;
 80037b8:	e041      	b.n	800383e <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 80037ba:	2100      	movs	r1, #0
 80037bc:	68b8      	ldr	r0, [r7, #8]
 80037be:	f7ff fec4 	bl	800354a <ParseNumber>
 80037c2:	4603      	mov	r3, r0
 80037c4:	b2da      	uxtb	r2, r3
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
      break;
 80037cc:	e037      	b.n	800383e <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	3348      	adds	r3, #72	; 0x48
 80037d2:	4619      	mov	r1, r3
 80037d4:	68b8      	ldr	r0, [r7, #8]
 80037d6:	f7ff fefc 	bl	80035d2 <ParseIP>
      break;
 80037da:	e030      	b.n	800383e <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	334c      	adds	r3, #76	; 0x4c
 80037e0:	4619      	mov	r1, r3
 80037e2:	68b8      	ldr	r0, [r7, #8]
 80037e4:	f7ff fef5 	bl	80035d2 <ParseIP>
      break;
 80037e8:	e029      	b.n	800383e <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	3350      	adds	r3, #80	; 0x50
 80037ee:	4619      	mov	r1, r3
 80037f0:	68b8      	ldr	r0, [r7, #8]
 80037f2:	f7ff feee 	bl	80035d2 <ParseIP>
      break;
 80037f6:	e022      	b.n	800383e <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	3354      	adds	r3, #84	; 0x54
 80037fc:	4619      	mov	r1, r3
 80037fe:	68b8      	ldr	r0, [r7, #8]
 8003800:	f7ff fee7 	bl	80035d2 <ParseIP>
      break;
 8003804:	e01b      	b.n	800383e <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	3358      	adds	r3, #88	; 0x58
 800380a:	4619      	mov	r1, r3
 800380c:	68b8      	ldr	r0, [r7, #8]
 800380e:	f7ff fee0 	bl	80035d2 <ParseIP>
      break;
 8003812:	e014      	b.n	800383e <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 8003814:	2100      	movs	r1, #0
 8003816:	68b8      	ldr	r0, [r7, #8]
 8003818:	f7ff fe97 	bl	800354a <ParseNumber>
 800381c:	4603      	mov	r3, r0
 800381e:	b2da      	uxtb	r2, r3
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      break;
 8003826:	e00a      	b.n	800383e <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 8003828:	2100      	movs	r1, #0
 800382a:	68b8      	ldr	r0, [r7, #8]
 800382c:	f7ff fe8d 	bl	800354a <ParseNumber>
 8003830:	4603      	mov	r3, r0
 8003832:	b2da      	uxtb	r2, r3
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
      break;
 800383a:	e000      	b.n	800383e <AT_ParseConnSettings+0x12a>

    default:
      break;
 800383c:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 800383e:	490c      	ldr	r1, [pc, #48]	; (8003870 <AT_ParseConnSettings+0x15c>)
 8003840:	2000      	movs	r0, #0
 8003842:	f009 fd73 	bl	800d32c <strtok>
 8003846:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d007      	beq.n	800385e <AT_ParseConnSettings+0x14a>
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	3b01      	subs	r3, #1
 8003852:	781b      	ldrb	r3, [r3, #0]
 8003854:	2b2c      	cmp	r3, #44	; 0x2c
 8003856:	d102      	bne.n	800385e <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 8003858:	7bfb      	ldrb	r3, [r7, #15]
 800385a:	3301      	adds	r3, #1
 800385c:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	2b00      	cmp	r3, #0
 8003862:	f47f af66 	bne.w	8003732 <AT_ParseConnSettings+0x1e>
    }
  }
}
 8003866:	bf00      	nop
 8003868:	bf00      	nop
 800386a:	3710      	adds	r7, #16
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	0800ea9c 	.word	0x0800ea9c

08003874 <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 8003874:	b590      	push	{r4, r7, lr}
 8003876:	b087      	sub	sp, #28
 8003878:	af00      	add	r7, sp, #0
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	60b9      	str	r1, [r7, #8]
 800387e:	607a      	str	r2, [r7, #4]
  int ret = 0;
 8003880:	2300      	movs	r3, #0
 8003882:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8003884:	2300      	movs	r3, #0
 8003886:	82fb      	strh	r3, [r7, #22]
  LOCK_WIFI();

  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 800388e:	68b8      	ldr	r0, [r7, #8]
 8003890:	f7fc fc9e 	bl	80001d0 <strlen>
 8003894:	4603      	mov	r3, r0
 8003896:	b299      	uxth	r1, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 800389e:	461a      	mov	r2, r3
 80038a0:	68b8      	ldr	r0, [r7, #8]
 80038a2:	47a0      	blx	r4
 80038a4:	4603      	mov	r3, r0
 80038a6:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	dd3e      	ble.n	800392c <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 80038b4:	68fa      	ldr	r2, [r7, #12]
 80038b6:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 80038ba:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	4798      	blx	r3
 80038c2:	4603      	mov	r3, r0
 80038c4:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 80038c6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	dd27      	ble.n	800391e <AT_ExecuteCommand+0xaa>
 80038ce:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80038d2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80038d6:	dc22      	bgt.n	800391e <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 80038d8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80038dc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80038e0:	d105      	bne.n	80038ee <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 80038e2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	3b01      	subs	r3, #1
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 80038ee:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	4413      	add	r3, r2
 80038f6:	2200      	movs	r2, #0
 80038f8:	701a      	strb	r2, [r3, #0]
      if(strstr((char *)pdata, AT_OK_STRING))
 80038fa:	490f      	ldr	r1, [pc, #60]	; (8003938 <AT_ExecuteCommand+0xc4>)
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f009 fcfe 	bl	800d2fe <strstr>
 8003902:	4603      	mov	r3, r0
 8003904:	2b00      	cmp	r3, #0
 8003906:	d001      	beq.n	800390c <AT_ExecuteCommand+0x98>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 8003908:	2300      	movs	r3, #0
 800390a:	e010      	b.n	800392e <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 800390c:	490b      	ldr	r1, [pc, #44]	; (800393c <AT_ExecuteCommand+0xc8>)
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f009 fcf5 	bl	800d2fe <strstr>
 8003914:	4603      	mov	r3, r0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d001      	beq.n	800391e <AT_ExecuteCommand+0xaa>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800391a:	2305      	movs	r3, #5
 800391c:	e007      	b.n	800392e <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 800391e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003922:	f113 0f04 	cmn.w	r3, #4
 8003926:	d101      	bne.n	800392c <AT_ExecuteCommand+0xb8>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 8003928:	2306      	movs	r3, #6
 800392a:	e000      	b.n	800392e <AT_ExecuteCommand+0xba>
    }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 800392c:	2304      	movs	r3, #4
}
 800392e:	4618      	mov	r0, r3
 8003930:	371c      	adds	r7, #28
 8003932:	46bd      	mov	sp, r7
 8003934:	bd90      	pop	{r4, r7, pc}
 8003936:	bf00      	nop
 8003938:	0800eab0 	.word	0x0800eab0
 800393c:	0800eabc 	.word	0x0800eabc

08003940 <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8003948:	2302      	movs	r3, #2
 800394a:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f247 5230 	movw	r2, #30000	; 0x7530
 8003952:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800395c:	2000      	movs	r0, #0
 800395e:	4798      	blx	r3
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d113      	bne.n	800398e <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800396c:	461a      	mov	r2, r3
 800396e:	490a      	ldr	r1, [pc, #40]	; (8003998 <ES_WIFI_Init+0x58>)
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f7ff ff7f 	bl	8003874 <AT_ExecuteCommand>
 8003976:	4603      	mov	r3, r0
 8003978:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 800397a:	7bfb      	ldrb	r3, [r7, #15]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d106      	bne.n	800398e <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003986:	4619      	mov	r1, r3
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f7ff fe4d 	bl	8003628 <AT_ParseInfo>
    }
  }
  UNLOCK_WIFI();
  return ret;
 800398e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003990:	4618      	mov	r0, r3
 8003992:	3710      	adds	r7, #16
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}
 8003998:	0800eacc 	.word	0x0800eacc

0800399c <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 800399c:	b480      	push	{r7}
 800399e:	b085      	sub	sp, #20
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	607a      	str	r2, [r7, #4]
 80039a8:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d00b      	beq.n	80039c8 <ES_WIFI_RegisterBusIO+0x2c>
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d008      	beq.n	80039c8 <ES_WIFI_RegisterBusIO+0x2c>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d005      	beq.n	80039c8 <ES_WIFI_RegisterBusIO+0x2c>
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d002      	beq.n	80039c8 <ES_WIFI_RegisterBusIO+0x2c>
 80039c2:	69fb      	ldr	r3, [r7, #28]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d101      	bne.n	80039cc <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 80039c8:	2302      	movs	r3, #2
 80039ca:	e014      	b.n	80039f6 <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	68ba      	ldr	r2, [r7, #8]
 80039d0:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  Obj->fops.IO_Send = IO_Send;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	69ba      	ldr	r2, [r7, #24]
 80039e0:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
  Obj->fops.IO_Receive = IO_Receive;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	69fa      	ldr	r2, [r7, #28]
 80039e8:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
  Obj->fops.IO_Delay = IO_Delay;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	683a      	ldr	r2, [r7, #0]
 80039f0:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  return ES_WIFI_STATUS_OK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3714      	adds	r7, #20
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
	...

08003a04 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b086      	sub	sp, #24
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	60f8      	str	r0, [r7, #12]
 8003a0c:	60b9      	str	r1, [r7, #8]
 8003a0e:	607a      	str	r2, [r7, #4]
 8003a10:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003a18:	68ba      	ldr	r2, [r7, #8]
 8003a1a:	4932      	ldr	r1, [pc, #200]	; (8003ae4 <ES_WIFI_Connect+0xe0>)
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f009 fc3b 	bl	800d298 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003a2e:	461a      	mov	r2, r3
 8003a30:	68f8      	ldr	r0, [r7, #12]
 8003a32:	f7ff ff1f 	bl	8003874 <AT_ExecuteCommand>
 8003a36:	4603      	mov	r3, r0
 8003a38:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 8003a3a:	7dfb      	ldrb	r3, [r7, #23]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d14b      	bne.n	8003ad8 <ES_WIFI_Connect+0xd4>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003a46:	687a      	ldr	r2, [r7, #4]
 8003a48:	4927      	ldr	r1, [pc, #156]	; (8003ae8 <ES_WIFI_Connect+0xe4>)
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f009 fc24 	bl	800d298 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	f7ff ff08 	bl	8003874 <AT_ExecuteCommand>
 8003a64:	4603      	mov	r3, r0
 8003a66:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 8003a68:	7dfb      	ldrb	r3, [r7, #23]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d134      	bne.n	8003ad8 <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	78fa      	ldrb	r2, [r7, #3]
 8003a72:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003a7c:	78fa      	ldrb	r2, [r7, #3]
 8003a7e:	491b      	ldr	r1, [pc, #108]	; (8003aec <ES_WIFI_Connect+0xe8>)
 8003a80:	4618      	mov	r0, r3
 8003a82:	f009 fc09 	bl	800d298 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003a92:	461a      	mov	r2, r3
 8003a94:	68f8      	ldr	r0, [r7, #12]
 8003a96:	f7ff feed 	bl	8003874 <AT_ExecuteCommand>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8003a9e:	7dfb      	ldrb	r3, [r7, #23]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d119      	bne.n	8003ad8 <ES_WIFI_Connect+0xd4>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003aaa:	4911      	ldr	r1, [pc, #68]	; (8003af0 <ES_WIFI_Connect+0xec>)
 8003aac:	4618      	mov	r0, r3
 8003aae:	f009 fbf3 	bl	800d298 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003abe:	461a      	mov	r2, r3
 8003ac0:	68f8      	ldr	r0, [r7, #12]
 8003ac2:	f7ff fed7 	bl	8003874 <AT_ExecuteCommand>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 8003aca:	7dfb      	ldrb	r3, [r7, #23]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d103      	bne.n	8003ad8 <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 8003ad8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3718      	adds	r7, #24
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	0800eae4 	.word	0x0800eae4
 8003ae8:	0800eaec 	.word	0x0800eaec
 8003aec:	0800eaf4 	.word	0x0800eaf4
 8003af0:	0800eafc 	.word	0x0800eafc

08003af4 <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003b02:	4910      	ldr	r1, [pc, #64]	; (8003b44 <ES_WIFI_GetNetworkSettings+0x50>)
 8003b04:	4618      	mov	r0, r3
 8003b06:	f009 fbc7 	bl	800d298 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003b16:	461a      	mov	r2, r3
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f7ff feab 	bl	8003874 <AT_ExecuteCommand>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 8003b22:	7bfb      	ldrb	r3, [r7, #15]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d108      	bne.n	8003b3a <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f503 7294 	add.w	r2, r3, #296	; 0x128
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	338d      	adds	r3, #141	; 0x8d
 8003b32:	4619      	mov	r1, r3
 8003b34:	4610      	mov	r0, r2
 8003b36:	f7ff fded 	bl	8003714 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 8003b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3710      	adds	r7, #16
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	0800eb08 	.word	0x0800eb08

08003b48 <HAL_GPIO_EXTI_Callback>:
static  int wait_spi_rx_event(int timeout);
static  void SPI_WIFI_DelayUs(uint32_t);
/* Private functions ---------------------------------------------------------*/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b082      	sub	sp, #8
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	4603      	mov	r3, r0
 8003b50:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin==GPIO_PIN_1){
 8003b52:	88fb      	ldrh	r3, [r7, #6]
 8003b54:	2b02      	cmp	r3, #2
 8003b56:	d101      	bne.n	8003b5c <HAL_GPIO_EXTI_Callback+0x14>
		SPI_WIFI_ISR();
 8003b58:	f000 fb88 	bl	800426c <SPI_WIFI_ISR>
	}


}
 8003b5c:	bf00      	nop
 8003b5e:	3708      	adds	r7, #8
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b08c      	sub	sp, #48	; 0x30
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 8003b6c:	4b57      	ldr	r3, [pc, #348]	; (8003ccc <SPI_WIFI_MspInit+0x168>)
 8003b6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b70:	4a56      	ldr	r2, [pc, #344]	; (8003ccc <SPI_WIFI_MspInit+0x168>)
 8003b72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b76:	6593      	str	r3, [r2, #88]	; 0x58
 8003b78:	4b54      	ldr	r3, [pc, #336]	; (8003ccc <SPI_WIFI_MspInit+0x168>)
 8003b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b7c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b80:	61bb      	str	r3, [r7, #24]
 8003b82:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b84:	4b51      	ldr	r3, [pc, #324]	; (8003ccc <SPI_WIFI_MspInit+0x168>)
 8003b86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b88:	4a50      	ldr	r2, [pc, #320]	; (8003ccc <SPI_WIFI_MspInit+0x168>)
 8003b8a:	f043 0302 	orr.w	r3, r3, #2
 8003b8e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b90:	4b4e      	ldr	r3, [pc, #312]	; (8003ccc <SPI_WIFI_MspInit+0x168>)
 8003b92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b94:	f003 0302 	and.w	r3, r3, #2
 8003b98:	617b      	str	r3, [r7, #20]
 8003b9a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b9c:	4b4b      	ldr	r3, [pc, #300]	; (8003ccc <SPI_WIFI_MspInit+0x168>)
 8003b9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ba0:	4a4a      	ldr	r2, [pc, #296]	; (8003ccc <SPI_WIFI_MspInit+0x168>)
 8003ba2:	f043 0304 	orr.w	r3, r3, #4
 8003ba6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ba8:	4b48      	ldr	r3, [pc, #288]	; (8003ccc <SPI_WIFI_MspInit+0x168>)
 8003baa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bac:	f003 0304 	and.w	r3, r3, #4
 8003bb0:	613b      	str	r3, [r7, #16]
 8003bb2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003bb4:	4b45      	ldr	r3, [pc, #276]	; (8003ccc <SPI_WIFI_MspInit+0x168>)
 8003bb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bb8:	4a44      	ldr	r2, [pc, #272]	; (8003ccc <SPI_WIFI_MspInit+0x168>)
 8003bba:	f043 0310 	orr.w	r3, r3, #16
 8003bbe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003bc0:	4b42      	ldr	r3, [pc, #264]	; (8003ccc <SPI_WIFI_MspInit+0x168>)
 8003bc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bc4:	f003 0310 	and.w	r3, r3, #16
 8003bc8:	60fb      	str	r3, [r7, #12]
 8003bca:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003bd2:	483f      	ldr	r0, [pc, #252]	; (8003cd0 <SPI_WIFI_MspInit+0x16c>)
 8003bd4:	f003 fb94 	bl	8007300 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8003bd8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003bdc:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8003bde:	2301      	movs	r3, #1
 8003be0:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003be2:	2300      	movs	r3, #0
 8003be4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003be6:	2300      	movs	r3, #0
 8003be8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 8003bea:	f107 031c 	add.w	r3, r7, #28
 8003bee:	4619      	mov	r1, r3
 8003bf0:	4837      	ldr	r0, [pc, #220]	; (8003cd0 <SPI_WIFI_MspInit+0x16c>)
 8003bf2:	f003 f8cf 	bl	8006d94 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 8003bf6:	2302      	movs	r3, #2
 8003bf8:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 8003bfa:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003bfe:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003c00:	2300      	movs	r3, #0
 8003c02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003c04:	2300      	movs	r3, #0
 8003c06:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8003c08:	f107 031c 	add.w	r3, r7, #28
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	4831      	ldr	r0, [pc, #196]	; (8003cd4 <SPI_WIFI_MspInit+0x170>)
 8003c10:	f003 f8c0 	bl	8006d94 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8003c14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c18:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003c22:	2300      	movs	r3, #0
 8003c24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = 0;
 8003c26:	2300      	movs	r3, #0
 8003c28:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8003c2a:	f107 031c 	add.w	r3, r7, #28
 8003c2e:	4619      	mov	r1, r3
 8003c30:	4828      	ldr	r0, [pc, #160]	; (8003cd4 <SPI_WIFI_MspInit+0x170>)
 8003c32:	f003 f8af 	bl	8006d94 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 8003c36:	2201      	movs	r2, #1
 8003c38:	2101      	movs	r1, #1
 8003c3a:	4826      	ldr	r0, [pc, #152]	; (8003cd4 <SPI_WIFI_MspInit+0x170>)
 8003c3c:	f003 fb60 	bl	8007300 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8003c40:	2301      	movs	r3, #1
 8003c42:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8003c44:	2301      	movs	r3, #1
 8003c46:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8003c50:	f107 031c 	add.w	r3, r7, #28
 8003c54:	4619      	mov	r1, r3
 8003c56:	481f      	ldr	r0, [pc, #124]	; (8003cd4 <SPI_WIFI_MspInit+0x170>)
 8003c58:	f003 f89c 	bl	8006d94 <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 8003c5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c60:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8003c62:	2302      	movs	r3, #2
 8003c64:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003c66:	2300      	movs	r3, #0
 8003c68:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8003c6e:	2306      	movs	r3, #6
 8003c70:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 8003c72:	f107 031c 	add.w	r3, r7, #28
 8003c76:	4619      	mov	r1, r3
 8003c78:	4817      	ldr	r0, [pc, #92]	; (8003cd8 <SPI_WIFI_MspInit+0x174>)
 8003c7a:	f003 f88b 	bl	8006d94 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 8003c7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c82:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8003c84:	2302      	movs	r3, #2
 8003c86:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8003c90:	2306      	movs	r3, #6
 8003c92:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8003c94:	f107 031c 	add.w	r3, r7, #28
 8003c98:	4619      	mov	r1, r3
 8003c9a:	480f      	ldr	r0, [pc, #60]	; (8003cd8 <SPI_WIFI_MspInit+0x174>)
 8003c9c:	f003 f87a 	bl	8006d94 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 8003ca0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003ca4:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8003ca6:	2302      	movs	r3, #2
 8003ca8:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8003caa:	2301      	movs	r3, #1
 8003cac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8003cb2:	2306      	movs	r3, #6
 8003cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 8003cb6:	f107 031c 	add.w	r3, r7, #28
 8003cba:	4619      	mov	r1, r3
 8003cbc:	4806      	ldr	r0, [pc, #24]	; (8003cd8 <SPI_WIFI_MspInit+0x174>)
 8003cbe:	f003 f869 	bl	8006d94 <HAL_GPIO_Init>
}
 8003cc2:	bf00      	nop
 8003cc4:	3730      	adds	r7, #48	; 0x30
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	40021000 	.word	0x40021000
 8003cd0:	48000400 	.word	0x48000400
 8003cd4:	48001000 	.word	0x48001000
 8003cd8:	48000800 	.word	0x48000800

08003cdc <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 8003cea:	88fb      	ldrh	r3, [r7, #6]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d145      	bne.n	8003d7c <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 8003cf0:	4b27      	ldr	r3, [pc, #156]	; (8003d90 <SPI_WIFI_Init+0xb4>)
 8003cf2:	4a28      	ldr	r2, [pc, #160]	; (8003d94 <SPI_WIFI_Init+0xb8>)
 8003cf4:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 8003cf6:	4826      	ldr	r0, [pc, #152]	; (8003d90 <SPI_WIFI_Init+0xb4>)
 8003cf8:	f7ff ff34 	bl	8003b64 <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 8003cfc:	4b24      	ldr	r3, [pc, #144]	; (8003d90 <SPI_WIFI_Init+0xb4>)
 8003cfe:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003d02:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8003d04:	4b22      	ldr	r3, [pc, #136]	; (8003d90 <SPI_WIFI_Init+0xb4>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 8003d0a:	4b21      	ldr	r3, [pc, #132]	; (8003d90 <SPI_WIFI_Init+0xb4>)
 8003d0c:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8003d10:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8003d12:	4b1f      	ldr	r3, [pc, #124]	; (8003d90 <SPI_WIFI_Init+0xb4>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8003d18:	4b1d      	ldr	r3, [pc, #116]	; (8003d90 <SPI_WIFI_Init+0xb4>)
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 8003d1e:	4b1c      	ldr	r3, [pc, #112]	; (8003d90 <SPI_WIFI_Init+0xb4>)
 8003d20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d24:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 8003d26:	4b1a      	ldr	r3, [pc, #104]	; (8003d90 <SPI_WIFI_Init+0xb4>)
 8003d28:	2210      	movs	r2, #16
 8003d2a:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8003d2c:	4b18      	ldr	r3, [pc, #96]	; (8003d90 <SPI_WIFI_Init+0xb4>)
 8003d2e:	2200      	movs	r2, #0
 8003d30:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 8003d32:	4b17      	ldr	r3, [pc, #92]	; (8003d90 <SPI_WIFI_Init+0xb4>)
 8003d34:	2200      	movs	r2, #0
 8003d36:	625a      	str	r2, [r3, #36]	; 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8003d38:	4b15      	ldr	r3, [pc, #84]	; (8003d90 <SPI_WIFI_Init+0xb4>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	629a      	str	r2, [r3, #40]	; 0x28
    hspi.Init.CRCPolynomial     = 0;
 8003d3e:	4b14      	ldr	r3, [pc, #80]	; (8003d90 <SPI_WIFI_Init+0xb4>)
 8003d40:	2200      	movs	r2, #0
 8003d42:	62da      	str	r2, [r3, #44]	; 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8003d44:	4812      	ldr	r0, [pc, #72]	; (8003d90 <SPI_WIFI_Init+0xb4>)
 8003d46:	f005 fed1 	bl	8009aec <HAL_SPI_Init>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d002      	beq.n	8003d56 <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8003d50:	f04f 33ff 	mov.w	r3, #4294967295
 8003d54:	e018      	b.n	8003d88 <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, SPI_INTERFACE_PRIO, 0x00);
 8003d56:	2200      	movs	r2, #0
 8003d58:	2100      	movs	r1, #0
 8003d5a:	2007      	movs	r0, #7
 8003d5c:	f002 fe95 	bl	8006a8a <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 8003d60:	2007      	movs	r0, #7
 8003d62:	f002 feae 	bl	8006ac2 <HAL_NVIC_EnableIRQ>

     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, SPI_INTERFACE_PRIO, 0);
 8003d66:	2200      	movs	r2, #0
 8003d68:	2100      	movs	r1, #0
 8003d6a:	2033      	movs	r0, #51	; 0x33
 8003d6c:	f002 fe8d 	bl	8006a8a <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 8003d70:	2033      	movs	r0, #51	; 0x33
 8003d72:	f002 fea6 	bl	8006ac2 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 8003d76:	200a      	movs	r0, #10
 8003d78:	f000 f9fe 	bl	8004178 <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 8003d7c:	f000 f80c 	bl	8003d98 <SPI_WIFI_ResetModule>
 8003d80:	4603      	mov	r3, r0
 8003d82:	73fb      	strb	r3, [r7, #15]

  return rc;
 8003d84:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	20000098 	.word	0x20000098
 8003d94:	40003c00 	.word	0x40003c00

08003d98 <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 8003d9e:	f002 fd69 	bl	8006874 <HAL_GetTick>
 8003da2:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 8003da4:	2300      	movs	r3, #0
 8003da6:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 8003da8:	2200      	movs	r2, #0
 8003daa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003dae:	4830      	ldr	r0, [pc, #192]	; (8003e70 <SPI_WIFI_ResetModule+0xd8>)
 8003db0:	f003 faa6 	bl	8007300 <HAL_GPIO_WritePin>
 8003db4:	200a      	movs	r0, #10
 8003db6:	f002 fd69 	bl	800688c <HAL_Delay>
 8003dba:	2201      	movs	r2, #1
 8003dbc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003dc0:	482b      	ldr	r0, [pc, #172]	; (8003e70 <SPI_WIFI_ResetModule+0xd8>)
 8003dc2:	f003 fa9d 	bl	8007300 <HAL_GPIO_WritePin>
 8003dc6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003dca:	f002 fd5f 	bl	800688c <HAL_Delay>
  WIFI_ENABLE_NSS();
 8003dce:	2200      	movs	r2, #0
 8003dd0:	2101      	movs	r1, #1
 8003dd2:	4827      	ldr	r0, [pc, #156]	; (8003e70 <SPI_WIFI_ResetModule+0xd8>)
 8003dd4:	f003 fa94 	bl	8007300 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8003dd8:	200f      	movs	r0, #15
 8003dda:	f000 f9cd 	bl	8004178 <SPI_WIFI_DelayUs>

  while (WIFI_IS_CMDDATA_READY())
 8003dde:	e020      	b.n	8003e22 <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 8003de0:	7bfb      	ldrb	r3, [r7, #15]
 8003de2:	463a      	mov	r2, r7
 8003de4:	18d1      	adds	r1, r2, r3
 8003de6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003dea:	2201      	movs	r2, #1
 8003dec:	4821      	ldr	r0, [pc, #132]	; (8003e74 <SPI_WIFI_ResetModule+0xdc>)
 8003dee:	f005 ff48 	bl	8009c82 <HAL_SPI_Receive>
 8003df2:	4603      	mov	r3, r0
 8003df4:	71fb      	strb	r3, [r7, #7]
    count += 2;
 8003df6:	7bfb      	ldrb	r3, [r7, #15]
 8003df8:	3302      	adds	r3, #2
 8003dfa:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 8003dfc:	f002 fd3a 	bl	8006874 <HAL_GetTick>
 8003e00:	4602      	mov	r2, r0
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e0a:	d202      	bcs.n	8003e12 <SPI_WIFI_ResetModule+0x7a>
 8003e0c:	79fb      	ldrb	r3, [r7, #7]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d007      	beq.n	8003e22 <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 8003e12:	2201      	movs	r2, #1
 8003e14:	2101      	movs	r1, #1
 8003e16:	4816      	ldr	r0, [pc, #88]	; (8003e70 <SPI_WIFI_ResetModule+0xd8>)
 8003e18:	f003 fa72 	bl	8007300 <HAL_GPIO_WritePin>
      return -1;
 8003e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e20:	e021      	b.n	8003e66 <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 8003e22:	2102      	movs	r1, #2
 8003e24:	4812      	ldr	r0, [pc, #72]	; (8003e70 <SPI_WIFI_ResetModule+0xd8>)
 8003e26:	f003 fa53 	bl	80072d0 <HAL_GPIO_ReadPin>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d0d7      	beq.n	8003de0 <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 8003e30:	2201      	movs	r2, #1
 8003e32:	2101      	movs	r1, #1
 8003e34:	480e      	ldr	r0, [pc, #56]	; (8003e70 <SPI_WIFI_ResetModule+0xd8>)
 8003e36:	f003 fa63 	bl	8007300 <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8003e3a:	783b      	ldrb	r3, [r7, #0]
 8003e3c:	2b15      	cmp	r3, #21
 8003e3e:	d10e      	bne.n	8003e5e <SPI_WIFI_ResetModule+0xc6>
 8003e40:	787b      	ldrb	r3, [r7, #1]
 8003e42:	2b15      	cmp	r3, #21
 8003e44:	d10b      	bne.n	8003e5e <SPI_WIFI_ResetModule+0xc6>
 8003e46:	78bb      	ldrb	r3, [r7, #2]
 8003e48:	2b0d      	cmp	r3, #13
 8003e4a:	d108      	bne.n	8003e5e <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8003e4c:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8003e4e:	2b0a      	cmp	r3, #10
 8003e50:	d105      	bne.n	8003e5e <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8003e52:	793b      	ldrb	r3, [r7, #4]
 8003e54:	2b3e      	cmp	r3, #62	; 0x3e
 8003e56:	d102      	bne.n	8003e5e <SPI_WIFI_ResetModule+0xc6>
 8003e58:	797b      	ldrb	r3, [r7, #5]
 8003e5a:	2b20      	cmp	r3, #32
 8003e5c:	d002      	beq.n	8003e64 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 8003e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e62:	e000      	b.n	8003e66 <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 8003e64:	2300      	movs	r3, #0
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3710      	adds	r7, #16
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	bf00      	nop
 8003e70:	48001000 	.word	0x48001000
 8003e74:	20000098 	.word	0x20000098

08003e78 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 8003e7c:	4802      	ldr	r0, [pc, #8]	; (8003e88 <SPI_WIFI_DeInit+0x10>)
 8003e7e:	f005 fed8 	bl	8009c32 <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 8003e82:	2300      	movs	r3, #0
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	20000098 	.word	0x20000098

08003e8c <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 8003e94:	f002 fcee 	bl	8006874 <HAL_GetTick>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 8003e9c:	e00a      	b.n	8003eb4 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003e9e:	f002 fce9 	bl	8006874 <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	1ad2      	subs	r2, r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d902      	bls.n	8003eb4 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 8003eae:	f04f 33ff 	mov.w	r3, #4294967295
 8003eb2:	e007      	b.n	8003ec4 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 8003eb4:	2102      	movs	r1, #2
 8003eb6:	4805      	ldr	r0, [pc, #20]	; (8003ecc <wait_cmddata_rdy_high+0x40>)
 8003eb8:	f003 fa0a 	bl	80072d0 <HAL_GPIO_ReadPin>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d1ed      	bne.n	8003e9e <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 8003ec2:	2300      	movs	r3, #0
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3710      	adds	r7, #16
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	48001000 	.word	0x48001000

08003ed0 <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003ed8:	f002 fccc 	bl	8006874 <HAL_GetTick>
 8003edc:	4603      	mov	r3, r0
 8003ede:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 8003ee0:	e00a      	b.n	8003ef8 <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003ee2:	f002 fcc7 	bl	8006874 <HAL_GetTick>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	1ad2      	subs	r2, r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d902      	bls.n	8003ef8 <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 8003ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ef6:	e004      	b.n	8003f02 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 8003ef8:	4b04      	ldr	r3, [pc, #16]	; (8003f0c <wait_cmddata_rdy_rising_event+0x3c>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d0f0      	beq.n	8003ee2 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 8003f00:	2300      	movs	r3, #0
#endif
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3710      	adds	r7, #16
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	20000104 	.word	0x20000104

08003f10 <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003f18:	f002 fcac 	bl	8006874 <HAL_GetTick>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 8003f20:	e00a      	b.n	8003f38 <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003f22:	f002 fca7 	bl	8006874 <HAL_GetTick>
 8003f26:	4602      	mov	r2, r0
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	1ad2      	subs	r2, r2, r3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d902      	bls.n	8003f38 <wait_spi_rx_event+0x28>
    {
      return -1;
 8003f32:	f04f 33ff 	mov.w	r3, #4294967295
 8003f36:	e004      	b.n	8003f42 <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 8003f38:	4b04      	ldr	r3, [pc, #16]	; (8003f4c <wait_spi_rx_event+0x3c>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d0f0      	beq.n	8003f22 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 8003f40:	2300      	movs	r3, #0
#endif
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3710      	adds	r7, #16
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	200000fc 	.word	0x200000fc

08003f50 <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003f58:	f002 fc8c 	bl	8006874 <HAL_GetTick>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 8003f60:	e00a      	b.n	8003f78 <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003f62:	f002 fc87 	bl	8006874 <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	1ad2      	subs	r2, r2, r3
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d902      	bls.n	8003f78 <wait_spi_tx_event+0x28>
    {
      return -1;
 8003f72:	f04f 33ff 	mov.w	r3, #4294967295
 8003f76:	e004      	b.n	8003f82 <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 8003f78:	4b04      	ldr	r3, [pc, #16]	; (8003f8c <wait_spi_tx_event+0x3c>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d0f0      	beq.n	8003f62 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 8003f80:	2300      	movs	r3, #0
#endif
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3710      	adds	r7, #16
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	20000100 	.word	0x20000100

08003f90 <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b086      	sub	sp, #24
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	460b      	mov	r3, r1
 8003f9a:	607a      	str	r2, [r7, #4]
 8003f9c:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	2101      	movs	r1, #1
 8003fa6:	4834      	ldr	r0, [pc, #208]	; (8004078 <SPI_WIFI_ReceiveData+0xe8>)
 8003fa8:	f003 f9aa 	bl	8007300 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8003fac:	2003      	movs	r0, #3
 8003fae:	f000 f8e3 	bl	8004178 <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f7ff ff8b 	bl	8003ed0 <wait_cmddata_rdy_rising_event>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	da02      	bge.n	8003fc6 <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 8003fc0:	f06f 0302 	mvn.w	r3, #2
 8003fc4:	e054      	b.n	8004070 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	2101      	movs	r1, #1
 8003fca:	482b      	ldr	r0, [pc, #172]	; (8004078 <SPI_WIFI_ReceiveData+0xe8>)
 8003fcc:	f003 f998 	bl	8007300 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8003fd0:	200f      	movs	r0, #15
 8003fd2:	f000 f8d1 	bl	8004178 <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 8003fd6:	e03d      	b.n	8004054 <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 8003fd8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003fdc:	897b      	ldrh	r3, [r7, #10]
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	db02      	blt.n	8003fe8 <SPI_WIFI_ReceiveData+0x58>
 8003fe2:	897b      	ldrh	r3, [r7, #10]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d13c      	bne.n	8004062 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 8003fe8:	4b24      	ldr	r3, [pc, #144]	; (800407c <SPI_WIFI_ReceiveData+0xec>)
 8003fea:	2201      	movs	r2, #1
 8003fec:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 8003fee:	f107 0314 	add.w	r3, r7, #20
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	4822      	ldr	r0, [pc, #136]	; (8004080 <SPI_WIFI_ReceiveData+0xf0>)
 8003ff8:	f006 fa14 	bl	800a424 <HAL_SPI_Receive_IT>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d007      	beq.n	8004012 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 8004002:	2201      	movs	r2, #1
 8004004:	2101      	movs	r1, #1
 8004006:	481c      	ldr	r0, [pc, #112]	; (8004078 <SPI_WIFI_ReceiveData+0xe8>)
 8004008:	f003 f97a 	bl	8007300 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 800400c:	f04f 33ff 	mov.w	r3, #4294967295
 8004010:	e02e      	b.n	8004070 <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4618      	mov	r0, r3
 8004016:	f7ff ff7b 	bl	8003f10 <wait_spi_rx_event>

      pData[0] = tmp[0];
 800401a:	7d3a      	ldrb	r2, [r7, #20]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	3301      	adds	r3, #1
 8004024:	7d7a      	ldrb	r2, [r7, #21]
 8004026:	701a      	strb	r2, [r3, #0]
      length += 2;
 8004028:	8afb      	ldrh	r3, [r7, #22]
 800402a:	3302      	adds	r3, #2
 800402c:	b29b      	uxth	r3, r3
 800402e:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	3302      	adds	r3, #2
 8004034:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 8004036:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800403a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800403e:	db09      	blt.n	8004054 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 8004040:	2201      	movs	r2, #1
 8004042:	2101      	movs	r1, #1
 8004044:	480c      	ldr	r0, [pc, #48]	; (8004078 <SPI_WIFI_ReceiveData+0xe8>)
 8004046:	f003 f95b 	bl	8007300 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 800404a:	f7ff fea5 	bl	8003d98 <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 800404e:	f06f 0303 	mvn.w	r3, #3
 8004052:	e00d      	b.n	8004070 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 8004054:	2102      	movs	r1, #2
 8004056:	4808      	ldr	r0, [pc, #32]	; (8004078 <SPI_WIFI_ReceiveData+0xe8>)
 8004058:	f003 f93a 	bl	80072d0 <HAL_GPIO_ReadPin>
 800405c:	4603      	mov	r3, r0
 800405e:	2b01      	cmp	r3, #1
 8004060:	d0ba      	beq.n	8003fd8 <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 8004062:	2201      	movs	r2, #1
 8004064:	2101      	movs	r1, #1
 8004066:	4804      	ldr	r0, [pc, #16]	; (8004078 <SPI_WIFI_ReceiveData+0xe8>)
 8004068:	f003 f94a 	bl	8007300 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 800406c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8004070:	4618      	mov	r0, r3
 8004072:	3718      	adds	r7, #24
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}
 8004078:	48001000 	.word	0x48001000
 800407c:	200000fc 	.word	0x200000fc
 8004080:	20000098 	.word	0x20000098

08004084 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b086      	sub	sp, #24
 8004088:	af00      	add	r7, sp, #0
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	460b      	mov	r3, r1
 800408e:	607a      	str	r2, [r7, #4]
 8004090:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4618      	mov	r0, r3
 8004096:	f7ff fef9 	bl	8003e8c <wait_cmddata_rdy_high>
 800409a:	4603      	mov	r3, r0
 800409c:	2b00      	cmp	r3, #0
 800409e:	da02      	bge.n	80040a6 <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 80040a0:	f04f 33ff 	mov.w	r3, #4294967295
 80040a4:	e04f      	b.n	8004146 <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 80040a6:	4b2a      	ldr	r3, [pc, #168]	; (8004150 <SPI_WIFI_SendData+0xcc>)
 80040a8:	2201      	movs	r2, #1
 80040aa:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 80040ac:	2200      	movs	r2, #0
 80040ae:	2101      	movs	r1, #1
 80040b0:	4828      	ldr	r0, [pc, #160]	; (8004154 <SPI_WIFI_SendData+0xd0>)
 80040b2:	f003 f925 	bl	8007300 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 80040b6:	200f      	movs	r0, #15
 80040b8:	f000 f85e 	bl	8004178 <SPI_WIFI_DelayUs>
  if (len > 1)
 80040bc:	897b      	ldrh	r3, [r7, #10]
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d919      	bls.n	80040f6 <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 80040c2:	4b25      	ldr	r3, [pc, #148]	; (8004158 <SPI_WIFI_SendData+0xd4>)
 80040c4:	2201      	movs	r2, #1
 80040c6:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len/2) != HAL_OK)
 80040c8:	897b      	ldrh	r3, [r7, #10]
 80040ca:	085b      	lsrs	r3, r3, #1
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	461a      	mov	r2, r3
 80040d0:	68f9      	ldr	r1, [r7, #12]
 80040d2:	4822      	ldr	r0, [pc, #136]	; (800415c <SPI_WIFI_SendData+0xd8>)
 80040d4:	f006 f918 	bl	800a308 <HAL_SPI_Transmit_IT>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d007      	beq.n	80040ee <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 80040de:	2201      	movs	r2, #1
 80040e0:	2101      	movs	r1, #1
 80040e2:	481c      	ldr	r0, [pc, #112]	; (8004154 <SPI_WIFI_SendData+0xd0>)
 80040e4:	f003 f90c 	bl	8007300 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 80040e8:	f04f 33ff 	mov.w	r3, #4294967295
 80040ec:	e02b      	b.n	8004146 <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4618      	mov	r0, r3
 80040f2:	f7ff ff2d 	bl	8003f50 <wait_spi_tx_event>
  }
  
  if ( len & 1)
 80040f6:	897b      	ldrh	r3, [r7, #10]
 80040f8:	f003 0301 	and.w	r3, r3, #1
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d020      	beq.n	8004142 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 8004100:	897b      	ldrh	r3, [r7, #10]
 8004102:	3b01      	subs	r3, #1
 8004104:	68fa      	ldr	r2, [r7, #12]
 8004106:	4413      	add	r3, r2
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 800410c:	230a      	movs	r3, #10
 800410e:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 8004110:	4b11      	ldr	r3, [pc, #68]	; (8004158 <SPI_WIFI_SendData+0xd4>)
 8004112:	2201      	movs	r2, #1
 8004114:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 8004116:	f107 0314 	add.w	r3, r7, #20
 800411a:	2201      	movs	r2, #1
 800411c:	4619      	mov	r1, r3
 800411e:	480f      	ldr	r0, [pc, #60]	; (800415c <SPI_WIFI_SendData+0xd8>)
 8004120:	f006 f8f2 	bl	800a308 <HAL_SPI_Transmit_IT>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d007      	beq.n	800413a <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 800412a:	2201      	movs	r2, #1
 800412c:	2101      	movs	r1, #1
 800412e:	4809      	ldr	r0, [pc, #36]	; (8004154 <SPI_WIFI_SendData+0xd0>)
 8004130:	f003 f8e6 	bl	8007300 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8004134:	f04f 33ff 	mov.w	r3, #4294967295
 8004138:	e005      	b.n	8004146 <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4618      	mov	r0, r3
 800413e:	f7ff ff07 	bl	8003f50 <wait_spi_tx_event>
    
  }
  return len;
 8004142:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 8004146:	4618      	mov	r0, r3
 8004148:	3718      	adds	r7, #24
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	20000104 	.word	0x20000104
 8004154:	48001000 	.word	0x48001000
 8004158:	20000100 	.word	0x20000100
 800415c:	20000098 	.word	0x20000098

08004160 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b082      	sub	sp, #8
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f002 fb8f 	bl	800688c <HAL_Delay>
}
 800416e:	bf00      	nop
 8004170:	3708      	adds	r7, #8
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
	...

08004178 <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b086      	sub	sp, #24
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 8004180:	2300      	movs	r3, #0
 8004182:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 8004184:	2300      	movs	r3, #0
 8004186:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 8004188:	4b20      	ldr	r3, [pc, #128]	; (800420c <SPI_WIFI_DelayUs+0x94>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d122      	bne.n	80041d6 <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 8004190:	4b1f      	ldr	r3, [pc, #124]	; (8004210 <SPI_WIFI_DelayUs+0x98>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a1f      	ldr	r2, [pc, #124]	; (8004214 <SPI_WIFI_DelayUs+0x9c>)
 8004196:	fba2 2303 	umull	r2, r3, r2, r3
 800419a:	099b      	lsrs	r3, r3, #6
 800419c:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 800419e:	2300      	movs	r3, #0
 80041a0:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 80041a6:	f002 fb65 	bl	8006874 <HAL_GetTick>
 80041aa:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 80041ac:	e002      	b.n	80041b4 <SPI_WIFI_DelayUs+0x3c>
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	3b01      	subs	r3, #1
 80041b2:	60bb      	str	r3, [r7, #8]
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1f9      	bne.n	80041ae <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 80041ba:	f002 fb5b 	bl	8006874 <HAL_GetTick>
 80041be:	4602      	mov	r2, r0
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	1ad3      	subs	r3, r2, r3
 80041c4:	4a11      	ldr	r2, [pc, #68]	; (800420c <SPI_WIFI_DelayUs+0x94>)
 80041c6:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 80041c8:	4b10      	ldr	r3, [pc, #64]	; (800420c <SPI_WIFI_DelayUs+0x94>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d102      	bne.n	80041d6 <SPI_WIFI_DelayUs+0x5e>
 80041d0:	4b0e      	ldr	r3, [pc, #56]	; (800420c <SPI_WIFI_DelayUs+0x94>)
 80041d2:	2201      	movs	r2, #1
 80041d4:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 80041d6:	4b0e      	ldr	r3, [pc, #56]	; (8004210 <SPI_WIFI_DelayUs+0x98>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a0f      	ldr	r2, [pc, #60]	; (8004218 <SPI_WIFI_DelayUs+0xa0>)
 80041dc:	fba2 2303 	umull	r2, r3, r2, r3
 80041e0:	0c9a      	lsrs	r2, r3, #18
 80041e2:	4b0a      	ldr	r3, [pc, #40]	; (800420c <SPI_WIFI_DelayUs+0x94>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ea:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	697a      	ldr	r2, [r7, #20]
 80041f0:	fb02 f303 	mul.w	r3, r2, r3
 80041f4:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 80041f6:	e002      	b.n	80041fe <SPI_WIFI_DelayUs+0x86>
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	3b01      	subs	r3, #1
 80041fc:	60bb      	str	r3, [r7, #8]
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d1f9      	bne.n	80041f8 <SPI_WIFI_DelayUs+0x80>
  return;
 8004204:	bf00      	nop
}
 8004206:	3718      	adds	r7, #24
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	20000108 	.word	0x20000108
 8004210:	2000000c 	.word	0x2000000c
 8004214:	10624dd3 	.word	0x10624dd3
 8004218:	431bde83 	.word	0x431bde83

0800421c <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 8004224:	4b06      	ldr	r3, [pc, #24]	; (8004240 <HAL_SPI_RxCpltCallback+0x24>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d002      	beq.n	8004232 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 800422c:	4b04      	ldr	r3, [pc, #16]	; (8004240 <HAL_SPI_RxCpltCallback+0x24>)
 800422e:	2200      	movs	r2, #0
 8004230:	601a      	str	r2, [r3, #0]
  }
}
 8004232:	bf00      	nop
 8004234:	370c      	adds	r7, #12
 8004236:	46bd      	mov	sp, r7
 8004238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423c:	4770      	bx	lr
 800423e:	bf00      	nop
 8004240:	200000fc 	.word	0x200000fc

08004244 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 800424c:	4b06      	ldr	r3, [pc, #24]	; (8004268 <HAL_SPI_TxCpltCallback+0x24>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d002      	beq.n	800425a <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 8004254:	4b04      	ldr	r3, [pc, #16]	; (8004268 <HAL_SPI_TxCpltCallback+0x24>)
 8004256:	2200      	movs	r2, #0
 8004258:	601a      	str	r2, [r3, #0]
  }
}
 800425a:	bf00      	nop
 800425c:	370c      	adds	r7, #12
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr
 8004266:	bf00      	nop
 8004268:	20000100 	.word	0x20000100

0800426c <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 800426c:	b480      	push	{r7}
 800426e:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 8004270:	4b05      	ldr	r3, [pc, #20]	; (8004288 <SPI_WIFI_ISR+0x1c>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2b01      	cmp	r3, #1
 8004276:	d102      	bne.n	800427e <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 8004278:	4b03      	ldr	r3, [pc, #12]	; (8004288 <SPI_WIFI_ISR+0x1c>)
 800427a:	2200      	movs	r2, #0
 800427c:	601a      	str	r2, [r3, #0]
   }
}
 800427e:	bf00      	nop
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr
 8004288:	20000104 	.word	0x20000104

0800428c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b0be      	sub	sp, #248	; 0xf8
 8004290:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004292:	f002 fa86 	bl	80067a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004296:	f000 f907 	bl	80044a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800429a:	f000 fadf 	bl	800485c <MX_GPIO_Init>
  MX_DFSDM1_Init();
 800429e:	f000 f965 	bl	800456c <MX_DFSDM1_Init>
  MX_QUADSPI_Init();
 80042a2:	f000 f99b 	bl	80045dc <MX_QUADSPI_Init>
  MX_SPI3_Init();
 80042a6:	f000 f9bf 	bl	8004628 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80042aa:	f000 fa49 	bl	8004740 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80042ae:	f000 fa77 	bl	80047a0 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80042b2:	f000 faa5 	bl	8004800 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM2_Init();
 80042b6:	f000 f9f5 	bl	80046a4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  printf("\n-----------------------------------------------------------\n");
 80042ba:	4866      	ldr	r0, [pc, #408]	; (8004454 <main+0x1c8>)
 80042bc:	f008 ffe4 	bl	800d288 <puts>
  printf("\n------------------ Accelerometer -----------------\n");
 80042c0:	4865      	ldr	r0, [pc, #404]	; (8004458 <main+0x1cc>)
 80042c2:	f008 ffe1 	bl	800d288 <puts>
  printf("\n-----------------------------------------------------------\n\n");
 80042c6:	4865      	ldr	r0, [pc, #404]	; (800445c <main+0x1d0>)
 80042c8:	f008 ffde 	bl	800d288 <puts>
  dataRdyIntReceived = 0;
 80042cc:	4b64      	ldr	r3, [pc, #400]	; (8004460 <main+0x1d4>)
 80042ce:	2200      	movs	r2, #0
 80042d0:	601a      	str	r2, [r3, #0]
  MEMS_Init();
 80042d2:	f000 fc61 	bl	8004b98 <MEMS_Init>

  /* Wifi */
//  WIFI_Status_t wstatus= WIFI_Init();
  WIFI_Init();
 80042d6:	f001 f8b1 	bl	800543c <WIFI_Init>
//  wstatus= WIFI_GetModuleID(product_id);
//  wstatus =WIFI_GetModuleName(product_id);
//  wstatus= WIFI_GetMAC_Address(product_id);
//  wstatus=WIFI_ListAccessPoints(wf_t, 2);

  WIFI_Connect(NomeL,PasswL,ecn1);
 80042da:	4b62      	ldr	r3, [pc, #392]	; (8004464 <main+0x1d8>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a62      	ldr	r2, [pc, #392]	; (8004468 <main+0x1dc>)
 80042e0:	6811      	ldr	r1, [r2, #0]
 80042e2:	4a62      	ldr	r2, [pc, #392]	; (800446c <main+0x1e0>)
 80042e4:	7812      	ldrb	r2, [r2, #0]
 80042e6:	4618      	mov	r0, r3
 80042e8:	f001 f8d4 	bl	8005494 <WIFI_Connect>

  /* Timer2 */
  //HAL_TIM_Base_Start(&htim2);
  HAL_TIM_Base_Start_IT(&htim2);
 80042ec:	4860      	ldr	r0, [pc, #384]	; (8004470 <main+0x1e4>)
 80042ee:	f006 ff85 	bl	800b1fc <HAL_TIM_Base_Start_IT>
    MQTTEventCallback_t userCallback;
    MQTTContext_t pContext;
    MQTTFixedBuffer_t pNetworkBuffer;

    // Clear context.
    memset( ( void * ) &pContext, 0x00, sizeof( MQTTContext_t ) );
 80042f2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80042f6:	2280      	movs	r2, #128	; 0x80
 80042f8:	2100      	movs	r1, #0
 80042fa:	4618      	mov	r0, r3
 80042fc:	f008 fc48 	bl	800cb90 <memset>
//	// Network receive.
//	int32_t networkRecv( NetworkContext_t * pContext, void * pBuffer, size_t bytes );


  MQTTConnectInfo_t pConnectInfo;
  	pConnectInfo.cleanSession = true;
 8004300:	2301      	movs	r3, #1
 8004302:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  	pConnectInfo.keepAliveSeconds = 60;
 8004306:	233c      	movs	r3, #60	; 0x3c
 8004308:	84fb      	strh	r3, [r7, #38]	; 0x26
  	pConnectInfo.pClientIdentifier = "clientId-GmC9fVo4dp";
 800430a:	4b5a      	ldr	r3, [pc, #360]	; (8004474 <main+0x1e8>)
 800430c:	62bb      	str	r3, [r7, #40]	; 0x28
  	pConnectInfo.clientIdentifierLength=strlen(pConnectInfo.pClientIdentifier);
 800430e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004310:	4618      	mov	r0, r3
 8004312:	f7fb ff5d 	bl	80001d0 <strlen>
 8004316:	4603      	mov	r3, r0
 8004318:	b29b      	uxth	r3, r3
 800431a:	85bb      	strh	r3, [r7, #44]	; 0x2c
  	pConnectInfo.pUserName = "Michele";
 800431c:	4b56      	ldr	r3, [pc, #344]	; (8004478 <main+0x1ec>)
 800431e:	633b      	str	r3, [r7, #48]	; 0x30
  	pConnectInfo.userNameLength=strlen(pConnectInfo.pUserName);
 8004320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004322:	4618      	mov	r0, r3
 8004324:	f7fb ff54 	bl	80001d0 <strlen>
 8004328:	4603      	mov	r3, r0
 800432a:	b29b      	uxth	r3, r3
 800432c:	86bb      	strh	r3, [r7, #52]	; 0x34
  	pConnectInfo.pPassword="Salernitana";
 800432e:	4b53      	ldr	r3, [pc, #332]	; (800447c <main+0x1f0>)
 8004330:	63bb      	str	r3, [r7, #56]	; 0x38
  	pConnectInfo.passwordLength=strlen(pConnectInfo.pPassword);
 8004332:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004334:	4618      	mov	r0, r3
 8004336:	f7fb ff4b 	bl	80001d0 <strlen>
 800433a:	4603      	mov	r3, r0
 800433c:	b29b      	uxth	r3, r3
 800433e:	87bb      	strh	r3, [r7, #60]	; 0x3c


  mqttstatus = MQTT_Init(&pContext, &pTransportInterface, getTimeFunction, userCallback, &pNetworkBuffer);
 8004340:	f107 01c8 	add.w	r1, r7, #200	; 0xc8
 8004344:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8004348:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800434c:	9300      	str	r3, [sp, #0]
 800434e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004352:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8004356:	f7fd f8b4 	bl	80014c2 <MQTT_Init>
 800435a:	4603      	mov	r3, r0
 800435c:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7

  if(mqttstatus == MQTTSuccess)
 8004360:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 8004364:	2b00      	cmp	r3, #0
 8004366:	d103      	bne.n	8004370 <main+0xe4>
  	  printf("\n\n Inizializ fatta \n");
 8004368:	4845      	ldr	r0, [pc, #276]	; (8004480 <main+0x1f4>)
 800436a:	f008 ff8d 	bl	800d288 <puts>
 800436e:	e002      	b.n	8004376 <main+0xea>
    else
  	  printf("\n\n Non va manco la init,mamma mia \n");
 8004370:	4844      	ldr	r0, [pc, #272]	; (8004484 <main+0x1f8>)
 8004372:	f008 ff89 	bl	800d288 <puts>

  MQTTPublishInfo_t* pWillInfo = NULL;
 8004376:	2300      	movs	r3, #0
 8004378:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t timeoutMs=100;
 800437c:	2364      	movs	r3, #100	; 0x64
 800437e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  bool* pSessionPresent=false;
 8004382:	2300      	movs	r3, #0
 8004384:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  mqttstatus = MQTT_Connect(&pContext, &pConnectInfo, pWillInfo, timeoutMs, pSessionPresent);
 8004388:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800438c:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8004390:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004394:	9300      	str	r3, [sp, #0]
 8004396:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800439a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800439e:	f7fd f8e4 	bl	800156a <MQTT_Connect>
 80043a2:	4603      	mov	r3, r0
 80043a4:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7

  if(mqttstatus == MQTTSuccess)
 80043a8:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d103      	bne.n	80043b8 <main+0x12c>
	  printf("\n\n Siamo dentro. \n");
 80043b0:	4835      	ldr	r0, [pc, #212]	; (8004488 <main+0x1fc>)
 80043b2:	f008 ff69 	bl	800d288 <puts>
 80043b6:	e002      	b.n	80043be <main+0x132>
  else
	  printf("\n\n Non va, MQTT HA DETTO STOP \n");
 80043b8:	4834      	ldr	r0, [pc, #208]	; (800448c <main+0x200>)
 80043ba:	f008 ff65 	bl	800d288 <puts>

  MQTTPublishInfo_t pPublishInfo;
  uint16_t packetId;
  // QoS of publish.
  pPublishInfo.qos = MQTTQoS1;
 80043be:	2301      	movs	r3, #1
 80043c0:	743b      	strb	r3, [r7, #16]
  pPublishInfo.pTopicName = "/some/topic/name";
 80043c2:	4b33      	ldr	r3, [pc, #204]	; (8004490 <main+0x204>)
 80043c4:	617b      	str	r3, [r7, #20]
  pPublishInfo.topicNameLength = strlen( pPublishInfo.pTopicName );
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	4618      	mov	r0, r3
 80043ca:	f7fb ff01 	bl	80001d0 <strlen>
 80043ce:	4603      	mov	r3, r0
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	833b      	strh	r3, [r7, #24]
  pPublishInfo.pPayload = "Hello World!";
 80043d4:	4b2f      	ldr	r3, [pc, #188]	; (8004494 <main+0x208>)
 80043d6:	61fb      	str	r3, [r7, #28]
  pPublishInfo.payloadLength = strlen( "Hello World!" );
 80043d8:	230c      	movs	r3, #12
 80043da:	623b      	str	r3, [r7, #32]


  // Packet ID is needed for QoS > 0.
  packetId = MQTT_GetPacketId( &pContext );
 80043dc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80043e0:	4618      	mov	r0, r3
 80043e2:	f7fd fa31 	bl	8001848 <MQTT_GetPacketId>
 80043e6:	4603      	mov	r3, r0
 80043e8:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
  mqttstatus = MQTT_Publish(&pContext, &pPublishInfo,packetId);
 80043ec:	f8b7 20d6 	ldrh.w	r2, [r7, #214]	; 0xd6
 80043f0:	f107 0110 	add.w	r1, r7, #16
 80043f4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80043f8:	4618      	mov	r0, r3
 80043fa:	f7fd f942 	bl	8001682 <MQTT_Publish>
 80043fe:	4603      	mov	r3, r0
 8004400:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
  if( mqttstatus == MQTTSuccess ){
 8004404:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 8004408:	2b00      	cmp	r3, #0
 800440a:	d10a      	bne.n	8004422 <main+0x196>
	 while(pPublishInfo.qos){// Since the QoS is > 0, we will need to call MQTT_ReceiveLoop()
 800440c:	e006      	b.n	800441c <main+0x190>
		 MQTT_ReceiveLoop(&pContext, timeoutMs);
 800440e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004412:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8004416:	4618      	mov	r0, r3
 8004418:	f7fd f9d2 	bl	80017c0 <MQTT_ReceiveLoop>
	 while(pPublishInfo.qos){// Since the QoS is > 0, we will need to call MQTT_ReceiveLoop()
 800441c:	7c3b      	ldrb	r3, [r7, #16]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d1f5      	bne.n	800440e <main+0x182>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  if (dataRdyIntReceived != 0) {							//per i 32bit usare %ld e invece di %5d con (int)
		printf("\n - - - Nuova Rilevazione - - - \n\n");
 8004422:	481d      	ldr	r0, [pc, #116]	; (8004498 <main+0x20c>)
 8004424:	f008 ff30 	bl	800d288 <puts>
//		dataRdyIntReceived = 0;
		LSM6DSL_Axes_t acc_axes;
		LSM6DSL_ACC_GetAxes(&MotionSensor, &acc_axes);
 8004428:	1d3b      	adds	r3, r7, #4
 800442a:	4619      	mov	r1, r3
 800442c:	481b      	ldr	r0, [pc, #108]	; (800449c <main+0x210>)
 800442e:	f001 fbc7 	bl	8005bc0 <LSM6DSL_ACC_GetAxes>
		printf("ACCELERO_X=%5d, ACCELERO_Y=%5d, ACCELERO_Z=%5d\r\n",  (int) acc_axes.x, (int) acc_axes.y, (int) acc_axes.z);//}
 8004432:	6879      	ldr	r1, [r7, #4]
 8004434:	68ba      	ldr	r2, [r7, #8]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	4819      	ldr	r0, [pc, #100]	; (80044a0 <main+0x214>)
 800443a:	f008 fe9f 	bl	800d17c <iprintf>
	  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 800443e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004442:	4818      	ldr	r0, [pc, #96]	; (80044a4 <main+0x218>)
 8004444:	f002 ff74 	bl	8007330 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 8004448:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800444c:	f002 fa1e 	bl	800688c <HAL_Delay>
  {
 8004450:	e7e7      	b.n	8004422 <main+0x196>
 8004452:	bf00      	nop
 8004454:	0800ef3c 	.word	0x0800ef3c
 8004458:	0800ef7c 	.word	0x0800ef7c
 800445c:	0800efb0 	.word	0x0800efb0
 8004460:	2000087c 	.word	0x2000087c
 8004464:	20000000 	.word	0x20000000
 8004468:	20000004 	.word	0x20000004
 800446c:	20000008 	.word	0x20000008
 8004470:	200001ec 	.word	0x200001ec
 8004474:	0800eff0 	.word	0x0800eff0
 8004478:	0800f004 	.word	0x0800f004
 800447c:	0800f00c 	.word	0x0800f00c
 8004480:	0800f018 	.word	0x0800f018
 8004484:	0800f02c 	.word	0x0800f02c
 8004488:	0800f050 	.word	0x0800f050
 800448c:	0800f064 	.word	0x0800f064
 8004490:	0800f084 	.word	0x0800f084
 8004494:	0800f098 	.word	0x0800f098
 8004498:	0800f0a8 	.word	0x0800f0a8
 800449c:	2000084c 	.word	0x2000084c
 80044a0:	0800f0cc 	.word	0x0800f0cc
 80044a4:	48000400 	.word	0x48000400

080044a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b096      	sub	sp, #88	; 0x58
 80044ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80044ae:	f107 0314 	add.w	r3, r7, #20
 80044b2:	2244      	movs	r2, #68	; 0x44
 80044b4:	2100      	movs	r1, #0
 80044b6:	4618      	mov	r0, r3
 80044b8:	f008 fb6a 	bl	800cb90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80044bc:	463b      	mov	r3, r7
 80044be:	2200      	movs	r2, #0
 80044c0:	601a      	str	r2, [r3, #0]
 80044c2:	605a      	str	r2, [r3, #4]
 80044c4:	609a      	str	r2, [r3, #8]
 80044c6:	60da      	str	r2, [r3, #12]
 80044c8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80044ca:	f44f 7000 	mov.w	r0, #512	; 0x200
 80044ce:	f003 ff1f 	bl	8008310 <HAL_PWREx_ControlVoltageScaling>
 80044d2:	4603      	mov	r3, r0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d001      	beq.n	80044dc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80044d8:	f000 fbbe 	bl	8004c58 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80044dc:	f003 fefa 	bl	80082d4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80044e0:	4b21      	ldr	r3, [pc, #132]	; (8004568 <SystemClock_Config+0xc0>)
 80044e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044e6:	4a20      	ldr	r2, [pc, #128]	; (8004568 <SystemClock_Config+0xc0>)
 80044e8:	f023 0318 	bic.w	r3, r3, #24
 80044ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80044f0:	2314      	movs	r3, #20
 80044f2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80044f4:	2301      	movs	r3, #1
 80044f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80044f8:	2301      	movs	r3, #1
 80044fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80044fc:	2300      	movs	r3, #0
 80044fe:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8004500:	2360      	movs	r3, #96	; 0x60
 8004502:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004504:	2302      	movs	r3, #2
 8004506:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8004508:	2301      	movs	r3, #1
 800450a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800450c:	2301      	movs	r3, #1
 800450e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8004510:	2328      	movs	r3, #40	; 0x28
 8004512:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004514:	2307      	movs	r3, #7
 8004516:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004518:	2302      	movs	r3, #2
 800451a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800451c:	2302      	movs	r3, #2
 800451e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004520:	f107 0314 	add.w	r3, r7, #20
 8004524:	4618      	mov	r0, r3
 8004526:	f004 f815 	bl	8008554 <HAL_RCC_OscConfig>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d001      	beq.n	8004534 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8004530:	f000 fb92 	bl	8004c58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004534:	230f      	movs	r3, #15
 8004536:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004538:	2303      	movs	r3, #3
 800453a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800453c:	2300      	movs	r3, #0
 800453e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004540:	2300      	movs	r3, #0
 8004542:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004544:	2300      	movs	r3, #0
 8004546:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004548:	463b      	mov	r3, r7
 800454a:	2104      	movs	r1, #4
 800454c:	4618      	mov	r0, r3
 800454e:	f004 fbdd 	bl	8008d0c <HAL_RCC_ClockConfig>
 8004552:	4603      	mov	r3, r0
 8004554:	2b00      	cmp	r3, #0
 8004556:	d001      	beq.n	800455c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8004558:	f000 fb7e 	bl	8004c58 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800455c:	f005 f8e4 	bl	8009728 <HAL_RCCEx_EnableMSIPLLMode>
}
 8004560:	bf00      	nop
 8004562:	3758      	adds	r7, #88	; 0x58
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}
 8004568:	40021000 	.word	0x40021000

0800456c <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8004570:	4b18      	ldr	r3, [pc, #96]	; (80045d4 <MX_DFSDM1_Init+0x68>)
 8004572:	4a19      	ldr	r2, [pc, #100]	; (80045d8 <MX_DFSDM1_Init+0x6c>)
 8004574:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8004576:	4b17      	ldr	r3, [pc, #92]	; (80045d4 <MX_DFSDM1_Init+0x68>)
 8004578:	2201      	movs	r2, #1
 800457a:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800457c:	4b15      	ldr	r3, [pc, #84]	; (80045d4 <MX_DFSDM1_Init+0x68>)
 800457e:	2200      	movs	r2, #0
 8004580:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8004582:	4b14      	ldr	r3, [pc, #80]	; (80045d4 <MX_DFSDM1_Init+0x68>)
 8004584:	2202      	movs	r2, #2
 8004586:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8004588:	4b12      	ldr	r3, [pc, #72]	; (80045d4 <MX_DFSDM1_Init+0x68>)
 800458a:	2200      	movs	r2, #0
 800458c:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800458e:	4b11      	ldr	r3, [pc, #68]	; (80045d4 <MX_DFSDM1_Init+0x68>)
 8004590:	2200      	movs	r2, #0
 8004592:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8004594:	4b0f      	ldr	r3, [pc, #60]	; (80045d4 <MX_DFSDM1_Init+0x68>)
 8004596:	f44f 7280 	mov.w	r2, #256	; 0x100
 800459a:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800459c:	4b0d      	ldr	r3, [pc, #52]	; (80045d4 <MX_DFSDM1_Init+0x68>)
 800459e:	2200      	movs	r2, #0
 80045a0:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80045a2:	4b0c      	ldr	r3, [pc, #48]	; (80045d4 <MX_DFSDM1_Init+0x68>)
 80045a4:	2204      	movs	r2, #4
 80045a6:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80045a8:	4b0a      	ldr	r3, [pc, #40]	; (80045d4 <MX_DFSDM1_Init+0x68>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 80045ae:	4b09      	ldr	r3, [pc, #36]	; (80045d4 <MX_DFSDM1_Init+0x68>)
 80045b0:	2201      	movs	r2, #1
 80045b2:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 80045b4:	4b07      	ldr	r3, [pc, #28]	; (80045d4 <MX_DFSDM1_Init+0x68>)
 80045b6:	2200      	movs	r2, #0
 80045b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 80045ba:	4b06      	ldr	r3, [pc, #24]	; (80045d4 <MX_DFSDM1_Init+0x68>)
 80045bc:	2200      	movs	r2, #0
 80045be:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80045c0:	4804      	ldr	r0, [pc, #16]	; (80045d4 <MX_DFSDM1_Init+0x68>)
 80045c2:	f002 fa99 	bl	8006af8 <HAL_DFSDM_ChannelInit>
 80045c6:	4603      	mov	r3, r0
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d001      	beq.n	80045d0 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 80045cc:	f000 fb44 	bl	8004c58 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80045d0:	bf00      	nop
 80045d2:	bd80      	pop	{r7, pc}
 80045d4:	2000010c 	.word	0x2000010c
 80045d8:	40016020 	.word	0x40016020

080045dc <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80045e0:	4b0f      	ldr	r3, [pc, #60]	; (8004620 <MX_QUADSPI_Init+0x44>)
 80045e2:	4a10      	ldr	r2, [pc, #64]	; (8004624 <MX_QUADSPI_Init+0x48>)
 80045e4:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 80045e6:	4b0e      	ldr	r3, [pc, #56]	; (8004620 <MX_QUADSPI_Init+0x44>)
 80045e8:	2202      	movs	r2, #2
 80045ea:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 80045ec:	4b0c      	ldr	r3, [pc, #48]	; (8004620 <MX_QUADSPI_Init+0x44>)
 80045ee:	2204      	movs	r2, #4
 80045f0:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 80045f2:	4b0b      	ldr	r3, [pc, #44]	; (8004620 <MX_QUADSPI_Init+0x44>)
 80045f4:	2210      	movs	r2, #16
 80045f6:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 80045f8:	4b09      	ldr	r3, [pc, #36]	; (8004620 <MX_QUADSPI_Init+0x44>)
 80045fa:	2217      	movs	r2, #23
 80045fc:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80045fe:	4b08      	ldr	r3, [pc, #32]	; (8004620 <MX_QUADSPI_Init+0x44>)
 8004600:	2200      	movs	r2, #0
 8004602:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8004604:	4b06      	ldr	r3, [pc, #24]	; (8004620 <MX_QUADSPI_Init+0x44>)
 8004606:	2200      	movs	r2, #0
 8004608:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800460a:	4805      	ldr	r0, [pc, #20]	; (8004620 <MX_QUADSPI_Init+0x44>)
 800460c:	f003 fee6 	bl	80083dc <HAL_QSPI_Init>
 8004610:	4603      	mov	r3, r0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d001      	beq.n	800461a <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8004616:	f000 fb1f 	bl	8004c58 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 800461a:	bf00      	nop
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	20000144 	.word	0x20000144
 8004624:	a0001000 	.word	0xa0001000

08004628 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800462c:	4b1b      	ldr	r3, [pc, #108]	; (800469c <MX_SPI3_Init+0x74>)
 800462e:	4a1c      	ldr	r2, [pc, #112]	; (80046a0 <MX_SPI3_Init+0x78>)
 8004630:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004632:	4b1a      	ldr	r3, [pc, #104]	; (800469c <MX_SPI3_Init+0x74>)
 8004634:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004638:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800463a:	4b18      	ldr	r3, [pc, #96]	; (800469c <MX_SPI3_Init+0x74>)
 800463c:	2200      	movs	r2, #0
 800463e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8004640:	4b16      	ldr	r3, [pc, #88]	; (800469c <MX_SPI3_Init+0x74>)
 8004642:	f44f 7240 	mov.w	r2, #768	; 0x300
 8004646:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004648:	4b14      	ldr	r3, [pc, #80]	; (800469c <MX_SPI3_Init+0x74>)
 800464a:	2200      	movs	r2, #0
 800464c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800464e:	4b13      	ldr	r3, [pc, #76]	; (800469c <MX_SPI3_Init+0x74>)
 8004650:	2200      	movs	r2, #0
 8004652:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004654:	4b11      	ldr	r3, [pc, #68]	; (800469c <MX_SPI3_Init+0x74>)
 8004656:	f44f 7200 	mov.w	r2, #512	; 0x200
 800465a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800465c:	4b0f      	ldr	r3, [pc, #60]	; (800469c <MX_SPI3_Init+0x74>)
 800465e:	2200      	movs	r2, #0
 8004660:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004662:	4b0e      	ldr	r3, [pc, #56]	; (800469c <MX_SPI3_Init+0x74>)
 8004664:	2200      	movs	r2, #0
 8004666:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004668:	4b0c      	ldr	r3, [pc, #48]	; (800469c <MX_SPI3_Init+0x74>)
 800466a:	2200      	movs	r2, #0
 800466c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800466e:	4b0b      	ldr	r3, [pc, #44]	; (800469c <MX_SPI3_Init+0x74>)
 8004670:	2200      	movs	r2, #0
 8004672:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8004674:	4b09      	ldr	r3, [pc, #36]	; (800469c <MX_SPI3_Init+0x74>)
 8004676:	2207      	movs	r2, #7
 8004678:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800467a:	4b08      	ldr	r3, [pc, #32]	; (800469c <MX_SPI3_Init+0x74>)
 800467c:	2200      	movs	r2, #0
 800467e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004680:	4b06      	ldr	r3, [pc, #24]	; (800469c <MX_SPI3_Init+0x74>)
 8004682:	2208      	movs	r2, #8
 8004684:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004686:	4805      	ldr	r0, [pc, #20]	; (800469c <MX_SPI3_Init+0x74>)
 8004688:	f005 fa30 	bl	8009aec <HAL_SPI_Init>
 800468c:	4603      	mov	r3, r0
 800468e:	2b00      	cmp	r3, #0
 8004690:	d001      	beq.n	8004696 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8004692:	f000 fae1 	bl	8004c58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004696:	bf00      	nop
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	20000188 	.word	0x20000188
 80046a0:	40003c00 	.word	0x40003c00

080046a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b088      	sub	sp, #32
 80046a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80046aa:	f107 0310 	add.w	r3, r7, #16
 80046ae:	2200      	movs	r2, #0
 80046b0:	601a      	str	r2, [r3, #0]
 80046b2:	605a      	str	r2, [r3, #4]
 80046b4:	609a      	str	r2, [r3, #8]
 80046b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80046b8:	1d3b      	adds	r3, r7, #4
 80046ba:	2200      	movs	r2, #0
 80046bc:	601a      	str	r2, [r3, #0]
 80046be:	605a      	str	r2, [r3, #4]
 80046c0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80046c2:	4b1d      	ldr	r3, [pc, #116]	; (8004738 <MX_TIM2_Init+0x94>)
 80046c4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80046c8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80046ca:	4b1b      	ldr	r3, [pc, #108]	; (8004738 <MX_TIM2_Init+0x94>)
 80046cc:	2200      	movs	r2, #0
 80046ce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046d0:	4b19      	ldr	r3, [pc, #100]	; (8004738 <MX_TIM2_Init+0x94>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 80000000-1;
 80046d6:	4b18      	ldr	r3, [pc, #96]	; (8004738 <MX_TIM2_Init+0x94>)
 80046d8:	4a18      	ldr	r2, [pc, #96]	; (800473c <MX_TIM2_Init+0x98>)
 80046da:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046dc:	4b16      	ldr	r3, [pc, #88]	; (8004738 <MX_TIM2_Init+0x94>)
 80046de:	2200      	movs	r2, #0
 80046e0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046e2:	4b15      	ldr	r3, [pc, #84]	; (8004738 <MX_TIM2_Init+0x94>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80046e8:	4813      	ldr	r0, [pc, #76]	; (8004738 <MX_TIM2_Init+0x94>)
 80046ea:	f006 fd30 	bl	800b14e <HAL_TIM_Base_Init>
 80046ee:	4603      	mov	r3, r0
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d001      	beq.n	80046f8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80046f4:	f000 fab0 	bl	8004c58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80046f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80046fc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80046fe:	f107 0310 	add.w	r3, r7, #16
 8004702:	4619      	mov	r1, r3
 8004704:	480c      	ldr	r0, [pc, #48]	; (8004738 <MX_TIM2_Init+0x94>)
 8004706:	f006 ff08 	bl	800b51a <HAL_TIM_ConfigClockSource>
 800470a:	4603      	mov	r3, r0
 800470c:	2b00      	cmp	r3, #0
 800470e:	d001      	beq.n	8004714 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8004710:	f000 faa2 	bl	8004c58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004714:	2300      	movs	r3, #0
 8004716:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004718:	2300      	movs	r3, #0
 800471a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800471c:	1d3b      	adds	r3, r7, #4
 800471e:	4619      	mov	r1, r3
 8004720:	4805      	ldr	r0, [pc, #20]	; (8004738 <MX_TIM2_Init+0x94>)
 8004722:	f007 f929 	bl	800b978 <HAL_TIMEx_MasterConfigSynchronization>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d001      	beq.n	8004730 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800472c:	f000 fa94 	bl	8004c58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004730:	bf00      	nop
 8004732:	3720      	adds	r7, #32
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}
 8004738:	200001ec 	.word	0x200001ec
 800473c:	04c4b3ff 	.word	0x04c4b3ff

08004740 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004744:	4b14      	ldr	r3, [pc, #80]	; (8004798 <MX_USART1_UART_Init+0x58>)
 8004746:	4a15      	ldr	r2, [pc, #84]	; (800479c <MX_USART1_UART_Init+0x5c>)
 8004748:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800474a:	4b13      	ldr	r3, [pc, #76]	; (8004798 <MX_USART1_UART_Init+0x58>)
 800474c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004750:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004752:	4b11      	ldr	r3, [pc, #68]	; (8004798 <MX_USART1_UART_Init+0x58>)
 8004754:	2200      	movs	r2, #0
 8004756:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004758:	4b0f      	ldr	r3, [pc, #60]	; (8004798 <MX_USART1_UART_Init+0x58>)
 800475a:	2200      	movs	r2, #0
 800475c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800475e:	4b0e      	ldr	r3, [pc, #56]	; (8004798 <MX_USART1_UART_Init+0x58>)
 8004760:	2200      	movs	r2, #0
 8004762:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004764:	4b0c      	ldr	r3, [pc, #48]	; (8004798 <MX_USART1_UART_Init+0x58>)
 8004766:	220c      	movs	r2, #12
 8004768:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800476a:	4b0b      	ldr	r3, [pc, #44]	; (8004798 <MX_USART1_UART_Init+0x58>)
 800476c:	2200      	movs	r2, #0
 800476e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004770:	4b09      	ldr	r3, [pc, #36]	; (8004798 <MX_USART1_UART_Init+0x58>)
 8004772:	2200      	movs	r2, #0
 8004774:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004776:	4b08      	ldr	r3, [pc, #32]	; (8004798 <MX_USART1_UART_Init+0x58>)
 8004778:	2200      	movs	r2, #0
 800477a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800477c:	4b06      	ldr	r3, [pc, #24]	; (8004798 <MX_USART1_UART_Init+0x58>)
 800477e:	2200      	movs	r2, #0
 8004780:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004782:	4805      	ldr	r0, [pc, #20]	; (8004798 <MX_USART1_UART_Init+0x58>)
 8004784:	f007 f99e 	bl	800bac4 <HAL_UART_Init>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d001      	beq.n	8004792 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800478e:	f000 fa63 	bl	8004c58 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004792:	bf00      	nop
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	20000238 	.word	0x20000238
 800479c:	40013800 	.word	0x40013800

080047a0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80047a4:	4b14      	ldr	r3, [pc, #80]	; (80047f8 <MX_USART3_UART_Init+0x58>)
 80047a6:	4a15      	ldr	r2, [pc, #84]	; (80047fc <MX_USART3_UART_Init+0x5c>)
 80047a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80047aa:	4b13      	ldr	r3, [pc, #76]	; (80047f8 <MX_USART3_UART_Init+0x58>)
 80047ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80047b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80047b2:	4b11      	ldr	r3, [pc, #68]	; (80047f8 <MX_USART3_UART_Init+0x58>)
 80047b4:	2200      	movs	r2, #0
 80047b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80047b8:	4b0f      	ldr	r3, [pc, #60]	; (80047f8 <MX_USART3_UART_Init+0x58>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80047be:	4b0e      	ldr	r3, [pc, #56]	; (80047f8 <MX_USART3_UART_Init+0x58>)
 80047c0:	2200      	movs	r2, #0
 80047c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80047c4:	4b0c      	ldr	r3, [pc, #48]	; (80047f8 <MX_USART3_UART_Init+0x58>)
 80047c6:	220c      	movs	r2, #12
 80047c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80047ca:	4b0b      	ldr	r3, [pc, #44]	; (80047f8 <MX_USART3_UART_Init+0x58>)
 80047cc:	2200      	movs	r2, #0
 80047ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80047d0:	4b09      	ldr	r3, [pc, #36]	; (80047f8 <MX_USART3_UART_Init+0x58>)
 80047d2:	2200      	movs	r2, #0
 80047d4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80047d6:	4b08      	ldr	r3, [pc, #32]	; (80047f8 <MX_USART3_UART_Init+0x58>)
 80047d8:	2200      	movs	r2, #0
 80047da:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80047dc:	4b06      	ldr	r3, [pc, #24]	; (80047f8 <MX_USART3_UART_Init+0x58>)
 80047de:	2200      	movs	r2, #0
 80047e0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80047e2:	4805      	ldr	r0, [pc, #20]	; (80047f8 <MX_USART3_UART_Init+0x58>)
 80047e4:	f007 f96e 	bl	800bac4 <HAL_UART_Init>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d001      	beq.n	80047f2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80047ee:	f000 fa33 	bl	8004c58 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80047f2:	bf00      	nop
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	200002bc 	.word	0x200002bc
 80047fc:	40004800 	.word	0x40004800

08004800 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8004804:	4b14      	ldr	r3, [pc, #80]	; (8004858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004806:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800480a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800480c:	4b12      	ldr	r3, [pc, #72]	; (8004858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800480e:	2206      	movs	r2, #6
 8004810:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8004812:	4b11      	ldr	r3, [pc, #68]	; (8004858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004814:	2202      	movs	r2, #2
 8004816:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8004818:	4b0f      	ldr	r3, [pc, #60]	; (8004858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800481a:	2202      	movs	r2, #2
 800481c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800481e:	4b0e      	ldr	r3, [pc, #56]	; (8004858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004820:	2200      	movs	r2, #0
 8004822:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8004824:	4b0c      	ldr	r3, [pc, #48]	; (8004858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004826:	2200      	movs	r2, #0
 8004828:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800482a:	4b0b      	ldr	r3, [pc, #44]	; (8004858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800482c:	2200      	movs	r2, #0
 800482e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8004830:	4b09      	ldr	r3, [pc, #36]	; (8004858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004832:	2200      	movs	r2, #0
 8004834:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8004836:	4b08      	ldr	r3, [pc, #32]	; (8004858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004838:	2200      	movs	r2, #0
 800483a:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800483c:	4b06      	ldr	r3, [pc, #24]	; (8004858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800483e:	2200      	movs	r2, #0
 8004840:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8004842:	4805      	ldr	r0, [pc, #20]	; (8004858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004844:	f003 fbfd 	bl	8008042 <HAL_PCD_Init>
 8004848:	4603      	mov	r3, r0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d001      	beq.n	8004852 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800484e:	f000 fa03 	bl	8004c58 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8004852:	bf00      	nop
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	20000340 	.word	0x20000340

0800485c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b08a      	sub	sp, #40	; 0x28
 8004860:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004862:	f107 0314 	add.w	r3, r7, #20
 8004866:	2200      	movs	r2, #0
 8004868:	601a      	str	r2, [r3, #0]
 800486a:	605a      	str	r2, [r3, #4]
 800486c:	609a      	str	r2, [r3, #8]
 800486e:	60da      	str	r2, [r3, #12]
 8004870:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004872:	4bbd      	ldr	r3, [pc, #756]	; (8004b68 <MX_GPIO_Init+0x30c>)
 8004874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004876:	4abc      	ldr	r2, [pc, #752]	; (8004b68 <MX_GPIO_Init+0x30c>)
 8004878:	f043 0310 	orr.w	r3, r3, #16
 800487c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800487e:	4bba      	ldr	r3, [pc, #744]	; (8004b68 <MX_GPIO_Init+0x30c>)
 8004880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004882:	f003 0310 	and.w	r3, r3, #16
 8004886:	613b      	str	r3, [r7, #16]
 8004888:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800488a:	4bb7      	ldr	r3, [pc, #732]	; (8004b68 <MX_GPIO_Init+0x30c>)
 800488c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800488e:	4ab6      	ldr	r2, [pc, #728]	; (8004b68 <MX_GPIO_Init+0x30c>)
 8004890:	f043 0304 	orr.w	r3, r3, #4
 8004894:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004896:	4bb4      	ldr	r3, [pc, #720]	; (8004b68 <MX_GPIO_Init+0x30c>)
 8004898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800489a:	f003 0304 	and.w	r3, r3, #4
 800489e:	60fb      	str	r3, [r7, #12]
 80048a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80048a2:	4bb1      	ldr	r3, [pc, #708]	; (8004b68 <MX_GPIO_Init+0x30c>)
 80048a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048a6:	4ab0      	ldr	r2, [pc, #704]	; (8004b68 <MX_GPIO_Init+0x30c>)
 80048a8:	f043 0301 	orr.w	r3, r3, #1
 80048ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048ae:	4bae      	ldr	r3, [pc, #696]	; (8004b68 <MX_GPIO_Init+0x30c>)
 80048b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048b2:	f003 0301 	and.w	r3, r3, #1
 80048b6:	60bb      	str	r3, [r7, #8]
 80048b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80048ba:	4bab      	ldr	r3, [pc, #684]	; (8004b68 <MX_GPIO_Init+0x30c>)
 80048bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048be:	4aaa      	ldr	r2, [pc, #680]	; (8004b68 <MX_GPIO_Init+0x30c>)
 80048c0:	f043 0302 	orr.w	r3, r3, #2
 80048c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048c6:	4ba8      	ldr	r3, [pc, #672]	; (8004b68 <MX_GPIO_Init+0x30c>)
 80048c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	607b      	str	r3, [r7, #4]
 80048d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80048d2:	4ba5      	ldr	r3, [pc, #660]	; (8004b68 <MX_GPIO_Init+0x30c>)
 80048d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048d6:	4aa4      	ldr	r2, [pc, #656]	; (8004b68 <MX_GPIO_Init+0x30c>)
 80048d8:	f043 0308 	orr.w	r3, r3, #8
 80048dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048de:	4ba2      	ldr	r3, [pc, #648]	; (8004b68 <MX_GPIO_Init+0x30c>)
 80048e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048e2:	f003 0308 	and.w	r3, r3, #8
 80048e6:	603b      	str	r3, [r7, #0]
 80048e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 80048ea:	2200      	movs	r2, #0
 80048ec:	f44f 718a 	mov.w	r1, #276	; 0x114
 80048f0:	489e      	ldr	r0, [pc, #632]	; (8004b6c <MX_GPIO_Init+0x310>)
 80048f2:	f002 fd05 	bl	8007300 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 80048f6:	2200      	movs	r2, #0
 80048f8:	f248 1104 	movw	r1, #33028	; 0x8104
 80048fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004900:	f002 fcfe 	bl	8007300 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8004904:	2200      	movs	r2, #0
 8004906:	f24f 0114 	movw	r1, #61460	; 0xf014
 800490a:	4899      	ldr	r0, [pc, #612]	; (8004b70 <MX_GPIO_Init+0x314>)
 800490c:	f002 fcf8 	bl	8007300 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8004910:	2200      	movs	r2, #0
 8004912:	f241 0181 	movw	r1, #4225	; 0x1081
 8004916:	4897      	ldr	r0, [pc, #604]	; (8004b74 <MX_GPIO_Init+0x318>)
 8004918:	f002 fcf2 	bl	8007300 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 800491c:	2201      	movs	r2, #1
 800491e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004922:	4894      	ldr	r0, [pc, #592]	; (8004b74 <MX_GPIO_Init+0x318>)
 8004924:	f002 fcec 	bl	8007300 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8004928:	2200      	movs	r2, #0
 800492a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800492e:	4892      	ldr	r0, [pc, #584]	; (8004b78 <MX_GPIO_Init+0x31c>)
 8004930:	f002 fce6 	bl	8007300 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8004934:	2201      	movs	r2, #1
 8004936:	2120      	movs	r1, #32
 8004938:	488d      	ldr	r0, [pc, #564]	; (8004b70 <MX_GPIO_Init+0x314>)
 800493a:	f002 fce1 	bl	8007300 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 800493e:	2201      	movs	r2, #1
 8004940:	2101      	movs	r1, #1
 8004942:	488a      	ldr	r0, [pc, #552]	; (8004b6c <MX_GPIO_Init+0x310>)
 8004944:	f002 fcdc 	bl	8007300 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8004948:	f240 1315 	movw	r3, #277	; 0x115
 800494c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800494e:	2301      	movs	r3, #1
 8004950:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004952:	2300      	movs	r3, #0
 8004954:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004956:	2300      	movs	r3, #0
 8004958:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800495a:	f107 0314 	add.w	r3, r7, #20
 800495e:	4619      	mov	r1, r3
 8004960:	4882      	ldr	r0, [pc, #520]	; (8004b6c <MX_GPIO_Init+0x310>)
 8004962:	f002 fa17 	bl	8006d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8004966:	236a      	movs	r3, #106	; 0x6a
 8004968:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800496a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800496e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004970:	2300      	movs	r3, #0
 8004972:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004974:	f107 0314 	add.w	r3, r7, #20
 8004978:	4619      	mov	r1, r3
 800497a:	487c      	ldr	r0, [pc, #496]	; (8004b6c <MX_GPIO_Init+0x310>)
 800497c:	f002 fa0a 	bl	8006d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8004980:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004984:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004986:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800498a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800498c:	2300      	movs	r3, #0
 800498e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8004990:	f107 0314 	add.w	r3, r7, #20
 8004994:	4619      	mov	r1, r3
 8004996:	4878      	ldr	r0, [pc, #480]	; (8004b78 <MX_GPIO_Init+0x31c>)
 8004998:	f002 f9fc 	bl	8006d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 800499c:	233f      	movs	r3, #63	; 0x3f
 800499e:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80049a0:	230b      	movs	r3, #11
 80049a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049a4:	2300      	movs	r3, #0
 80049a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80049a8:	f107 0314 	add.w	r3, r7, #20
 80049ac:	4619      	mov	r1, r3
 80049ae:	4872      	ldr	r0, [pc, #456]	; (8004b78 <MX_GPIO_Init+0x31c>)
 80049b0:	f002 f9f0 	bl	8006d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 80049b4:	2303      	movs	r3, #3
 80049b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049b8:	2302      	movs	r3, #2
 80049ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049bc:	2300      	movs	r3, #0
 80049be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049c0:	2303      	movs	r3, #3
 80049c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80049c4:	2308      	movs	r3, #8
 80049c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049c8:	f107 0314 	add.w	r3, r7, #20
 80049cc:	4619      	mov	r1, r3
 80049ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049d2:	f002 f9df 	bl	8006d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 80049d6:	f248 1304 	movw	r3, #33028	; 0x8104
 80049da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049dc:	2301      	movs	r3, #1
 80049de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049e0:	2300      	movs	r3, #0
 80049e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049e4:	2300      	movs	r3, #0
 80049e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049e8:	f107 0314 	add.w	r3, r7, #20
 80049ec:	4619      	mov	r1, r3
 80049ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049f2:	f002 f9cf 	bl	8006d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 80049f6:	2310      	movs	r3, #16
 80049f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80049fa:	230b      	movs	r3, #11
 80049fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049fe:	2300      	movs	r3, #0
 8004a00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8004a02:	f107 0314 	add.w	r3, r7, #20
 8004a06:	4619      	mov	r1, r3
 8004a08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a0c:	f002 f9c2 	bl	8006d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8004a10:	23e0      	movs	r3, #224	; 0xe0
 8004a12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a14:	2302      	movs	r3, #2
 8004a16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004a20:	2305      	movs	r3, #5
 8004a22:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a24:	f107 0314 	add.w	r3, r7, #20
 8004a28:	4619      	mov	r1, r3
 8004a2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a2e:	f002 f9b1 	bl	8006d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8004a32:	2301      	movs	r3, #1
 8004a34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004a36:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004a3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8004a40:	f107 0314 	add.w	r3, r7, #20
 8004a44:	4619      	mov	r1, r3
 8004a46:	484a      	ldr	r0, [pc, #296]	; (8004b70 <MX_GPIO_Init+0x314>)
 8004a48:	f002 f9a4 	bl	8006d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8004a4c:	2302      	movs	r3, #2
 8004a4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004a50:	230b      	movs	r3, #11
 8004a52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a54:	2300      	movs	r3, #0
 8004a56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8004a58:	f107 0314 	add.w	r3, r7, #20
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	4844      	ldr	r0, [pc, #272]	; (8004b70 <MX_GPIO_Init+0x314>)
 8004a60:	f002 f998 	bl	8006d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8004a64:	f24f 0334 	movw	r3, #61492	; 0xf034
 8004a68:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a72:	2300      	movs	r3, #0
 8004a74:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a76:	f107 0314 	add.w	r3, r7, #20
 8004a7a:	4619      	mov	r1, r3
 8004a7c:	483c      	ldr	r0, [pc, #240]	; (8004b70 <MX_GPIO_Init+0x314>)
 8004a7e:	f002 f989 	bl	8006d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8004a82:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8004a86:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004a88:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004a8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004a92:	f107 0314 	add.w	r3, r7, #20
 8004a96:	4619      	mov	r1, r3
 8004a98:	4836      	ldr	r0, [pc, #216]	; (8004b74 <MX_GPIO_Init+0x318>)
 8004a9a:	f002 f97b 	bl	8006d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8004a9e:	f243 0381 	movw	r3, #12417	; 0x3081
 8004aa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004aac:	2300      	movs	r3, #0
 8004aae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004ab0:	f107 0314 	add.w	r3, r7, #20
 8004ab4:	4619      	mov	r1, r3
 8004ab6:	482f      	ldr	r0, [pc, #188]	; (8004b74 <MX_GPIO_Init+0x318>)
 8004ab8:	f002 f96c 	bl	8006d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8004abc:	f44f 7310 	mov.w	r3, #576	; 0x240
 8004ac0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004aca:	2300      	movs	r3, #0
 8004acc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ace:	f107 0314 	add.w	r3, r7, #20
 8004ad2:	4619      	mov	r1, r3
 8004ad4:	4828      	ldr	r0, [pc, #160]	; (8004b78 <MX_GPIO_Init+0x31c>)
 8004ad6:	f002 f95d 	bl	8006d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8004ada:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004ade:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004ae0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004ae4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004aea:	f107 0314 	add.w	r3, r7, #20
 8004aee:	4619      	mov	r1, r3
 8004af0:	4821      	ldr	r0, [pc, #132]	; (8004b78 <MX_GPIO_Init+0x31c>)
 8004af2:	f002 f94f 	bl	8006d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8004af6:	2302      	movs	r3, #2
 8004af8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004afa:	2302      	movs	r3, #2
 8004afc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004afe:	2300      	movs	r3, #0
 8004b00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b02:	2303      	movs	r3, #3
 8004b04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004b06:	2305      	movs	r3, #5
 8004b08:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8004b0a:	f107 0314 	add.w	r3, r7, #20
 8004b0e:	4619      	mov	r1, r3
 8004b10:	4818      	ldr	r0, [pc, #96]	; (8004b74 <MX_GPIO_Init+0x318>)
 8004b12:	f002 f93f 	bl	8006d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8004b16:	2378      	movs	r3, #120	; 0x78
 8004b18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b1a:	2302      	movs	r3, #2
 8004b1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b22:	2303      	movs	r3, #3
 8004b24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004b26:	2307      	movs	r3, #7
 8004b28:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b2a:	f107 0314 	add.w	r3, r7, #20
 8004b2e:	4619      	mov	r1, r3
 8004b30:	4810      	ldr	r0, [pc, #64]	; (8004b74 <MX_GPIO_Init+0x318>)
 8004b32:	f002 f92f 	bl	8006d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8004b36:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004b3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b3c:	2312      	movs	r3, #18
 8004b3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b40:	2300      	movs	r3, #0
 8004b42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b44:	2303      	movs	r3, #3
 8004b46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004b48:	2304      	movs	r3, #4
 8004b4a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b4c:	f107 0314 	add.w	r3, r7, #20
 8004b50:	4619      	mov	r1, r3
 8004b52:	4807      	ldr	r0, [pc, #28]	; (8004b70 <MX_GPIO_Init+0x314>)
 8004b54:	f002 f91e 	bl	8006d94 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004b58:	2200      	movs	r2, #0
 8004b5a:	2100      	movs	r1, #0
 8004b5c:	2017      	movs	r0, #23
 8004b5e:	f001 ff94 	bl	8006a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004b62:	2017      	movs	r0, #23
 8004b64:	e00a      	b.n	8004b7c <MX_GPIO_Init+0x320>
 8004b66:	bf00      	nop
 8004b68:	40021000 	.word	0x40021000
 8004b6c:	48001000 	.word	0x48001000
 8004b70:	48000400 	.word	0x48000400
 8004b74:	48000c00 	.word	0x48000c00
 8004b78:	48000800 	.word	0x48000800
 8004b7c:	f001 ffa1 	bl	8006ac2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004b80:	2200      	movs	r2, #0
 8004b82:	2100      	movs	r1, #0
 8004b84:	2028      	movs	r0, #40	; 0x28
 8004b86:	f001 ff80 	bl	8006a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004b8a:	2028      	movs	r0, #40	; 0x28
 8004b8c:	f001 ff99 	bl	8006ac2 <HAL_NVIC_EnableIRQ>

}
 8004b90:	bf00      	nop
 8004b92:	3728      	adds	r7, #40	; 0x28
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <MEMS_Init>:

/* USER CODE BEGIN 4 */
static void MEMS_Init(void)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b08a      	sub	sp, #40	; 0x28
 8004b9c:	af00      	add	r7, sp, #0
  LSM6DSL_IO_t io_ctx;
  uint8_t id;
  LSM6DSL_AxesRaw_t axes;

  /* Link I2C functions to the LSM6DSL driver */
  io_ctx.BusType     = LSM6DSL_I2C_BUS;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	617b      	str	r3, [r7, #20]
  io_ctx.Address     = LSM6DSL_I2C_ADD_L;
 8004ba2:	23d5      	movs	r3, #213	; 0xd5
 8004ba4:	763b      	strb	r3, [r7, #24]
  io_ctx.Init        = BSP_I2C2_Init;
 8004ba6:	4b1b      	ldr	r3, [pc, #108]	; (8004c14 <MEMS_Init+0x7c>)
 8004ba8:	60fb      	str	r3, [r7, #12]
  io_ctx.DeInit      = BSP_I2C2_DeInit;
 8004baa:	4b1b      	ldr	r3, [pc, #108]	; (8004c18 <MEMS_Init+0x80>)
 8004bac:	613b      	str	r3, [r7, #16]
  io_ctx.ReadReg     = BSP_I2C2_ReadReg;
 8004bae:	4b1b      	ldr	r3, [pc, #108]	; (8004c1c <MEMS_Init+0x84>)
 8004bb0:	623b      	str	r3, [r7, #32]
  io_ctx.WriteReg    = BSP_I2C2_WriteReg;
 8004bb2:	4b1b      	ldr	r3, [pc, #108]	; (8004c20 <MEMS_Init+0x88>)
 8004bb4:	61fb      	str	r3, [r7, #28]
  io_ctx.GetTick     = BSP_GetTick;
 8004bb6:	4b1b      	ldr	r3, [pc, #108]	; (8004c24 <MEMS_Init+0x8c>)
 8004bb8:	627b      	str	r3, [r7, #36]	; 0x24
  LSM6DSL_RegisterBusIO(&MotionSensor, &io_ctx);
 8004bba:	f107 030c 	add.w	r3, r7, #12
 8004bbe:	4619      	mov	r1, r3
 8004bc0:	4819      	ldr	r0, [pc, #100]	; (8004c28 <MEMS_Init+0x90>)
 8004bc2:	f000 fe45 	bl	8005850 <LSM6DSL_RegisterBusIO>

  /* Read the LSM6DSL WHO_AM_I register */
  LSM6DSL_ReadID(&MotionSensor, &id);
 8004bc6:	f107 030b 	add.w	r3, r7, #11
 8004bca:	4619      	mov	r1, r3
 8004bcc:	4816      	ldr	r0, [pc, #88]	; (8004c28 <MEMS_Init+0x90>)
 8004bce:	f000 ff0e 	bl	80059ee <LSM6DSL_ReadID>
  if (id != LSM6DSL_ID) {
 8004bd2:	7afb      	ldrb	r3, [r7, #11]
 8004bd4:	2b6a      	cmp	r3, #106	; 0x6a
 8004bd6:	d001      	beq.n	8004bdc <MEMS_Init+0x44>
    Error_Handler();
 8004bd8:	f000 f83e 	bl	8004c58 <Error_Handler>
  }

  /* Initialize the LSM6DSL sensor */
  LSM6DSL_Init(&MotionSensor);
 8004bdc:	4812      	ldr	r0, [pc, #72]	; (8004c28 <MEMS_Init+0x90>)
 8004bde:	f000 fe9d 	bl	800591c <LSM6DSL_Init>

  /* Configure the LSM6DSL accelerometer (ODR, scale and interrupt) */
  LSM6DSL_ACC_SetOutputDataRate(&MotionSensor, 26.0f); /* 26 Hz */
 8004be2:	eeb3 0a0a 	vmov.f32	s0, #58	; 0x41d00000  26.0
 8004be6:	4810      	ldr	r0, [pc, #64]	; (8004c28 <MEMS_Init+0x90>)
 8004be8:	f000 ff82 	bl	8005af0 <LSM6DSL_ACC_SetOutputDataRate>
  LSM6DSL_ACC_SetFullScale(&MotionSensor, 4);          /* [-4000mg; +4000mg] */
 8004bec:	2104      	movs	r1, #4
 8004bee:	480e      	ldr	r0, [pc, #56]	; (8004c28 <MEMS_Init+0x90>)
 8004bf0:	f000 ff9a 	bl	8005b28 <LSM6DSL_ACC_SetFullScale>
  LSM6DSL_ACC_Set_INT1_DRDY(&MotionSensor, ENABLE);    /* Enable DRDY */
 8004bf4:	2101      	movs	r1, #1
 8004bf6:	480c      	ldr	r0, [pc, #48]	; (8004c28 <MEMS_Init+0x90>)
 8004bf8:	f001 f854 	bl	8005ca4 <LSM6DSL_ACC_Set_INT1_DRDY>
  LSM6DSL_ACC_GetAxesRaw(&MotionSensor, &axes);        /* Clear DRDY */
 8004bfc:	1d3b      	adds	r3, r7, #4
 8004bfe:	4619      	mov	r1, r3
 8004c00:	4809      	ldr	r0, [pc, #36]	; (8004c28 <MEMS_Init+0x90>)
 8004c02:	f000 ffb9 	bl	8005b78 <LSM6DSL_ACC_GetAxesRaw>

  /* Start the LSM6DSL accelerometer */
  LSM6DSL_ACC_Enable(&MotionSensor);
 8004c06:	4808      	ldr	r0, [pc, #32]	; (8004c28 <MEMS_Init+0x90>)
 8004c08:	f000 ff07 	bl	8005a1a <LSM6DSL_ACC_Enable>
}
 8004c0c:	bf00      	nop
 8004c0e:	3728      	adds	r7, #40	; 0x28
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	0800552d 	.word	0x0800552d
 8004c18:	080055a9 	.word	0x080055a9
 8004c1c:	0800565d 	.word	0x0800565d
 8004c20:	080055f9 	.word	0x080055f9
 8004c24:	080056c1 	.word	0x080056c1
 8004c28:	2000084c 	.word	0x2000084c

08004c2c <_write>:
//    dataRdyIntReceived++;
//  }
//}

int _write(int fd, char * ptr, int len)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b084      	sub	sp, #16
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	60f8      	str	r0, [r7, #12]
 8004c34:	60b9      	str	r1, [r7, #8]
 8004c36:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	b29a      	uxth	r2, r3
 8004c3c:	f04f 33ff 	mov.w	r3, #4294967295
 8004c40:	68b9      	ldr	r1, [r7, #8]
 8004c42:	4804      	ldr	r0, [pc, #16]	; (8004c54 <_write+0x28>)
 8004c44:	f006 ff8c 	bl	800bb60 <HAL_UART_Transmit>
  return len;
 8004c48:	687b      	ldr	r3, [r7, #4]
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3710      	adds	r7, #16
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	20000238 	.word	0x20000238

08004c58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004c5c:	b672      	cpsid	i
}
 8004c5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8004c60:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004c64:	4803      	ldr	r0, [pc, #12]	; (8004c74 <Error_Handler+0x1c>)
 8004c66:	f002 fb63 	bl	8007330 <HAL_GPIO_TogglePin>
	  HAL_Delay(50); /* wait 500 ms */
 8004c6a:	2032      	movs	r0, #50	; 0x32
 8004c6c:	f001 fe0e 	bl	800688c <HAL_Delay>
	  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8004c70:	e7f6      	b.n	8004c60 <Error_Handler+0x8>
 8004c72:	bf00      	nop
 8004c74:	48000400 	.word	0x48000400

08004c78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b083      	sub	sp, #12
 8004c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c7e:	4b0f      	ldr	r3, [pc, #60]	; (8004cbc <HAL_MspInit+0x44>)
 8004c80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c82:	4a0e      	ldr	r2, [pc, #56]	; (8004cbc <HAL_MspInit+0x44>)
 8004c84:	f043 0301 	orr.w	r3, r3, #1
 8004c88:	6613      	str	r3, [r2, #96]	; 0x60
 8004c8a:	4b0c      	ldr	r3, [pc, #48]	; (8004cbc <HAL_MspInit+0x44>)
 8004c8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c8e:	f003 0301 	and.w	r3, r3, #1
 8004c92:	607b      	str	r3, [r7, #4]
 8004c94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004c96:	4b09      	ldr	r3, [pc, #36]	; (8004cbc <HAL_MspInit+0x44>)
 8004c98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c9a:	4a08      	ldr	r2, [pc, #32]	; (8004cbc <HAL_MspInit+0x44>)
 8004c9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ca0:	6593      	str	r3, [r2, #88]	; 0x58
 8004ca2:	4b06      	ldr	r3, [pc, #24]	; (8004cbc <HAL_MspInit+0x44>)
 8004ca4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ca6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004caa:	603b      	str	r3, [r7, #0]
 8004cac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004cae:	bf00      	nop
 8004cb0:	370c      	adds	r7, #12
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr
 8004cba:	bf00      	nop
 8004cbc:	40021000 	.word	0x40021000

08004cc0 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b0ac      	sub	sp, #176	; 0xb0
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cc8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004ccc:	2200      	movs	r2, #0
 8004cce:	601a      	str	r2, [r3, #0]
 8004cd0:	605a      	str	r2, [r3, #4]
 8004cd2:	609a      	str	r2, [r3, #8]
 8004cd4:	60da      	str	r2, [r3, #12]
 8004cd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004cd8:	f107 0314 	add.w	r3, r7, #20
 8004cdc:	2288      	movs	r2, #136	; 0x88
 8004cde:	2100      	movs	r1, #0
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f007 ff55 	bl	800cb90 <memset>
  if(DFSDM1_Init == 0)
 8004ce6:	4b25      	ldr	r3, [pc, #148]	; (8004d7c <HAL_DFSDM_ChannelMspInit+0xbc>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d142      	bne.n	8004d74 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8004cee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004cf2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004cfa:	f107 0314 	add.w	r3, r7, #20
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f004 fa28 	bl	8009154 <HAL_RCCEx_PeriphCLKConfig>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d001      	beq.n	8004d0e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8004d0a:	f7ff ffa5 	bl	8004c58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8004d0e:	4b1c      	ldr	r3, [pc, #112]	; (8004d80 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8004d10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d12:	4a1b      	ldr	r2, [pc, #108]	; (8004d80 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8004d14:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004d18:	6613      	str	r3, [r2, #96]	; 0x60
 8004d1a:	4b19      	ldr	r3, [pc, #100]	; (8004d80 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8004d1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d22:	613b      	str	r3, [r7, #16]
 8004d24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004d26:	4b16      	ldr	r3, [pc, #88]	; (8004d80 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8004d28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d2a:	4a15      	ldr	r2, [pc, #84]	; (8004d80 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8004d2c:	f043 0310 	orr.w	r3, r3, #16
 8004d30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004d32:	4b13      	ldr	r3, [pc, #76]	; (8004d80 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8004d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d36:	f003 0310 	and.w	r3, r3, #16
 8004d3a:	60fb      	str	r3, [r7, #12]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8004d3e:	f44f 7320 	mov.w	r3, #640	; 0x280
 8004d42:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d46:	2302      	movs	r3, #2
 8004d48:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d52:	2300      	movs	r3, #0
 8004d54:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8004d58:	2306      	movs	r3, #6
 8004d5a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004d5e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004d62:	4619      	mov	r1, r3
 8004d64:	4807      	ldr	r0, [pc, #28]	; (8004d84 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8004d66:	f002 f815 	bl	8006d94 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8004d6a:	4b04      	ldr	r3, [pc, #16]	; (8004d7c <HAL_DFSDM_ChannelMspInit+0xbc>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	3301      	adds	r3, #1
 8004d70:	4a02      	ldr	r2, [pc, #8]	; (8004d7c <HAL_DFSDM_ChannelMspInit+0xbc>)
 8004d72:	6013      	str	r3, [r2, #0]
  }

}
 8004d74:	bf00      	nop
 8004d76:	37b0      	adds	r7, #176	; 0xb0
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	20000880 	.word	0x20000880
 8004d80:	40021000 	.word	0x40021000
 8004d84:	48001000 	.word	0x48001000

08004d88 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b08a      	sub	sp, #40	; 0x28
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d90:	f107 0314 	add.w	r3, r7, #20
 8004d94:	2200      	movs	r2, #0
 8004d96:	601a      	str	r2, [r3, #0]
 8004d98:	605a      	str	r2, [r3, #4]
 8004d9a:	609a      	str	r2, [r3, #8]
 8004d9c:	60da      	str	r2, [r3, #12]
 8004d9e:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a17      	ldr	r2, [pc, #92]	; (8004e04 <HAL_QSPI_MspInit+0x7c>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d128      	bne.n	8004dfc <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8004daa:	4b17      	ldr	r3, [pc, #92]	; (8004e08 <HAL_QSPI_MspInit+0x80>)
 8004dac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dae:	4a16      	ldr	r2, [pc, #88]	; (8004e08 <HAL_QSPI_MspInit+0x80>)
 8004db0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004db4:	6513      	str	r3, [r2, #80]	; 0x50
 8004db6:	4b14      	ldr	r3, [pc, #80]	; (8004e08 <HAL_QSPI_MspInit+0x80>)
 8004db8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dbe:	613b      	str	r3, [r7, #16]
 8004dc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004dc2:	4b11      	ldr	r3, [pc, #68]	; (8004e08 <HAL_QSPI_MspInit+0x80>)
 8004dc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dc6:	4a10      	ldr	r2, [pc, #64]	; (8004e08 <HAL_QSPI_MspInit+0x80>)
 8004dc8:	f043 0310 	orr.w	r3, r3, #16
 8004dcc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004dce:	4b0e      	ldr	r3, [pc, #56]	; (8004e08 <HAL_QSPI_MspInit+0x80>)
 8004dd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dd2:	f003 0310 	and.w	r3, r3, #16
 8004dd6:	60fb      	str	r3, [r7, #12]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8004dda:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8004dde:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004de0:	2302      	movs	r3, #2
 8004de2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004de4:	2300      	movs	r3, #0
 8004de6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004de8:	2303      	movs	r3, #3
 8004dea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8004dec:	230a      	movs	r3, #10
 8004dee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004df0:	f107 0314 	add.w	r3, r7, #20
 8004df4:	4619      	mov	r1, r3
 8004df6:	4805      	ldr	r0, [pc, #20]	; (8004e0c <HAL_QSPI_MspInit+0x84>)
 8004df8:	f001 ffcc 	bl	8006d94 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8004dfc:	bf00      	nop
 8004dfe:	3728      	adds	r7, #40	; 0x28
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	a0001000 	.word	0xa0001000
 8004e08:	40021000 	.word	0x40021000
 8004e0c:	48001000 	.word	0x48001000

08004e10 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b08a      	sub	sp, #40	; 0x28
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e18:	f107 0314 	add.w	r3, r7, #20
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	601a      	str	r2, [r3, #0]
 8004e20:	605a      	str	r2, [r3, #4]
 8004e22:	609a      	str	r2, [r3, #8]
 8004e24:	60da      	str	r2, [r3, #12]
 8004e26:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a17      	ldr	r2, [pc, #92]	; (8004e8c <HAL_SPI_MspInit+0x7c>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d128      	bne.n	8004e84 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004e32:	4b17      	ldr	r3, [pc, #92]	; (8004e90 <HAL_SPI_MspInit+0x80>)
 8004e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e36:	4a16      	ldr	r2, [pc, #88]	; (8004e90 <HAL_SPI_MspInit+0x80>)
 8004e38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e3c:	6593      	str	r3, [r2, #88]	; 0x58
 8004e3e:	4b14      	ldr	r3, [pc, #80]	; (8004e90 <HAL_SPI_MspInit+0x80>)
 8004e40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e42:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e46:	613b      	str	r3, [r7, #16]
 8004e48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004e4a:	4b11      	ldr	r3, [pc, #68]	; (8004e90 <HAL_SPI_MspInit+0x80>)
 8004e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e4e:	4a10      	ldr	r2, [pc, #64]	; (8004e90 <HAL_SPI_MspInit+0x80>)
 8004e50:	f043 0304 	orr.w	r3, r3, #4
 8004e54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e56:	4b0e      	ldr	r3, [pc, #56]	; (8004e90 <HAL_SPI_MspInit+0x80>)
 8004e58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e5a:	f003 0304 	and.w	r3, r3, #4
 8004e5e:	60fb      	str	r3, [r7, #12]
 8004e60:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8004e62:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8004e66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e68:	2302      	movs	r3, #2
 8004e6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e70:	2303      	movs	r3, #3
 8004e72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004e74:	2306      	movs	r3, #6
 8004e76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e78:	f107 0314 	add.w	r3, r7, #20
 8004e7c:	4619      	mov	r1, r3
 8004e7e:	4805      	ldr	r0, [pc, #20]	; (8004e94 <HAL_SPI_MspInit+0x84>)
 8004e80:	f001 ff88 	bl	8006d94 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8004e84:	bf00      	nop
 8004e86:	3728      	adds	r7, #40	; 0x28
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	40003c00 	.word	0x40003c00
 8004e90:	40021000 	.word	0x40021000
 8004e94:	48000800 	.word	0x48000800

08004e98 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a08      	ldr	r2, [pc, #32]	; (8004ec8 <HAL_SPI_MspDeInit+0x30>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d10a      	bne.n	8004ec0 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI3_MspDeInit 0 */

  /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 8004eaa:	4b08      	ldr	r3, [pc, #32]	; (8004ecc <HAL_SPI_MspDeInit+0x34>)
 8004eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004eae:	4a07      	ldr	r2, [pc, #28]	; (8004ecc <HAL_SPI_MspDeInit+0x34>)
 8004eb0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004eb4:	6593      	str	r3, [r2, #88]	; 0x58
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 8004eb6:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8004eba:	4805      	ldr	r0, [pc, #20]	; (8004ed0 <HAL_SPI_MspDeInit+0x38>)
 8004ebc:	f002 f914 	bl	80070e8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 8004ec0:	bf00      	nop
 8004ec2:	3708      	adds	r7, #8
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}
 8004ec8:	40003c00 	.word	0x40003c00
 8004ecc:	40021000 	.word	0x40021000
 8004ed0:	48000800 	.word	0x48000800

08004ed4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b08a      	sub	sp, #40	; 0x28
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004edc:	f107 0314 	add.w	r3, r7, #20
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	601a      	str	r2, [r3, #0]
 8004ee4:	605a      	str	r2, [r3, #4]
 8004ee6:	609a      	str	r2, [r3, #8]
 8004ee8:	60da      	str	r2, [r3, #12]
 8004eea:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ef4:	d130      	bne.n	8004f58 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004ef6:	4b1a      	ldr	r3, [pc, #104]	; (8004f60 <HAL_TIM_Base_MspInit+0x8c>)
 8004ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004efa:	4a19      	ldr	r2, [pc, #100]	; (8004f60 <HAL_TIM_Base_MspInit+0x8c>)
 8004efc:	f043 0301 	orr.w	r3, r3, #1
 8004f00:	6593      	str	r3, [r2, #88]	; 0x58
 8004f02:	4b17      	ldr	r3, [pc, #92]	; (8004f60 <HAL_TIM_Base_MspInit+0x8c>)
 8004f04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	613b      	str	r3, [r7, #16]
 8004f0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f0e:	4b14      	ldr	r3, [pc, #80]	; (8004f60 <HAL_TIM_Base_MspInit+0x8c>)
 8004f10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f12:	4a13      	ldr	r2, [pc, #76]	; (8004f60 <HAL_TIM_Base_MspInit+0x8c>)
 8004f14:	f043 0301 	orr.w	r3, r3, #1
 8004f18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004f1a:	4b11      	ldr	r3, [pc, #68]	; (8004f60 <HAL_TIM_Base_MspInit+0x8c>)
 8004f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f1e:	f003 0301 	and.w	r3, r3, #1
 8004f22:	60fb      	str	r3, [r7, #12]
 8004f24:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = ARD_D4_Pin;
 8004f26:	2308      	movs	r3, #8
 8004f28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f2a:	2302      	movs	r3, #2
 8004f2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f32:	2300      	movs	r3, #0
 8004f34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004f36:	2301      	movs	r3, #1
 8004f38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8004f3a:	f107 0314 	add.w	r3, r7, #20
 8004f3e:	4619      	mov	r1, r3
 8004f40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004f44:	f001 ff26 	bl	8006d94 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004f48:	2200      	movs	r2, #0
 8004f4a:	2100      	movs	r1, #0
 8004f4c:	201c      	movs	r0, #28
 8004f4e:	f001 fd9c 	bl	8006a8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004f52:	201c      	movs	r0, #28
 8004f54:	f001 fdb5 	bl	8006ac2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004f58:	bf00      	nop
 8004f5a:	3728      	adds	r7, #40	; 0x28
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	40021000 	.word	0x40021000

08004f64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b0ae      	sub	sp, #184	; 0xb8
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f6c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004f70:	2200      	movs	r2, #0
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	605a      	str	r2, [r3, #4]
 8004f76:	609a      	str	r2, [r3, #8]
 8004f78:	60da      	str	r2, [r3, #12]
 8004f7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004f7c:	f107 031c 	add.w	r3, r7, #28
 8004f80:	2288      	movs	r2, #136	; 0x88
 8004f82:	2100      	movs	r1, #0
 8004f84:	4618      	mov	r0, r3
 8004f86:	f007 fe03 	bl	800cb90 <memset>
  if(huart->Instance==USART1)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a42      	ldr	r2, [pc, #264]	; (8005098 <HAL_UART_MspInit+0x134>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d13b      	bne.n	800500c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004f94:	2301      	movs	r3, #1
 8004f96:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004f9c:	f107 031c 	add.w	r3, r7, #28
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f004 f8d7 	bl	8009154 <HAL_RCCEx_PeriphCLKConfig>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d001      	beq.n	8004fb0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004fac:	f7ff fe54 	bl	8004c58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004fb0:	4b3a      	ldr	r3, [pc, #232]	; (800509c <HAL_UART_MspInit+0x138>)
 8004fb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fb4:	4a39      	ldr	r2, [pc, #228]	; (800509c <HAL_UART_MspInit+0x138>)
 8004fb6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004fba:	6613      	str	r3, [r2, #96]	; 0x60
 8004fbc:	4b37      	ldr	r3, [pc, #220]	; (800509c <HAL_UART_MspInit+0x138>)
 8004fbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fc4:	61bb      	str	r3, [r7, #24]
 8004fc6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fc8:	4b34      	ldr	r3, [pc, #208]	; (800509c <HAL_UART_MspInit+0x138>)
 8004fca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fcc:	4a33      	ldr	r2, [pc, #204]	; (800509c <HAL_UART_MspInit+0x138>)
 8004fce:	f043 0302 	orr.w	r3, r3, #2
 8004fd2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004fd4:	4b31      	ldr	r3, [pc, #196]	; (800509c <HAL_UART_MspInit+0x138>)
 8004fd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fd8:	f003 0302 	and.w	r3, r3, #2
 8004fdc:	617b      	str	r3, [r7, #20]
 8004fde:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8004fe0:	23c0      	movs	r3, #192	; 0xc0
 8004fe2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fe6:	2302      	movs	r3, #2
 8004fe8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fec:	2300      	movs	r3, #0
 8004fee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004ff8:	2307      	movs	r3, #7
 8004ffa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ffe:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005002:	4619      	mov	r1, r3
 8005004:	4826      	ldr	r0, [pc, #152]	; (80050a0 <HAL_UART_MspInit+0x13c>)
 8005006:	f001 fec5 	bl	8006d94 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800500a:	e040      	b.n	800508e <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a24      	ldr	r2, [pc, #144]	; (80050a4 <HAL_UART_MspInit+0x140>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d13b      	bne.n	800508e <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005016:	2304      	movs	r3, #4
 8005018:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800501a:	2300      	movs	r3, #0
 800501c:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800501e:	f107 031c 	add.w	r3, r7, #28
 8005022:	4618      	mov	r0, r3
 8005024:	f004 f896 	bl	8009154 <HAL_RCCEx_PeriphCLKConfig>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d001      	beq.n	8005032 <HAL_UART_MspInit+0xce>
      Error_Handler();
 800502e:	f7ff fe13 	bl	8004c58 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005032:	4b1a      	ldr	r3, [pc, #104]	; (800509c <HAL_UART_MspInit+0x138>)
 8005034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005036:	4a19      	ldr	r2, [pc, #100]	; (800509c <HAL_UART_MspInit+0x138>)
 8005038:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800503c:	6593      	str	r3, [r2, #88]	; 0x58
 800503e:	4b17      	ldr	r3, [pc, #92]	; (800509c <HAL_UART_MspInit+0x138>)
 8005040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005042:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005046:	613b      	str	r3, [r7, #16]
 8005048:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800504a:	4b14      	ldr	r3, [pc, #80]	; (800509c <HAL_UART_MspInit+0x138>)
 800504c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800504e:	4a13      	ldr	r2, [pc, #76]	; (800509c <HAL_UART_MspInit+0x138>)
 8005050:	f043 0308 	orr.w	r3, r3, #8
 8005054:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005056:	4b11      	ldr	r3, [pc, #68]	; (800509c <HAL_UART_MspInit+0x138>)
 8005058:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800505a:	f003 0308 	and.w	r3, r3, #8
 800505e:	60fb      	str	r3, [r7, #12]
 8005060:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8005062:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005066:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800506a:	2302      	movs	r3, #2
 800506c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005070:	2300      	movs	r3, #0
 8005072:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005076:	2303      	movs	r3, #3
 8005078:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800507c:	2307      	movs	r3, #7
 800507e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005082:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005086:	4619      	mov	r1, r3
 8005088:	4807      	ldr	r0, [pc, #28]	; (80050a8 <HAL_UART_MspInit+0x144>)
 800508a:	f001 fe83 	bl	8006d94 <HAL_GPIO_Init>
}
 800508e:	bf00      	nop
 8005090:	37b8      	adds	r7, #184	; 0xb8
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}
 8005096:	bf00      	nop
 8005098:	40013800 	.word	0x40013800
 800509c:	40021000 	.word	0x40021000
 80050a0:	48000400 	.word	0x48000400
 80050a4:	40004800 	.word	0x40004800
 80050a8:	48000c00 	.word	0x48000c00

080050ac <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b0ac      	sub	sp, #176	; 0xb0
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050b4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80050b8:	2200      	movs	r2, #0
 80050ba:	601a      	str	r2, [r3, #0]
 80050bc:	605a      	str	r2, [r3, #4]
 80050be:	609a      	str	r2, [r3, #8]
 80050c0:	60da      	str	r2, [r3, #12]
 80050c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80050c4:	f107 0314 	add.w	r3, r7, #20
 80050c8:	2288      	movs	r2, #136	; 0x88
 80050ca:	2100      	movs	r1, #0
 80050cc:	4618      	mov	r0, r3
 80050ce:	f007 fd5f 	bl	800cb90 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80050da:	d17c      	bne.n	80051d6 <HAL_PCD_MspInit+0x12a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80050dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80050e0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80050e2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80050e6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80050ea:	2301      	movs	r3, #1
 80050ec:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80050ee:	2301      	movs	r3, #1
 80050f0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80050f2:	2318      	movs	r3, #24
 80050f4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80050f6:	2307      	movs	r3, #7
 80050f8:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80050fa:	2302      	movs	r3, #2
 80050fc:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80050fe:	2302      	movs	r3, #2
 8005100:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8005102:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005106:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005108:	f107 0314 	add.w	r3, r7, #20
 800510c:	4618      	mov	r0, r3
 800510e:	f004 f821 	bl	8009154 <HAL_RCCEx_PeriphCLKConfig>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d001      	beq.n	800511c <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8005118:	f7ff fd9e 	bl	8004c58 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800511c:	4b30      	ldr	r3, [pc, #192]	; (80051e0 <HAL_PCD_MspInit+0x134>)
 800511e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005120:	4a2f      	ldr	r2, [pc, #188]	; (80051e0 <HAL_PCD_MspInit+0x134>)
 8005122:	f043 0301 	orr.w	r3, r3, #1
 8005126:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005128:	4b2d      	ldr	r3, [pc, #180]	; (80051e0 <HAL_PCD_MspInit+0x134>)
 800512a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800512c:	f003 0301 	and.w	r3, r3, #1
 8005130:	613b      	str	r3, [r7, #16]
 8005132:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8005134:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005138:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800513c:	2300      	movs	r3, #0
 800513e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005142:	2300      	movs	r3, #0
 8005144:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8005148:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800514c:	4619      	mov	r1, r3
 800514e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005152:	f001 fe1f 	bl	8006d94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8005156:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800515a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800515e:	2302      	movs	r3, #2
 8005160:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005164:	2300      	movs	r3, #0
 8005166:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800516a:	2303      	movs	r3, #3
 800516c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8005170:	230a      	movs	r3, #10
 8005172:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005176:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800517a:	4619      	mov	r1, r3
 800517c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005180:	f001 fe08 	bl	8006d94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8005184:	4b16      	ldr	r3, [pc, #88]	; (80051e0 <HAL_PCD_MspInit+0x134>)
 8005186:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005188:	4a15      	ldr	r2, [pc, #84]	; (80051e0 <HAL_PCD_MspInit+0x134>)
 800518a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800518e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005190:	4b13      	ldr	r3, [pc, #76]	; (80051e0 <HAL_PCD_MspInit+0x134>)
 8005192:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005194:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005198:	60fb      	str	r3, [r7, #12]
 800519a:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800519c:	4b10      	ldr	r3, [pc, #64]	; (80051e0 <HAL_PCD_MspInit+0x134>)
 800519e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d114      	bne.n	80051d2 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051a8:	4b0d      	ldr	r3, [pc, #52]	; (80051e0 <HAL_PCD_MspInit+0x134>)
 80051aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051ac:	4a0c      	ldr	r2, [pc, #48]	; (80051e0 <HAL_PCD_MspInit+0x134>)
 80051ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051b2:	6593      	str	r3, [r2, #88]	; 0x58
 80051b4:	4b0a      	ldr	r3, [pc, #40]	; (80051e0 <HAL_PCD_MspInit+0x134>)
 80051b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051bc:	60bb      	str	r3, [r7, #8]
 80051be:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80051c0:	f003 f8fc 	bl	80083bc <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80051c4:	4b06      	ldr	r3, [pc, #24]	; (80051e0 <HAL_PCD_MspInit+0x134>)
 80051c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051c8:	4a05      	ldr	r2, [pc, #20]	; (80051e0 <HAL_PCD_MspInit+0x134>)
 80051ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051ce:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80051d0:	e001      	b.n	80051d6 <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 80051d2:	f003 f8f3 	bl	80083bc <HAL_PWREx_EnableVddUSB>
}
 80051d6:	bf00      	nop
 80051d8:	37b0      	adds	r7, #176	; 0xb0
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop
 80051e0:	40021000 	.word	0x40021000

080051e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80051e4:	b480      	push	{r7}
 80051e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80051e8:	e7fe      	b.n	80051e8 <NMI_Handler+0x4>

080051ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80051ea:	b480      	push	{r7}
 80051ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80051ee:	e7fe      	b.n	80051ee <HardFault_Handler+0x4>

080051f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80051f0:	b480      	push	{r7}
 80051f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80051f4:	e7fe      	b.n	80051f4 <MemManage_Handler+0x4>

080051f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80051f6:	b480      	push	{r7}
 80051f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80051fa:	e7fe      	b.n	80051fa <BusFault_Handler+0x4>

080051fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80051fc:	b480      	push	{r7}
 80051fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005200:	e7fe      	b.n	8005200 <UsageFault_Handler+0x4>

08005202 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005202:	b480      	push	{r7}
 8005204:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005206:	bf00      	nop
 8005208:	46bd      	mov	sp, r7
 800520a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520e:	4770      	bx	lr

08005210 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005210:	b480      	push	{r7}
 8005212:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005214:	bf00      	nop
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr

0800521e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800521e:	b480      	push	{r7}
 8005220:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005222:	bf00      	nop
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005230:	f001 fb0c 	bl	800684c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005234:	bf00      	nop
 8005236:	bd80      	pop	{r7, pc}

08005238 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 800523c:	2020      	movs	r0, #32
 800523e:	f002 f891 	bl	8007364 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8005242:	2040      	movs	r0, #64	; 0x40
 8005244:	f002 f88e 	bl	8007364 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8005248:	2080      	movs	r0, #128	; 0x80
 800524a:	f002 f88b 	bl	8007364 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 800524e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005252:	f002 f887 	bl	8007364 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005256:	bf00      	nop
 8005258:	bd80      	pop	{r7, pc}
	...

0800525c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005260:	4802      	ldr	r0, [pc, #8]	; (800526c <TIM2_IRQHandler+0x10>)
 8005262:	f006 f83b 	bl	800b2dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005266:	bf00      	nop
 8005268:	bd80      	pop	{r7, pc}
 800526a:	bf00      	nop
 800526c:	200001ec 	.word	0x200001ec

08005270 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8005274:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005278:	f002 f874 	bl	8007364 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 800527c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005280:	f002 f870 	bl	8007364 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8005284:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005288:	f002 f86c 	bl	8007364 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 800528c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005290:	f002 f868 	bl	8007364 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8005294:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005298:	f002 f864 	bl	8007364 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800529c:	bf00      	nop
 800529e:	bd80      	pop	{r7, pc}

080052a0 <EXTI1_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI1_IRQHandler(void)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80052a4:	2002      	movs	r0, #2
 80052a6:	f002 f85d 	bl	8007364 <HAL_GPIO_EXTI_IRQHandler>
}
 80052aa:	bf00      	nop
 80052ac:	bd80      	pop	{r7, pc}
	...

080052b0 <SPI3_IRQHandler>:


void SPI3_IRQHandler(void){
 80052b0:	b580      	push	{r7, lr}
 80052b2:	af00      	add	r7, sp, #0
	HAL_SPI_IRQHandler(&hspi);
 80052b4:	4802      	ldr	r0, [pc, #8]	; (80052c0 <SPI3_IRQHandler+0x10>)
 80052b6:	f005 fa15 	bl	800a6e4 <HAL_SPI_IRQHandler>
}
 80052ba:	bf00      	nop
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	20000098 	.word	0x20000098

080052c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80052c4:	b480      	push	{r7}
 80052c6:	af00      	add	r7, sp, #0
	return 1;
 80052c8:	2301      	movs	r3, #1
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr

080052d4 <_kill>:

int _kill(int pid, int sig)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b082      	sub	sp, #8
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80052de:	f007 fc0d 	bl	800cafc <__errno>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2216      	movs	r2, #22
 80052e6:	601a      	str	r2, [r3, #0]
	return -1;
 80052e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3708      	adds	r7, #8
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}

080052f4 <_exit>:

void _exit (int status)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b082      	sub	sp, #8
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80052fc:	f04f 31ff 	mov.w	r1, #4294967295
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f7ff ffe7 	bl	80052d4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005306:	e7fe      	b.n	8005306 <_exit+0x12>

08005308 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b086      	sub	sp, #24
 800530c:	af00      	add	r7, sp, #0
 800530e:	60f8      	str	r0, [r7, #12]
 8005310:	60b9      	str	r1, [r7, #8]
 8005312:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005314:	2300      	movs	r3, #0
 8005316:	617b      	str	r3, [r7, #20]
 8005318:	e00a      	b.n	8005330 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800531a:	f3af 8000 	nop.w
 800531e:	4601      	mov	r1, r0
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	1c5a      	adds	r2, r3, #1
 8005324:	60ba      	str	r2, [r7, #8]
 8005326:	b2ca      	uxtb	r2, r1
 8005328:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	3301      	adds	r3, #1
 800532e:	617b      	str	r3, [r7, #20]
 8005330:	697a      	ldr	r2, [r7, #20]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	429a      	cmp	r2, r3
 8005336:	dbf0      	blt.n	800531a <_read+0x12>
	}

return len;
 8005338:	687b      	ldr	r3, [r7, #4]
}
 800533a:	4618      	mov	r0, r3
 800533c:	3718      	adds	r7, #24
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}

08005342 <_close>:
	}
	return len;
}

int _close(int file)
{
 8005342:	b480      	push	{r7}
 8005344:	b083      	sub	sp, #12
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
	return -1;
 800534a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800534e:	4618      	mov	r0, r3
 8005350:	370c      	adds	r7, #12
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr

0800535a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800535a:	b480      	push	{r7}
 800535c:	b083      	sub	sp, #12
 800535e:	af00      	add	r7, sp, #0
 8005360:	6078      	str	r0, [r7, #4]
 8005362:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800536a:	605a      	str	r2, [r3, #4]
	return 0;
 800536c:	2300      	movs	r3, #0
}
 800536e:	4618      	mov	r0, r3
 8005370:	370c      	adds	r7, #12
 8005372:	46bd      	mov	sp, r7
 8005374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005378:	4770      	bx	lr

0800537a <_isatty>:

int _isatty(int file)
{
 800537a:	b480      	push	{r7}
 800537c:	b083      	sub	sp, #12
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
	return 1;
 8005382:	2301      	movs	r3, #1
}
 8005384:	4618      	mov	r0, r3
 8005386:	370c      	adds	r7, #12
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005390:	b480      	push	{r7}
 8005392:	b085      	sub	sp, #20
 8005394:	af00      	add	r7, sp, #0
 8005396:	60f8      	str	r0, [r7, #12]
 8005398:	60b9      	str	r1, [r7, #8]
 800539a:	607a      	str	r2, [r7, #4]
	return 0;
 800539c:	2300      	movs	r3, #0
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3714      	adds	r7, #20
 80053a2:	46bd      	mov	sp, r7
 80053a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a8:	4770      	bx	lr
	...

080053ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b086      	sub	sp, #24
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80053b4:	4a14      	ldr	r2, [pc, #80]	; (8005408 <_sbrk+0x5c>)
 80053b6:	4b15      	ldr	r3, [pc, #84]	; (800540c <_sbrk+0x60>)
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80053c0:	4b13      	ldr	r3, [pc, #76]	; (8005410 <_sbrk+0x64>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d102      	bne.n	80053ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80053c8:	4b11      	ldr	r3, [pc, #68]	; (8005410 <_sbrk+0x64>)
 80053ca:	4a12      	ldr	r2, [pc, #72]	; (8005414 <_sbrk+0x68>)
 80053cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80053ce:	4b10      	ldr	r3, [pc, #64]	; (8005410 <_sbrk+0x64>)
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	4413      	add	r3, r2
 80053d6:	693a      	ldr	r2, [r7, #16]
 80053d8:	429a      	cmp	r2, r3
 80053da:	d207      	bcs.n	80053ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80053dc:	f007 fb8e 	bl	800cafc <__errno>
 80053e0:	4603      	mov	r3, r0
 80053e2:	220c      	movs	r2, #12
 80053e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80053e6:	f04f 33ff 	mov.w	r3, #4294967295
 80053ea:	e009      	b.n	8005400 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80053ec:	4b08      	ldr	r3, [pc, #32]	; (8005410 <_sbrk+0x64>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80053f2:	4b07      	ldr	r3, [pc, #28]	; (8005410 <_sbrk+0x64>)
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	4413      	add	r3, r2
 80053fa:	4a05      	ldr	r2, [pc, #20]	; (8005410 <_sbrk+0x64>)
 80053fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80053fe:	68fb      	ldr	r3, [r7, #12]
}
 8005400:	4618      	mov	r0, r3
 8005402:	3718      	adds	r7, #24
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}
 8005408:	20018000 	.word	0x20018000
 800540c:	00000400 	.word	0x00000400
 8005410:	20000884 	.word	0x20000884
 8005414:	20001218 	.word	0x20001218

08005418 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8005418:	b480      	push	{r7}
 800541a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800541c:	4b06      	ldr	r3, [pc, #24]	; (8005438 <SystemInit+0x20>)
 800541e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005422:	4a05      	ldr	r2, [pc, #20]	; (8005438 <SystemInit+0x20>)
 8005424:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005428:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800542c:	bf00      	nop
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop
 8005438:	e000ed00 	.word	0xe000ed00

0800543c <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b084      	sub	sp, #16
 8005440:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 8005446:	4b0d      	ldr	r3, [pc, #52]	; (800547c <WIFI_Init+0x40>)
 8005448:	9301      	str	r3, [sp, #4]
 800544a:	4b0d      	ldr	r3, [pc, #52]	; (8005480 <WIFI_Init+0x44>)
 800544c:	9300      	str	r3, [sp, #0]
 800544e:	4b0d      	ldr	r3, [pc, #52]	; (8005484 <WIFI_Init+0x48>)
 8005450:	4a0d      	ldr	r2, [pc, #52]	; (8005488 <WIFI_Init+0x4c>)
 8005452:	490e      	ldr	r1, [pc, #56]	; (800548c <WIFI_Init+0x50>)
 8005454:	480e      	ldr	r0, [pc, #56]	; (8005490 <WIFI_Init+0x54>)
 8005456:	f7fe faa1 	bl	800399c <ES_WIFI_RegisterBusIO>
 800545a:	4603      	mov	r3, r0
 800545c:	2b00      	cmp	r3, #0
 800545e:	d107      	bne.n	8005470 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8005460:	480b      	ldr	r0, [pc, #44]	; (8005490 <WIFI_Init+0x54>)
 8005462:	f7fe fa6d 	bl	8003940 <ES_WIFI_Init>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	d101      	bne.n	8005470 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 800546c:	2300      	movs	r3, #0
 800546e:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 8005470:	79fb      	ldrb	r3, [r7, #7]
}
 8005472:	4618      	mov	r0, r3
 8005474:	3708      	adds	r7, #8
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}
 800547a:	bf00      	nop
 800547c:	08003f91 	.word	0x08003f91
 8005480:	08004085 	.word	0x08004085
 8005484:	08004161 	.word	0x08004161
 8005488:	08003e79 	.word	0x08003e79
 800548c:	08003cdd 	.word	0x08003cdd
 8005490:	20000888 	.word	0x20000888

08005494 <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b086      	sub	sp, #24
 8005498:	af00      	add	r7, sp, #0
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	60b9      	str	r1, [r7, #8]
 800549e:	4613      	mov	r3, r2
 80054a0:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 80054a6:	79fb      	ldrb	r3, [r7, #7]
 80054a8:	68ba      	ldr	r2, [r7, #8]
 80054aa:	68f9      	ldr	r1, [r7, #12]
 80054ac:	4809      	ldr	r0, [pc, #36]	; (80054d4 <WIFI_Connect+0x40>)
 80054ae:	f7fe faa9 	bl	8003a04 <ES_WIFI_Connect>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d107      	bne.n	80054c8 <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 80054b8:	4806      	ldr	r0, [pc, #24]	; (80054d4 <WIFI_Connect+0x40>)
 80054ba:	f7fe fb1b 	bl	8003af4 <ES_WIFI_GetNetworkSettings>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d101      	bne.n	80054c8 <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 80054c4:	2300      	movs	r3, #0
 80054c6:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 80054c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3718      	adds	r7, #24
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}
 80054d2:	bf00      	nop
 80054d4:	20000888 	.word	0x20000888

080054d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80054d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005510 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80054dc:	f7ff ff9c 	bl	8005418 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80054e0:	480c      	ldr	r0, [pc, #48]	; (8005514 <LoopForever+0x6>)
  ldr r1, =_edata
 80054e2:	490d      	ldr	r1, [pc, #52]	; (8005518 <LoopForever+0xa>)
  ldr r2, =_sidata
 80054e4:	4a0d      	ldr	r2, [pc, #52]	; (800551c <LoopForever+0xe>)
  movs r3, #0
 80054e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80054e8:	e002      	b.n	80054f0 <LoopCopyDataInit>

080054ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80054ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80054ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80054ee:	3304      	adds	r3, #4

080054f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80054f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80054f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80054f4:	d3f9      	bcc.n	80054ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80054f6:	4a0a      	ldr	r2, [pc, #40]	; (8005520 <LoopForever+0x12>)
  ldr r4, =_ebss
 80054f8:	4c0a      	ldr	r4, [pc, #40]	; (8005524 <LoopForever+0x16>)
  movs r3, #0
 80054fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80054fc:	e001      	b.n	8005502 <LoopFillZerobss>

080054fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80054fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005500:	3204      	adds	r2, #4

08005502 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005502:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005504:	d3fb      	bcc.n	80054fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005506:	f007 fb11 	bl	800cb2c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800550a:	f7fe febf 	bl	800428c <main>

0800550e <LoopForever>:

LoopForever:
    b LoopForever
 800550e:	e7fe      	b.n	800550e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005510:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8005514:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005518:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 800551c:	0800f534 	.word	0x0800f534
  ldr r2, =_sbss
 8005520:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8005524:	20001218 	.word	0x20001218

08005528 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005528:	e7fe      	b.n	8005528 <ADC1_2_IRQHandler>
	...

0800552c <BSP_I2C2_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C2_Init(void)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b082      	sub	sp, #8
 8005530:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 8005532:	2300      	movs	r3, #0
 8005534:	607b      	str	r3, [r7, #4]

  hi2c2.Instance  = I2C2;
 8005536:	4b19      	ldr	r3, [pc, #100]	; (800559c <BSP_I2C2_Init+0x70>)
 8005538:	4a19      	ldr	r2, [pc, #100]	; (80055a0 <BSP_I2C2_Init+0x74>)
 800553a:	601a      	str	r2, [r3, #0]

  if(I2C2InitCounter++ == 0)
 800553c:	4b19      	ldr	r3, [pc, #100]	; (80055a4 <BSP_I2C2_Init+0x78>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	1c5a      	adds	r2, r3, #1
 8005542:	4918      	ldr	r1, [pc, #96]	; (80055a4 <BSP_I2C2_Init+0x78>)
 8005544:	600a      	str	r2, [r1, #0]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d122      	bne.n	8005590 <BSP_I2C2_Init+0x64>
  {
    if (HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_RESET)
 800554a:	4814      	ldr	r0, [pc, #80]	; (800559c <BSP_I2C2_Init+0x70>)
 800554c:	f002 fa22 	bl	8007994 <HAL_I2C_GetState>
 8005550:	4603      	mov	r3, r0
 8005552:	2b00      	cmp	r3, #0
 8005554:	d11c      	bne.n	8005590 <BSP_I2C2_Init+0x64>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C2_MspInit(&hi2c2);
 8005556:	4811      	ldr	r0, [pc, #68]	; (800559c <BSP_I2C2_Init+0x70>)
 8005558:	f000 f8fe 	bl	8005758 <I2C2_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d116      	bne.n	8005590 <BSP_I2C2_Init+0x64>
      {
        /* Init the I2C */
        if(MX_I2C2_Init(&hi2c2) != HAL_OK)
 8005562:	480e      	ldr	r0, [pc, #56]	; (800559c <BSP_I2C2_Init+0x70>)
 8005564:	f000 f8b4 	bl	80056d0 <MX_I2C2_Init>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d003      	beq.n	8005576 <BSP_I2C2_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 800556e:	f06f 0307 	mvn.w	r3, #7
 8005572:	607b      	str	r3, [r7, #4]
 8005574:	e00c      	b.n	8005590 <BSP_I2C2_Init+0x64>
        }
        else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005576:	2100      	movs	r1, #0
 8005578:	4808      	ldr	r0, [pc, #32]	; (800559c <BSP_I2C2_Init+0x70>)
 800557a:	f002 fccb 	bl	8007f14 <HAL_I2CEx_ConfigAnalogFilter>
 800557e:	4603      	mov	r3, r0
 8005580:	2b00      	cmp	r3, #0
 8005582:	d003      	beq.n	800558c <BSP_I2C2_Init+0x60>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8005584:	f06f 0307 	mvn.w	r3, #7
 8005588:	607b      	str	r3, [r7, #4]
 800558a:	e001      	b.n	8005590 <BSP_I2C2_Init+0x64>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 800558c:	2300      	movs	r3, #0
 800558e:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 8005590:	687b      	ldr	r3, [r7, #4]
}
 8005592:	4618      	mov	r0, r3
 8005594:	3708      	adds	r7, #8
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
 800559a:	bf00      	nop
 800559c:	20001188 	.word	0x20001188
 80055a0:	40005800 	.word	0x40005800
 80055a4:	200011dc 	.word	0x200011dc

080055a8 <BSP_I2C2_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C2_DeInit(void)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80055ae:	2300      	movs	r3, #0
 80055b0:	607b      	str	r3, [r7, #4]

  if (I2C2InitCounter > 0)
 80055b2:	4b0f      	ldr	r3, [pc, #60]	; (80055f0 <BSP_I2C2_DeInit+0x48>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d014      	beq.n	80055e4 <BSP_I2C2_DeInit+0x3c>
  {
    if (--I2C2InitCounter == 0)
 80055ba:	4b0d      	ldr	r3, [pc, #52]	; (80055f0 <BSP_I2C2_DeInit+0x48>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	3b01      	subs	r3, #1
 80055c0:	4a0b      	ldr	r2, [pc, #44]	; (80055f0 <BSP_I2C2_DeInit+0x48>)
 80055c2:	6013      	str	r3, [r2, #0]
 80055c4:	4b0a      	ldr	r3, [pc, #40]	; (80055f0 <BSP_I2C2_DeInit+0x48>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d10b      	bne.n	80055e4 <BSP_I2C2_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C2_MspDeInit(&hi2c2);
 80055cc:	4809      	ldr	r0, [pc, #36]	; (80055f4 <BSP_I2C2_DeInit+0x4c>)
 80055ce:	f000 f923 	bl	8005818 <I2C2_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c2) != HAL_OK)
 80055d2:	4808      	ldr	r0, [pc, #32]	; (80055f4 <BSP_I2C2_DeInit+0x4c>)
 80055d4:	f001 ff6d 	bl	80074b2 <HAL_I2C_DeInit>
 80055d8:	4603      	mov	r3, r0
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d002      	beq.n	80055e4 <BSP_I2C2_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 80055de:	f06f 0307 	mvn.w	r3, #7
 80055e2:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 80055e4:	687b      	ldr	r3, [r7, #4]
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3708      	adds	r7, #8
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop
 80055f0:	200011dc 	.word	0x200011dc
 80055f4:	20001188 	.word	0x20001188

080055f8 <BSP_I2C2_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b08a      	sub	sp, #40	; 0x28
 80055fc:	af04      	add	r7, sp, #16
 80055fe:	60ba      	str	r2, [r7, #8]
 8005600:	461a      	mov	r2, r3
 8005602:	4603      	mov	r3, r0
 8005604:	81fb      	strh	r3, [r7, #14]
 8005606:	460b      	mov	r3, r1
 8005608:	81bb      	strh	r3, [r7, #12]
 800560a:	4613      	mov	r3, r2
 800560c:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800560e:	2300      	movs	r3, #0
 8005610:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c2, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 8005612:	89ba      	ldrh	r2, [r7, #12]
 8005614:	89f9      	ldrh	r1, [r7, #14]
 8005616:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800561a:	9302      	str	r3, [sp, #8]
 800561c:	88fb      	ldrh	r3, [r7, #6]
 800561e:	9301      	str	r3, [sp, #4]
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	9300      	str	r3, [sp, #0]
 8005624:	2301      	movs	r3, #1
 8005626:	480c      	ldr	r0, [pc, #48]	; (8005658 <BSP_I2C2_WriteReg+0x60>)
 8005628:	f001 ff86 	bl	8007538 <HAL_I2C_Mem_Write>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00c      	beq.n	800564c <BSP_I2C2_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 8005632:	4809      	ldr	r0, [pc, #36]	; (8005658 <BSP_I2C2_WriteReg+0x60>)
 8005634:	f002 f9bc 	bl	80079b0 <HAL_I2C_GetError>
 8005638:	4603      	mov	r3, r0
 800563a:	2b04      	cmp	r3, #4
 800563c:	d103      	bne.n	8005646 <BSP_I2C2_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 800563e:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8005642:	617b      	str	r3, [r7, #20]
 8005644:	e002      	b.n	800564c <BSP_I2C2_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8005646:	f06f 0303 	mvn.w	r3, #3
 800564a:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 800564c:	697b      	ldr	r3, [r7, #20]
}
 800564e:	4618      	mov	r0, r3
 8005650:	3718      	adds	r7, #24
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}
 8005656:	bf00      	nop
 8005658:	20001188 	.word	0x20001188

0800565c <BSP_I2C2_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b08a      	sub	sp, #40	; 0x28
 8005660:	af04      	add	r7, sp, #16
 8005662:	60ba      	str	r2, [r7, #8]
 8005664:	461a      	mov	r2, r3
 8005666:	4603      	mov	r3, r0
 8005668:	81fb      	strh	r3, [r7, #14]
 800566a:	460b      	mov	r3, r1
 800566c:	81bb      	strh	r3, [r7, #12]
 800566e:	4613      	mov	r3, r2
 8005670:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8005672:	2300      	movs	r3, #0
 8005674:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c2, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 8005676:	89ba      	ldrh	r2, [r7, #12]
 8005678:	89f9      	ldrh	r1, [r7, #14]
 800567a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800567e:	9302      	str	r3, [sp, #8]
 8005680:	88fb      	ldrh	r3, [r7, #6]
 8005682:	9301      	str	r3, [sp, #4]
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	9300      	str	r3, [sp, #0]
 8005688:	2301      	movs	r3, #1
 800568a:	480c      	ldr	r0, [pc, #48]	; (80056bc <BSP_I2C2_ReadReg+0x60>)
 800568c:	f002 f868 	bl	8007760 <HAL_I2C_Mem_Read>
 8005690:	4603      	mov	r3, r0
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00c      	beq.n	80056b0 <BSP_I2C2_ReadReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 8005696:	4809      	ldr	r0, [pc, #36]	; (80056bc <BSP_I2C2_ReadReg+0x60>)
 8005698:	f002 f98a 	bl	80079b0 <HAL_I2C_GetError>
 800569c:	4603      	mov	r3, r0
 800569e:	2b04      	cmp	r3, #4
 80056a0:	d103      	bne.n	80056aa <BSP_I2C2_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 80056a2:	f06f 0365 	mvn.w	r3, #101	; 0x65
 80056a6:	617b      	str	r3, [r7, #20]
 80056a8:	e002      	b.n	80056b0 <BSP_I2C2_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80056aa:	f06f 0303 	mvn.w	r3, #3
 80056ae:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 80056b0:	697b      	ldr	r3, [r7, #20]
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3718      	adds	r7, #24
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	20001188 	.word	0x20001188

080056c0 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 80056c0:	b580      	push	{r7, lr}
 80056c2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80056c4:	f001 f8d6 	bl	8006874 <HAL_GetTick>
 80056c8:	4603      	mov	r3, r0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	bd80      	pop	{r7, pc}
	...

080056d0 <MX_I2C2_Init>:

/* I2C2 init function */

__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef* hi2c)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b084      	sub	sp, #16
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80056d8:	2300      	movs	r3, #0
 80056da:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C2;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a1c      	ldr	r2, [pc, #112]	; (8005750 <MX_I2C2_Init+0x80>)
 80056e0:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x00702991;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	4a1b      	ldr	r2, [pc, #108]	; (8005754 <MX_I2C2_Init+0x84>)
 80056e6:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2200      	movs	r2, #0
 80056ec:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2201      	movs	r2, #1
 80056f2:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2200      	movs	r2, #0
 80056fe:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2200      	movs	r2, #0
 8005704:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2200      	movs	r2, #0
 800570a:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f001 fe3e 	bl	8007394 <HAL_I2C_Init>
 8005718:	4603      	mov	r3, r0
 800571a:	2b00      	cmp	r3, #0
 800571c:	d001      	beq.n	8005722 <MX_I2C2_Init+0x52>
  {
    ret = HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005722:	2100      	movs	r1, #0
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f002 fbf5 	bl	8007f14 <HAL_I2CEx_ConfigAnalogFilter>
 800572a:	4603      	mov	r3, r0
 800572c:	2b00      	cmp	r3, #0
 800572e:	d001      	beq.n	8005734 <MX_I2C2_Init+0x64>
  {
    ret = HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 8005734:	2100      	movs	r1, #0
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f002 fc37 	bl	8007faa <HAL_I2CEx_ConfigDigitalFilter>
 800573c:	4603      	mov	r3, r0
 800573e:	2b00      	cmp	r3, #0
 8005740:	d001      	beq.n	8005746 <MX_I2C2_Init+0x76>
  {
    ret = HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005746:	7bfb      	ldrb	r3, [r7, #15]
}
 8005748:	4618      	mov	r0, r3
 800574a:	3710      	adds	r7, #16
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}
 8005750:	40005800 	.word	0x40005800
 8005754:	00702991 	.word	0x00702991

08005758 <I2C2_MspInit>:

static void I2C2_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b0ac      	sub	sp, #176	; 0xb0
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005760:	f107 0314 	add.w	r3, r7, #20
 8005764:	2288      	movs	r2, #136	; 0x88
 8005766:	2100      	movs	r1, #0
 8005768:	4618      	mov	r0, r3
 800576a:	f007 fa11 	bl	800cb90 <memset>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800576e:	2380      	movs	r3, #128	; 0x80
 8005770:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8005772:	2300      	movs	r3, #0
 8005774:	66bb      	str	r3, [r7, #104]	; 0x68
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8005776:	f107 0314 	add.w	r3, r7, #20
 800577a:	4618      	mov	r0, r3
 800577c:	f003 fcea 	bl	8009154 <HAL_RCCEx_PeriphCLKConfig>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005780:	4b23      	ldr	r3, [pc, #140]	; (8005810 <I2C2_MspInit+0xb8>)
 8005782:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005784:	4a22      	ldr	r2, [pc, #136]	; (8005810 <I2C2_MspInit+0xb8>)
 8005786:	f043 0302 	orr.w	r3, r3, #2
 800578a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800578c:	4b20      	ldr	r3, [pc, #128]	; (8005810 <I2C2_MspInit+0xb8>)
 800578e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005790:	f003 0302 	and.w	r3, r3, #2
 8005794:	613b      	str	r3, [r7, #16]
 8005796:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C2_SCL_GPIO_PIN;
 8005798:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800579c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80057a0:	2312      	movs	r3, #18
 80057a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80057a6:	2301      	movs	r3, #1
 80057a8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057ac:	2303      	movs	r3, #3
 80057ae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = BUS_I2C2_SCL_GPIO_AF;
 80057b2:	2304      	movs	r3, #4
 80057b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &GPIO_InitStruct);
 80057b8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80057bc:	4619      	mov	r1, r3
 80057be:	4815      	ldr	r0, [pc, #84]	; (8005814 <I2C2_MspInit+0xbc>)
 80057c0:	f001 fae8 	bl	8006d94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C2_SDA_GPIO_PIN;
 80057c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80057c8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80057cc:	2312      	movs	r3, #18
 80057ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80057d2:	2301      	movs	r3, #1
 80057d4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057d8:	2303      	movs	r3, #3
 80057da:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = BUS_I2C2_SDA_GPIO_AF;
 80057de:	2304      	movs	r3, #4
 80057e0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &GPIO_InitStruct);
 80057e4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80057e8:	4619      	mov	r1, r3
 80057ea:	480a      	ldr	r0, [pc, #40]	; (8005814 <I2C2_MspInit+0xbc>)
 80057ec:	f001 fad2 	bl	8006d94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80057f0:	4b07      	ldr	r3, [pc, #28]	; (8005810 <I2C2_MspInit+0xb8>)
 80057f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057f4:	4a06      	ldr	r2, [pc, #24]	; (8005810 <I2C2_MspInit+0xb8>)
 80057f6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80057fa:	6593      	str	r3, [r2, #88]	; 0x58
 80057fc:	4b04      	ldr	r3, [pc, #16]	; (8005810 <I2C2_MspInit+0xb8>)
 80057fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005800:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005804:	60fb      	str	r3, [r7, #12]
 8005806:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
}
 8005808:	bf00      	nop
 800580a:	37b0      	adds	r7, #176	; 0xb0
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}
 8005810:	40021000 	.word	0x40021000
 8005814:	48000400 	.word	0x48000400

08005818 <I2C2_MspDeInit>:

static void I2C2_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b082      	sub	sp, #8
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8005820:	4b09      	ldr	r3, [pc, #36]	; (8005848 <I2C2_MspDeInit+0x30>)
 8005822:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005824:	4a08      	ldr	r2, [pc, #32]	; (8005848 <I2C2_MspDeInit+0x30>)
 8005826:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800582a:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C2_SCL_GPIO_PORT, BUS_I2C2_SCL_GPIO_PIN);
 800582c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005830:	4806      	ldr	r0, [pc, #24]	; (800584c <I2C2_MspDeInit+0x34>)
 8005832:	f001 fc59 	bl	80070e8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C2_SDA_GPIO_PORT, BUS_I2C2_SDA_GPIO_PIN);
 8005836:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800583a:	4804      	ldr	r0, [pc, #16]	; (800584c <I2C2_MspDeInit+0x34>)
 800583c:	f001 fc54 	bl	80070e8 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
}
 8005840:	bf00      	nop
 8005842:	3708      	adds	r7, #8
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}
 8005848:	40021000 	.word	0x40021000
 800584c:	48000400 	.word	0x48000400

08005850 <LSM6DSL_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_RegisterBusIO(LSM6DSL_Object_t *pObj, LSM6DSL_IO_t *pIO)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800585a:	2300      	movs	r3, #0
 800585c:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d103      	bne.n	800586c <LSM6DSL_RegisterBusIO+0x1c>
  {
    ret = LSM6DSL_ERROR;
 8005864:	f04f 33ff 	mov.w	r3, #4294967295
 8005868:	60fb      	str	r3, [r7, #12]
 800586a:	e04d      	b.n	8005908 <LSM6DSL_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	685a      	ldr	r2, [r3, #4]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	689a      	ldr	r2, [r3, #8]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	7b1a      	ldrb	r2, [r3, #12]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	691a      	ldr	r2, [r3, #16]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	695a      	ldr	r2, [r3, #20]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	699a      	ldr	r2, [r3, #24]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	4a1b      	ldr	r2, [pc, #108]	; (8005914 <LSM6DSL_RegisterBusIO+0xc4>)
 80058a8:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a1a      	ldr	r2, [pc, #104]	; (8005918 <LSM6DSL_RegisterBusIO+0xc8>)
 80058ae:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	687a      	ldr	r2, [r7, #4]
 80058b4:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d103      	bne.n	80058c6 <LSM6DSL_RegisterBusIO+0x76>
    {
      ret = LSM6DSL_ERROR;
 80058be:	f04f 33ff 	mov.w	r3, #4294967295
 80058c2:	60fb      	str	r3, [r7, #12]
 80058c4:	e020      	b.n	8005908 <LSM6DSL_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LSM6DSL_OK)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4798      	blx	r3
 80058cc:	4603      	mov	r3, r0
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d003      	beq.n	80058da <LSM6DSL_RegisterBusIO+0x8a>
    {
      ret = LSM6DSL_ERROR;
 80058d2:	f04f 33ff 	mov.w	r3, #4294967295
 80058d6:	60fb      	str	r3, [r7, #12]
 80058d8:	e016      	b.n	8005908 <LSM6DSL_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSL_SPI_3WIRES_BUS) /* SPI 3-Wires */
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	2b02      	cmp	r3, #2
 80058e0:	d112      	bne.n	8005908 <LSM6DSL_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d10d      	bne.n	8005908 <LSM6DSL_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 80058ec:	230c      	movs	r3, #12
 80058ee:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSL_Write_Reg(pObj, LSM6DSL_CTRL3_C, data) != LSM6DSL_OK)
 80058f0:	7afb      	ldrb	r3, [r7, #11]
 80058f2:	461a      	mov	r2, r3
 80058f4:	2112      	movs	r1, #18
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f000 f9b9 	bl	8005c6e <LSM6DSL_Write_Reg>
 80058fc:	4603      	mov	r3, r0
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d002      	beq.n	8005908 <LSM6DSL_RegisterBusIO+0xb8>
          {
            ret = LSM6DSL_ERROR;
 8005902:	f04f 33ff 	mov.w	r3, #4294967295
 8005906:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8005908:	68fb      	ldr	r3, [r7, #12]
}
 800590a:	4618      	mov	r0, r3
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	bf00      	nop
 8005914:	08005f29 	.word	0x08005f29
 8005918:	08005f5f 	.word	0x08005f5f

0800591c <LSM6DSL_Init>:
  * @brief  Initialize the LSM6DSL sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_Init(LSM6DSL_Object_t *pObj)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b082      	sub	sp, #8
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dsl_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	331c      	adds	r3, #28
 8005928:	2101      	movs	r1, #1
 800592a:	4618      	mov	r0, r3
 800592c:	f000 fcb4 	bl	8006298 <lsm6dsl_auto_increment_set>
 8005930:	4603      	mov	r3, r0
 8005932:	2b00      	cmp	r3, #0
 8005934:	d002      	beq.n	800593c <LSM6DSL_Init+0x20>
  {
    return LSM6DSL_ERROR;
 8005936:	f04f 33ff 	mov.w	r3, #4294967295
 800593a:	e054      	b.n	80059e6 <LSM6DSL_Init+0xca>
  }

  /* Enable BDU */
  if (lsm6dsl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	331c      	adds	r3, #28
 8005940:	2101      	movs	r1, #1
 8005942:	4618      	mov	r0, r3
 8005944:	f000 fc26 	bl	8006194 <lsm6dsl_block_data_update_set>
 8005948:	4603      	mov	r3, r0
 800594a:	2b00      	cmp	r3, #0
 800594c:	d002      	beq.n	8005954 <LSM6DSL_Init+0x38>
  {
    return LSM6DSL_ERROR;
 800594e:	f04f 33ff 	mov.w	r3, #4294967295
 8005952:	e048      	b.n	80059e6 <LSM6DSL_Init+0xca>
  }

  /* FIFO mode selection */
  if (lsm6dsl_fifo_mode_set(&(pObj->Ctx), LSM6DSL_BYPASS_MODE) != LSM6DSL_OK)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	331c      	adds	r3, #28
 8005958:	2100      	movs	r1, #0
 800595a:	4618      	mov	r0, r3
 800595c:	f000 fefb 	bl	8006756 <lsm6dsl_fifo_mode_set>
 8005960:	4603      	mov	r3, r0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d002      	beq.n	800596c <LSM6DSL_Init+0x50>
  {
    return LSM6DSL_ERROR;
 8005966:	f04f 33ff 	mov.w	r3, #4294967295
 800596a:	e03c      	b.n	80059e6 <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_104Hz;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2204      	movs	r2, #4
 8005970:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	331c      	adds	r3, #28
 8005978:	2100      	movs	r1, #0
 800597a:	4618      	mov	r0, r3
 800597c:	f000 fb98 	bl	80060b0 <lsm6dsl_xl_data_rate_set>
 8005980:	4603      	mov	r3, r0
 8005982:	2b00      	cmp	r3, #0
 8005984:	d002      	beq.n	800598c <LSM6DSL_Init+0x70>
  {
    return LSM6DSL_ERROR;
 8005986:	f04f 33ff 	mov.w	r3, #4294967295
 800598a:	e02c      	b.n	80059e6 <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), LSM6DSL_2g) != LSM6DSL_OK)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	331c      	adds	r3, #28
 8005990:	2100      	movs	r1, #0
 8005992:	4618      	mov	r0, r3
 8005994:	f000 fb2e 	bl	8005ff4 <lsm6dsl_xl_full_scale_set>
 8005998:	4603      	mov	r3, r0
 800599a:	2b00      	cmp	r3, #0
 800599c:	d002      	beq.n	80059a4 <LSM6DSL_Init+0x88>
  {
    return LSM6DSL_ERROR;
 800599e:	f04f 33ff 	mov.w	r3, #4294967295
 80059a2:	e020      	b.n	80059e6 <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSL_GY_ODR_104Hz;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2204      	movs	r2, #4
 80059a8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	331c      	adds	r3, #28
 80059b0:	2100      	movs	r1, #0
 80059b2:	4618      	mov	r0, r3
 80059b4:	f000 fbc8 	bl	8006148 <lsm6dsl_gy_data_rate_set>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d002      	beq.n	80059c4 <LSM6DSL_Init+0xa8>
  {
    return LSM6DSL_ERROR;
 80059be:	f04f 33ff 	mov.w	r3, #4294967295
 80059c2:	e010      	b.n	80059e6 <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), LSM6DSL_2000dps) != LSM6DSL_OK)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	331c      	adds	r3, #28
 80059c8:	2106      	movs	r1, #6
 80059ca:	4618      	mov	r0, r3
 80059cc:	f000 fb96 	bl	80060fc <lsm6dsl_gy_full_scale_set>
 80059d0:	4603      	mov	r3, r0
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d002      	beq.n	80059dc <LSM6DSL_Init+0xc0>
  {
    return LSM6DSL_ERROR;
 80059d6:	f04f 33ff 	mov.w	r3, #4294967295
 80059da:	e004      	b.n	80059e6 <LSM6DSL_Init+0xca>
  }

  pObj->is_initialized = 1;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM6DSL_OK;
 80059e4:	2300      	movs	r3, #0
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3708      	adds	r7, #8
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}

080059ee <LSM6DSL_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ReadID(LSM6DSL_Object_t *pObj, uint8_t *Id)
{
 80059ee:	b580      	push	{r7, lr}
 80059f0:	b082      	sub	sp, #8
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
 80059f6:	6039      	str	r1, [r7, #0]
  if (lsm6dsl_device_id_get(&(pObj->Ctx), Id) != LSM6DSL_OK)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	331c      	adds	r3, #28
 80059fc:	6839      	ldr	r1, [r7, #0]
 80059fe:	4618      	mov	r0, r3
 8005a00:	f000 fc39 	bl	8006276 <lsm6dsl_device_id_get>
 8005a04:	4603      	mov	r3, r0
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d002      	beq.n	8005a10 <LSM6DSL_ReadID+0x22>
  {
    return LSM6DSL_ERROR;
 8005a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a0e:	e000      	b.n	8005a12 <LSM6DSL_ReadID+0x24>
  }

  return LSM6DSL_OK;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3708      	adds	r7, #8
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}

08005a1a <LSM6DSL_ACC_Enable>:
  * @brief  Enable the LSM6DSL accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_Enable(LSM6DSL_Object_t *pObj)
{
 8005a1a:	b580      	push	{r7, lr}
 8005a1c:	b082      	sub	sp, #8
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d101      	bne.n	8005a30 <LSM6DSL_ACC_Enable+0x16>
  {
    return LSM6DSL_OK;
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	e014      	b.n	8005a5a <LSM6DSL_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSL_OK)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f103 021c 	add.w	r2, r3, #28
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	4610      	mov	r0, r2
 8005a40:	f000 fb36 	bl	80060b0 <lsm6dsl_xl_data_rate_set>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d002      	beq.n	8005a50 <LSM6DSL_ACC_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 8005a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a4e:	e004      	b.n	8005a5a <LSM6DSL_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM6DSL_OK;
 8005a58:	2300      	movs	r3, #0
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	3708      	adds	r7, #8
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}
	...

08005a64 <LSM6DSL_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b084      	sub	sp, #16
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
 8005a6c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	331c      	adds	r3, #28
 8005a76:	f107 020b 	add.w	r2, r7, #11
 8005a7a:	4611      	mov	r1, r2
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f000 fadf 	bl	8006040 <lsm6dsl_xl_full_scale_get>
 8005a82:	4603      	mov	r3, r0
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d002      	beq.n	8005a8e <LSM6DSL_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 8005a88:	f04f 33ff 	mov.w	r3, #4294967295
 8005a8c:	e023      	b.n	8005ad6 <LSM6DSL_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 8005a8e:	7afb      	ldrb	r3, [r7, #11]
 8005a90:	2b03      	cmp	r3, #3
 8005a92:	d81b      	bhi.n	8005acc <LSM6DSL_ACC_GetSensitivity+0x68>
 8005a94:	a201      	add	r2, pc, #4	; (adr r2, 8005a9c <LSM6DSL_ACC_GetSensitivity+0x38>)
 8005a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a9a:	bf00      	nop
 8005a9c:	08005aad 	.word	0x08005aad
 8005aa0:	08005ac5 	.word	0x08005ac5
 8005aa4:	08005ab5 	.word	0x08005ab5
 8005aa8:	08005abd 	.word	0x08005abd
  {
    case LSM6DSL_2g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_2G;
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	4a0c      	ldr	r2, [pc, #48]	; (8005ae0 <LSM6DSL_ACC_GetSensitivity+0x7c>)
 8005ab0:	601a      	str	r2, [r3, #0]
      break;
 8005ab2:	e00f      	b.n	8005ad4 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_4g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_4G;
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	4a0b      	ldr	r2, [pc, #44]	; (8005ae4 <LSM6DSL_ACC_GetSensitivity+0x80>)
 8005ab8:	601a      	str	r2, [r3, #0]
      break;
 8005aba:	e00b      	b.n	8005ad4 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_8g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_8G;
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	4a0a      	ldr	r2, [pc, #40]	; (8005ae8 <LSM6DSL_ACC_GetSensitivity+0x84>)
 8005ac0:	601a      	str	r2, [r3, #0]
      break;
 8005ac2:	e007      	b.n	8005ad4 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_16g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_16G;
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	4a09      	ldr	r2, [pc, #36]	; (8005aec <LSM6DSL_ACC_GetSensitivity+0x88>)
 8005ac8:	601a      	str	r2, [r3, #0]
      break;
 8005aca:	e003      	b.n	8005ad4 <LSM6DSL_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSL_ERROR;
 8005acc:	f04f 33ff 	mov.w	r3, #4294967295
 8005ad0:	60fb      	str	r3, [r7, #12]
      break;
 8005ad2:	bf00      	nop
  }

  return ret;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3710      	adds	r7, #16
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	bf00      	nop
 8005ae0:	3d79db23 	.word	0x3d79db23
 8005ae4:	3df9db23 	.word	0x3df9db23
 8005ae8:	3e79db23 	.word	0x3e79db23
 8005aec:	3ef9db23 	.word	0x3ef9db23

08005af0 <LSM6DSL_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b082      	sub	sp, #8
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8005b02:	2b01      	cmp	r3, #1
 8005b04:	d106      	bne.n	8005b14 <LSM6DSL_ACC_SetOutputDataRate+0x24>
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 8005b06:	ed97 0a00 	vldr	s0, [r7]
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 f8fe 	bl	8005d0c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>
 8005b10:	4603      	mov	r3, r0
 8005b12:	e005      	b.n	8005b20 <LSM6DSL_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 8005b14:	ed97 0a00 	vldr	s0, [r7]
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f000 f983 	bl	8005e24 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>
 8005b1e:	4603      	mov	r3, r0
  }
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	3708      	adds	r7, #8
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}

08005b28 <LSM6DSL_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b084      	sub	sp, #16
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
           : (FullScale <= 4) ? LSM6DSL_4g
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	2b02      	cmp	r3, #2
 8005b36:	dd0b      	ble.n	8005b50 <LSM6DSL_ACC_SetFullScale+0x28>
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	2b04      	cmp	r3, #4
 8005b3c:	dd06      	ble.n	8005b4c <LSM6DSL_ACC_SetFullScale+0x24>
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	2b08      	cmp	r3, #8
 8005b42:	dc01      	bgt.n	8005b48 <LSM6DSL_ACC_SetFullScale+0x20>
 8005b44:	2303      	movs	r3, #3
 8005b46:	e004      	b.n	8005b52 <LSM6DSL_ACC_SetFullScale+0x2a>
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e002      	b.n	8005b52 <LSM6DSL_ACC_SetFullScale+0x2a>
 8005b4c:	2302      	movs	r3, #2
 8005b4e:	e000      	b.n	8005b52 <LSM6DSL_ACC_SetFullScale+0x2a>
 8005b50:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
 8005b52:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSL_8g
           :                    LSM6DSL_16g;

  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	331c      	adds	r3, #28
 8005b58:	7bfa      	ldrb	r2, [r7, #15]
 8005b5a:	4611      	mov	r1, r2
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f000 fa49 	bl	8005ff4 <lsm6dsl_xl_full_scale_set>
 8005b62:	4603      	mov	r3, r0
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d002      	beq.n	8005b6e <LSM6DSL_ACC_SetFullScale+0x46>
  {
    return LSM6DSL_ERROR;
 8005b68:	f04f 33ff 	mov.w	r3, #4294967295
 8005b6c:	e000      	b.n	8005b70 <LSM6DSL_ACC_SetFullScale+0x48>
  }

  return LSM6DSL_OK;
 8005b6e:	2300      	movs	r3, #0
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3710      	adds	r7, #16
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <LSM6DSL_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b084      	sub	sp, #16
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	331c      	adds	r3, #28
 8005b86:	f107 0208 	add.w	r2, r7, #8
 8005b8a:	4611      	mov	r1, r2
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f000 fb27 	bl	80061e0 <lsm6dsl_acceleration_raw_get>
 8005b92:	4603      	mov	r3, r0
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d002      	beq.n	8005b9e <LSM6DSL_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 8005b98:	f04f 33ff 	mov.w	r3, #4294967295
 8005b9c:	e00c      	b.n	8005bb8 <LSM6DSL_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8005b9e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8005ba6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8005bae:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 8005bb6:	2300      	movs	r3, #0
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	3710      	adds	r7, #16
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}

08005bc0 <LSM6DSL_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *Acceleration)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b086      	sub	sp, #24
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 8005bca:	f04f 0300 	mov.w	r3, #0
 8005bce:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	331c      	adds	r3, #28
 8005bd4:	f107 0210 	add.w	r2, r7, #16
 8005bd8:	4611      	mov	r1, r2
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f000 fb00 	bl	80061e0 <lsm6dsl_acceleration_raw_get>
 8005be0:	4603      	mov	r3, r0
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d002      	beq.n	8005bec <LSM6DSL_ACC_GetAxes+0x2c>
  {
    return LSM6DSL_ERROR;
 8005be6:	f04f 33ff 	mov.w	r3, #4294967295
 8005bea:	e03c      	b.n	8005c66 <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 8005bec:	f107 030c 	add.w	r3, r7, #12
 8005bf0:	4619      	mov	r1, r3
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f7ff ff36 	bl	8005a64 <LSM6DSL_ACC_GetSensitivity>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d002      	beq.n	8005c04 <LSM6DSL_ACC_GetAxes+0x44>
  {
    return LSM6DSL_ERROR;
 8005bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8005c02:	e030      	b.n	8005c66 <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8005c04:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005c08:	ee07 3a90 	vmov	s15, r3
 8005c0c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005c10:	edd7 7a03 	vldr	s15, [r7, #12]
 8005c14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005c1c:	ee17 2a90 	vmov	r2, s15
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8005c24:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005c28:	ee07 3a90 	vmov	s15, r3
 8005c2c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005c30:	edd7 7a03 	vldr	s15, [r7, #12]
 8005c34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c38:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005c3c:	ee17 2a90 	vmov	r2, s15
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8005c44:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005c48:	ee07 3a90 	vmov	s15, r3
 8005c4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005c50:	edd7 7a03 	vldr	s15, [r7, #12]
 8005c54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005c5c:	ee17 2a90 	vmov	r2, s15
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3718      	adds	r7, #24
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}

08005c6e <LSM6DSL_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_Write_Reg(LSM6DSL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8005c6e:	b580      	push	{r7, lr}
 8005c70:	b082      	sub	sp, #8
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	6078      	str	r0, [r7, #4]
 8005c76:	460b      	mov	r3, r1
 8005c78:	70fb      	strb	r3, [r7, #3]
 8005c7a:	4613      	mov	r3, r2
 8005c7c:	70bb      	strb	r3, [r7, #2]
  if (lsm6dsl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSL_OK)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	f103 001c 	add.w	r0, r3, #28
 8005c84:	1cba      	adds	r2, r7, #2
 8005c86:	78f9      	ldrb	r1, [r7, #3]
 8005c88:	2301      	movs	r3, #1
 8005c8a:	f000 f99b 	bl	8005fc4 <lsm6dsl_write_reg>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d002      	beq.n	8005c9a <LSM6DSL_Write_Reg+0x2c>
  {
    return LSM6DSL_ERROR;
 8005c94:	f04f 33ff 	mov.w	r3, #4294967295
 8005c98:	e000      	b.n	8005c9c <LSM6DSL_Write_Reg+0x2e>
  }

  return LSM6DSL_OK;
 8005c9a:	2300      	movs	r3, #0
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3708      	adds	r7, #8
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}

08005ca4 <LSM6DSL_ACC_Set_INT1_DRDY>:
  * @param  pObj the device pObj
  * @param  Val the value of int1_drdy_xl in reg INT1_CTRL
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_Set_INT1_DRDY(LSM6DSL_Object_t *pObj, uint8_t Val)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	460b      	mov	r3, r1
 8005cae:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_int1_route_t reg;

  if (lsm6dsl_pin_int1_route_get(&(pObj->Ctx), &reg) != LSM6DSL_OK)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	331c      	adds	r3, #28
 8005cb4:	f107 020c 	add.w	r2, r7, #12
 8005cb8:	4611      	mov	r1, r2
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f000 fc75 	bl	80065aa <lsm6dsl_pin_int1_route_get>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d002      	beq.n	8005ccc <LSM6DSL_ACC_Set_INT1_DRDY+0x28>
  {
    return LSM6DSL_ERROR;
 8005cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8005cca:	e01b      	b.n	8005d04 <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  }

  if (Val <= 1)
 8005ccc:	78fb      	ldrb	r3, [r7, #3]
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d811      	bhi.n	8005cf6 <LSM6DSL_ACC_Set_INT1_DRDY+0x52>
  {
    reg.int1_drdy_xl = Val;
 8005cd2:	78fb      	ldrb	r3, [r7, #3]
 8005cd4:	f003 0301 	and.w	r3, r3, #1
 8005cd8:	b2da      	uxtb	r2, r3
 8005cda:	7b3b      	ldrb	r3, [r7, #12]
 8005cdc:	f362 0300 	bfi	r3, r2, #0, #1
 8005ce0:	733b      	strb	r3, [r7, #12]
  else
  {
    return LSM6DSL_ERROR;
  }

  if (lsm6dsl_pin_int1_route_set(&(pObj->Ctx), reg) != LSM6DSL_OK)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	331c      	adds	r3, #28
 8005ce6:	68f9      	ldr	r1, [r7, #12]
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f000 fafb 	bl	80062e4 <lsm6dsl_pin_int1_route_set>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d006      	beq.n	8005d02 <LSM6DSL_ACC_Set_INT1_DRDY+0x5e>
 8005cf4:	e002      	b.n	8005cfc <LSM6DSL_ACC_Set_INT1_DRDY+0x58>
    return LSM6DSL_ERROR;
 8005cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8005cfa:	e003      	b.n	8005d04 <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  {
    return LSM6DSL_ERROR;
 8005cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8005d00:	e000      	b.n	8005d04 <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  }

  return LSM6DSL_OK;
 8005d02:	2300      	movs	r3, #0
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3710      	adds	r7, #16
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
            : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8005d18:	edd7 7a00 	vldr	s15, [r7]
 8005d1c:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005d20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d28:	d801      	bhi.n	8005d2e <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x22>
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e058      	b.n	8005de0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005d2e:	edd7 7a00 	vldr	s15, [r7]
 8005d32:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8005d36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d3e:	d801      	bhi.n	8005d44 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x38>
 8005d40:	2302      	movs	r3, #2
 8005d42:	e04d      	b.n	8005de0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005d44:	edd7 7a00 	vldr	s15, [r7]
 8005d48:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8005e08 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xfc>
 8005d4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d54:	d801      	bhi.n	8005d5a <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x4e>
 8005d56:	2303      	movs	r3, #3
 8005d58:	e042      	b.n	8005de0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005d5a:	edd7 7a00 	vldr	s15, [r7]
 8005d5e:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8005e0c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x100>
 8005d62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d6a:	d801      	bhi.n	8005d70 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x64>
 8005d6c:	2304      	movs	r3, #4
 8005d6e:	e037      	b.n	8005de0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005d70:	edd7 7a00 	vldr	s15, [r7]
 8005d74:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005e10 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x104>
 8005d78:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d80:	d801      	bhi.n	8005d86 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x7a>
 8005d82:	2305      	movs	r3, #5
 8005d84:	e02c      	b.n	8005de0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005d86:	edd7 7a00 	vldr	s15, [r7]
 8005d8a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8005e14 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x108>
 8005d8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d96:	d801      	bhi.n	8005d9c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x90>
 8005d98:	2306      	movs	r3, #6
 8005d9a:	e021      	b.n	8005de0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005d9c:	edd7 7a00 	vldr	s15, [r7]
 8005da0:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8005e18 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x10c>
 8005da4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dac:	d801      	bhi.n	8005db2 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xa6>
 8005dae:	2307      	movs	r3, #7
 8005db0:	e016      	b.n	8005de0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005db2:	edd7 7a00 	vldr	s15, [r7]
 8005db6:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8005e1c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x110>
 8005dba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dc2:	d801      	bhi.n	8005dc8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xbc>
 8005dc4:	2308      	movs	r3, #8
 8005dc6:	e00b      	b.n	8005de0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005dc8:	edd7 7a00 	vldr	s15, [r7]
 8005dcc:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005e20 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x114>
 8005dd0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005dd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dd8:	d801      	bhi.n	8005dde <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd2>
 8005dda:	2309      	movs	r3, #9
 8005ddc:	e000      	b.n	8005de0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005dde:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 8005de0:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
            : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
            :                    LSM6DSL_XL_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	331c      	adds	r3, #28
 8005de6:	7bfa      	ldrb	r2, [r7, #15]
 8005de8:	4611      	mov	r1, r2
 8005dea:	4618      	mov	r0, r3
 8005dec:	f000 f960 	bl	80060b0 <lsm6dsl_xl_data_rate_set>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d002      	beq.n	8005dfc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 8005df6:	f04f 33ff 	mov.w	r3, #4294967295
 8005dfa:	e000      	b.n	8005dfe <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 8005dfc:	2300      	movs	r3, #0
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3710      	adds	r7, #16
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
 8005e06:	bf00      	nop
 8005e08:	42500000 	.word	0x42500000
 8005e0c:	42d00000 	.word	0x42d00000
 8005e10:	43500000 	.word	0x43500000
 8005e14:	43d00000 	.word	0x43d00000
 8005e18:	44504000 	.word	0x44504000
 8005e1c:	44cf8000 	.word	0x44cf8000
 8005e20:	45502000 	.word	0x45502000

08005e24 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b083      	sub	sp, #12
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
 8005e2c:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
                  : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8005e30:	edd7 7a00 	vldr	s15, [r7]
 8005e34:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005e38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e40:	d801      	bhi.n	8005e46 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x22>
 8005e42:	2301      	movs	r3, #1
 8005e44:	e058      	b.n	8005ef8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8005e46:	edd7 7a00 	vldr	s15, [r7]
 8005e4a:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8005e4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e56:	d801      	bhi.n	8005e5c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x38>
 8005e58:	2302      	movs	r3, #2
 8005e5a:	e04d      	b.n	8005ef8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8005e5c:	edd7 7a00 	vldr	s15, [r7]
 8005e60:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8005f0c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8005e64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e6c:	d801      	bhi.n	8005e72 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x4e>
 8005e6e:	2303      	movs	r3, #3
 8005e70:	e042      	b.n	8005ef8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8005e72:	edd7 7a00 	vldr	s15, [r7]
 8005e76:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005f10 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xec>
 8005e7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e82:	d801      	bhi.n	8005e88 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x64>
 8005e84:	2304      	movs	r3, #4
 8005e86:	e037      	b.n	8005ef8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8005e88:	edd7 7a00 	vldr	s15, [r7]
 8005e8c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8005f14 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf0>
 8005e90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e98:	d801      	bhi.n	8005e9e <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x7a>
 8005e9a:	2305      	movs	r3, #5
 8005e9c:	e02c      	b.n	8005ef8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8005e9e:	edd7 7a00 	vldr	s15, [r7]
 8005ea2:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8005f18 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf4>
 8005ea6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eae:	d801      	bhi.n	8005eb4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x90>
 8005eb0:	2306      	movs	r3, #6
 8005eb2:	e021      	b.n	8005ef8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8005eb4:	edd7 7a00 	vldr	s15, [r7]
 8005eb8:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8005f1c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf8>
 8005ebc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ec4:	d801      	bhi.n	8005eca <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xa6>
 8005ec6:	2307      	movs	r3, #7
 8005ec8:	e016      	b.n	8005ef8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8005eca:	edd7 7a00 	vldr	s15, [r7]
 8005ece:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005f20 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xfc>
 8005ed2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eda:	d801      	bhi.n	8005ee0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xbc>
 8005edc:	2308      	movs	r3, #8
 8005ede:	e00b      	b.n	8005ef8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8005ee0:	edd7 7a00 	vldr	s15, [r7]
 8005ee4:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8005f24 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x100>
 8005ee8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ef0:	d801      	bhi.n	8005ef6 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd2>
 8005ef2:	2309      	movs	r3, #9
 8005ef4:	e000      	b.n	8005ef8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8005ef6:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 8005ef8:	687a      	ldr	r2, [r7, #4]
 8005efa:	f882 302b 	strb.w	r3, [r2, #43]	; 0x2b
                  : (Odr <=  833.0f) ? LSM6DSL_XL_ODR_833Hz
                  : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
                  : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
                  :                    LSM6DSL_XL_ODR_6k66Hz;

  return LSM6DSL_OK;
 8005efe:	2300      	movs	r3, #0
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	370c      	adds	r7, #12
 8005f04:	46bd      	mov	sp, r7
 8005f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0a:	4770      	bx	lr
 8005f0c:	42500000 	.word	0x42500000
 8005f10:	42d00000 	.word	0x42d00000
 8005f14:	43500000 	.word	0x43500000
 8005f18:	43d00000 	.word	0x43d00000
 8005f1c:	44504000 	.word	0x44504000
 8005f20:	44cf8000 	.word	0x44cf8000
 8005f24:	45502000 	.word	0x45502000

08005f28 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8005f28:	b590      	push	{r4, r7, lr}
 8005f2a:	b087      	sub	sp, #28
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	607a      	str	r2, [r7, #4]
 8005f32:	461a      	mov	r2, r3
 8005f34:	460b      	mov	r3, r1
 8005f36:	72fb      	strb	r3, [r7, #11]
 8005f38:	4613      	mov	r3, r2
 8005f3a:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	695c      	ldr	r4, [r3, #20]
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	7b1b      	ldrb	r3, [r3, #12]
 8005f48:	b298      	uxth	r0, r3
 8005f4a:	7afb      	ldrb	r3, [r7, #11]
 8005f4c:	b299      	uxth	r1, r3
 8005f4e:	893b      	ldrh	r3, [r7, #8]
 8005f50:	687a      	ldr	r2, [r7, #4]
 8005f52:	47a0      	blx	r4
 8005f54:	4603      	mov	r3, r0
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	371c      	adds	r7, #28
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd90      	pop	{r4, r7, pc}

08005f5e <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8005f5e:	b590      	push	{r4, r7, lr}
 8005f60:	b087      	sub	sp, #28
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	60f8      	str	r0, [r7, #12]
 8005f66:	607a      	str	r2, [r7, #4]
 8005f68:	461a      	mov	r2, r3
 8005f6a:	460b      	mov	r3, r1
 8005f6c:	72fb      	strb	r3, [r7, #11]
 8005f6e:	4613      	mov	r3, r2
 8005f70:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	691c      	ldr	r4, [r3, #16]
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	7b1b      	ldrb	r3, [r3, #12]
 8005f7e:	b298      	uxth	r0, r3
 8005f80:	7afb      	ldrb	r3, [r7, #11]
 8005f82:	b299      	uxth	r1, r3
 8005f84:	893b      	ldrh	r3, [r7, #8]
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	47a0      	blx	r4
 8005f8a:	4603      	mov	r3, r0
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	371c      	adds	r7, #28
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd90      	pop	{r4, r7, pc}

08005f94 <lsm6dsl_read_reg>:
  *
  */
int32_t lsm6dsl_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8005f94:	b590      	push	{r4, r7, lr}
 8005f96:	b087      	sub	sp, #28
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	60f8      	str	r0, [r7, #12]
 8005f9c:	607a      	str	r2, [r7, #4]
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	460b      	mov	r3, r1
 8005fa2:	72fb      	strb	r3, [r7, #11]
 8005fa4:	4613      	mov	r3, r2
 8005fa6:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	685c      	ldr	r4, [r3, #4]
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	6898      	ldr	r0, [r3, #8]
 8005fb0:	893b      	ldrh	r3, [r7, #8]
 8005fb2:	7af9      	ldrb	r1, [r7, #11]
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	47a0      	blx	r4
 8005fb8:	6178      	str	r0, [r7, #20]

  return ret;
 8005fba:	697b      	ldr	r3, [r7, #20]
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	371c      	adds	r7, #28
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd90      	pop	{r4, r7, pc}

08005fc4 <lsm6dsl_write_reg>:
  *
  */
int32_t lsm6dsl_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8005fc4:	b590      	push	{r4, r7, lr}
 8005fc6:	b087      	sub	sp, #28
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	60f8      	str	r0, [r7, #12]
 8005fcc:	607a      	str	r2, [r7, #4]
 8005fce:	461a      	mov	r2, r3
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	72fb      	strb	r3, [r7, #11]
 8005fd4:	4613      	mov	r3, r2
 8005fd6:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681c      	ldr	r4, [r3, #0]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	6898      	ldr	r0, [r3, #8]
 8005fe0:	893b      	ldrh	r3, [r7, #8]
 8005fe2:	7af9      	ldrb	r1, [r7, #11]
 8005fe4:	687a      	ldr	r2, [r7, #4]
 8005fe6:	47a0      	blx	r4
 8005fe8:	6178      	str	r0, [r7, #20]

  return ret;
 8005fea:	697b      	ldr	r3, [r7, #20]
}
 8005fec:	4618      	mov	r0, r3
 8005fee:	371c      	adds	r7, #28
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bd90      	pop	{r4, r7, pc}

08005ff4 <lsm6dsl_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t val)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b084      	sub	sp, #16
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	460b      	mov	r3, r1
 8005ffe:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8006000:	f107 0208 	add.w	r2, r7, #8
 8006004:	2301      	movs	r3, #1
 8006006:	2110      	movs	r1, #16
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f7ff ffc3 	bl	8005f94 <lsm6dsl_read_reg>
 800600e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d10f      	bne.n	8006036 <lsm6dsl_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t) val;
 8006016:	78fb      	ldrb	r3, [r7, #3]
 8006018:	f003 0303 	and.w	r3, r3, #3
 800601c:	b2da      	uxtb	r2, r3
 800601e:	7a3b      	ldrb	r3, [r7, #8]
 8006020:	f362 0383 	bfi	r3, r2, #2, #2
 8006024:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8006026:	f107 0208 	add.w	r2, r7, #8
 800602a:	2301      	movs	r3, #1
 800602c:	2110      	movs	r1, #16
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f7ff ffc8 	bl	8005fc4 <lsm6dsl_write_reg>
 8006034:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006036:	68fb      	ldr	r3, [r7, #12]
}
 8006038:	4618      	mov	r0, r3
 800603a:	3710      	adds	r7, #16
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}

08006040 <lsm6dsl_xl_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t *val)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 800604a:	f107 0208 	add.w	r2, r7, #8
 800604e:	2301      	movs	r3, #1
 8006050:	2110      	movs	r1, #16
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f7ff ff9e 	bl	8005f94 <lsm6dsl_read_reg>
 8006058:	60f8      	str	r0, [r7, #12]

  switch (ctrl1_xl.fs_xl)
 800605a:	7a3b      	ldrb	r3, [r7, #8]
 800605c:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8006060:	b2db      	uxtb	r3, r3
 8006062:	2b03      	cmp	r3, #3
 8006064:	d81a      	bhi.n	800609c <lsm6dsl_xl_full_scale_get+0x5c>
 8006066:	a201      	add	r2, pc, #4	; (adr r2, 800606c <lsm6dsl_xl_full_scale_get+0x2c>)
 8006068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800606c:	0800607d 	.word	0x0800607d
 8006070:	08006085 	.word	0x08006085
 8006074:	0800608d 	.word	0x0800608d
 8006078:	08006095 	.word	0x08006095
  {
    case LSM6DSL_2g:
      *val = LSM6DSL_2g;
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	2200      	movs	r2, #0
 8006080:	701a      	strb	r2, [r3, #0]
      break;
 8006082:	e00f      	b.n	80060a4 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_16g:
      *val = LSM6DSL_16g;
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	2201      	movs	r2, #1
 8006088:	701a      	strb	r2, [r3, #0]
      break;
 800608a:	e00b      	b.n	80060a4 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_4g:
      *val = LSM6DSL_4g;
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	2202      	movs	r2, #2
 8006090:	701a      	strb	r2, [r3, #0]
      break;
 8006092:	e007      	b.n	80060a4 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_8g:
      *val = LSM6DSL_8g;
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	2203      	movs	r2, #3
 8006098:	701a      	strb	r2, [r3, #0]
      break;
 800609a:	e003      	b.n	80060a4 <lsm6dsl_xl_full_scale_get+0x64>

    default:
      *val = LSM6DSL_XL_FS_ND;
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	2204      	movs	r2, #4
 80060a0:	701a      	strb	r2, [r3, #0]
      break;
 80060a2:	bf00      	nop
  }

  return ret;
 80060a4:	68fb      	ldr	r3, [r7, #12]
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3710      	adds	r7, #16
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
 80060ae:	bf00      	nop

080060b0 <lsm6dsl_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_xl_t val)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b084      	sub	sp, #16
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	460b      	mov	r3, r1
 80060ba:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80060bc:	f107 0208 	add.w	r2, r7, #8
 80060c0:	2301      	movs	r3, #1
 80060c2:	2110      	movs	r1, #16
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	f7ff ff65 	bl	8005f94 <lsm6dsl_read_reg>
 80060ca:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d10f      	bne.n	80060f2 <lsm6dsl_xl_data_rate_set+0x42>
  {
    ctrl1_xl.odr_xl = (uint8_t) val;
 80060d2:	78fb      	ldrb	r3, [r7, #3]
 80060d4:	f003 030f 	and.w	r3, r3, #15
 80060d8:	b2da      	uxtb	r2, r3
 80060da:	7a3b      	ldrb	r3, [r7, #8]
 80060dc:	f362 1307 	bfi	r3, r2, #4, #4
 80060e0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80060e2:	f107 0208 	add.w	r2, r7, #8
 80060e6:	2301      	movs	r3, #1
 80060e8:	2110      	movs	r1, #16
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f7ff ff6a 	bl	8005fc4 <lsm6dsl_write_reg>
 80060f0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80060f2:	68fb      	ldr	r3, [r7, #12]
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3710      	adds	r7, #16
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}

080060fc <lsm6dsl_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_g_t val)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b084      	sub	sp, #16
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	460b      	mov	r3, r1
 8006106:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8006108:	f107 0208 	add.w	r2, r7, #8
 800610c:	2301      	movs	r3, #1
 800610e:	2111      	movs	r1, #17
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f7ff ff3f 	bl	8005f94 <lsm6dsl_read_reg>
 8006116:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d10f      	bne.n	800613e <lsm6dsl_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t) val;
 800611e:	78fb      	ldrb	r3, [r7, #3]
 8006120:	f003 0307 	and.w	r3, r3, #7
 8006124:	b2da      	uxtb	r2, r3
 8006126:	7a3b      	ldrb	r3, [r7, #8]
 8006128:	f362 0343 	bfi	r3, r2, #1, #3
 800612c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800612e:	f107 0208 	add.w	r2, r7, #8
 8006132:	2301      	movs	r3, #1
 8006134:	2111      	movs	r1, #17
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f7ff ff44 	bl	8005fc4 <lsm6dsl_write_reg>
 800613c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800613e:	68fb      	ldr	r3, [r7, #12]
}
 8006140:	4618      	mov	r0, r3
 8006142:	3710      	adds	r7, #16
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}

08006148 <lsm6dsl_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_g_t val)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
 8006150:	460b      	mov	r3, r1
 8006152:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8006154:	f107 0208 	add.w	r2, r7, #8
 8006158:	2301      	movs	r3, #1
 800615a:	2111      	movs	r1, #17
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f7ff ff19 	bl	8005f94 <lsm6dsl_read_reg>
 8006162:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d10f      	bne.n	800618a <lsm6dsl_gy_data_rate_set+0x42>
  {
    ctrl2_g.odr_g = (uint8_t) val;
 800616a:	78fb      	ldrb	r3, [r7, #3]
 800616c:	f003 030f 	and.w	r3, r3, #15
 8006170:	b2da      	uxtb	r2, r3
 8006172:	7a3b      	ldrb	r3, [r7, #8]
 8006174:	f362 1307 	bfi	r3, r2, #4, #4
 8006178:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800617a:	f107 0208 	add.w	r2, r7, #8
 800617e:	2301      	movs	r3, #1
 8006180:	2111      	movs	r1, #17
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f7ff ff1e 	bl	8005fc4 <lsm6dsl_write_reg>
 8006188:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800618a:	68fb      	ldr	r3, [r7, #12]
}
 800618c:	4618      	mov	r0, r3
 800618e:	3710      	adds	r7, #16
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}

08006194 <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
 800619c:	460b      	mov	r3, r1
 800619e:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80061a0:	f107 0208 	add.w	r2, r7, #8
 80061a4:	2301      	movs	r3, #1
 80061a6:	2112      	movs	r1, #18
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f7ff fef3 	bl	8005f94 <lsm6dsl_read_reg>
 80061ae:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10f      	bne.n	80061d6 <lsm6dsl_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = val;
 80061b6:	78fb      	ldrb	r3, [r7, #3]
 80061b8:	f003 0301 	and.w	r3, r3, #1
 80061bc:	b2da      	uxtb	r2, r3
 80061be:	7a3b      	ldrb	r3, [r7, #8]
 80061c0:	f362 1386 	bfi	r3, r2, #6, #1
 80061c4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80061c6:	f107 0208 	add.w	r2, r7, #8
 80061ca:	2301      	movs	r3, #1
 80061cc:	2112      	movs	r1, #18
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f7ff fef8 	bl	8005fc4 <lsm6dsl_write_reg>
 80061d4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80061d6:	68fb      	ldr	r3, [r7, #12]
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3710      	adds	r7, #16
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}

080061e0 <lsm6dsl_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b086      	sub	sp, #24
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 80061ea:	f107 020c 	add.w	r2, r7, #12
 80061ee:	2306      	movs	r3, #6
 80061f0:	2128      	movs	r1, #40	; 0x28
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f7ff fece 	bl	8005f94 <lsm6dsl_read_reg>
 80061f8:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80061fa:	7b7b      	ldrb	r3, [r7, #13]
 80061fc:	b21a      	sxth	r2, r3
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006208:	b29b      	uxth	r3, r3
 800620a:	021b      	lsls	r3, r3, #8
 800620c:	b29a      	uxth	r2, r3
 800620e:	7b3b      	ldrb	r3, [r7, #12]
 8006210:	b29b      	uxth	r3, r3
 8006212:	4413      	add	r3, r2
 8006214:	b29b      	uxth	r3, r3
 8006216:	b21a      	sxth	r2, r3
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 800621c:	7bfa      	ldrb	r2, [r7, #15]
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	3302      	adds	r3, #2
 8006222:	b212      	sxth	r2, r2
 8006224:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	3302      	adds	r3, #2
 800622a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800622e:	b29b      	uxth	r3, r3
 8006230:	021b      	lsls	r3, r3, #8
 8006232:	b29a      	uxth	r2, r3
 8006234:	7bbb      	ldrb	r3, [r7, #14]
 8006236:	b29b      	uxth	r3, r3
 8006238:	4413      	add	r3, r2
 800623a:	b29a      	uxth	r2, r3
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	3302      	adds	r3, #2
 8006240:	b212      	sxth	r2, r2
 8006242:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8006244:	7c7a      	ldrb	r2, [r7, #17]
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	3304      	adds	r3, #4
 800624a:	b212      	sxth	r2, r2
 800624c:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	3304      	adds	r3, #4
 8006252:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006256:	b29b      	uxth	r3, r3
 8006258:	021b      	lsls	r3, r3, #8
 800625a:	b29a      	uxth	r2, r3
 800625c:	7c3b      	ldrb	r3, [r7, #16]
 800625e:	b29b      	uxth	r3, r3
 8006260:	4413      	add	r3, r2
 8006262:	b29a      	uxth	r2, r3
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	3304      	adds	r3, #4
 8006268:	b212      	sxth	r2, r2
 800626a:	801a      	strh	r2, [r3, #0]

  return ret;
 800626c:	697b      	ldr	r3, [r7, #20]
}
 800626e:	4618      	mov	r0, r3
 8006270:	3718      	adds	r7, #24
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}

08006276 <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8006276:	b580      	push	{r7, lr}
 8006278:	b084      	sub	sp, #16
 800627a:	af00      	add	r7, sp, #0
 800627c:	6078      	str	r0, [r7, #4]
 800627e:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 8006280:	2301      	movs	r3, #1
 8006282:	683a      	ldr	r2, [r7, #0]
 8006284:	210f      	movs	r1, #15
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f7ff fe84 	bl	8005f94 <lsm6dsl_read_reg>
 800628c:	60f8      	str	r0, [r7, #12]

  return ret;
 800628e:	68fb      	ldr	r3, [r7, #12]
}
 8006290:	4618      	mov	r0, r3
 8006292:	3710      	adds	r7, #16
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}

08006298 <lsm6dsl_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b084      	sub	sp, #16
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	460b      	mov	r3, r1
 80062a2:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80062a4:	f107 0208 	add.w	r2, r7, #8
 80062a8:	2301      	movs	r3, #1
 80062aa:	2112      	movs	r1, #18
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f7ff fe71 	bl	8005f94 <lsm6dsl_read_reg>
 80062b2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d10f      	bne.n	80062da <lsm6dsl_auto_increment_set+0x42>
  {
    ctrl3_c.if_inc = val;
 80062ba:	78fb      	ldrb	r3, [r7, #3]
 80062bc:	f003 0301 	and.w	r3, r3, #1
 80062c0:	b2da      	uxtb	r2, r3
 80062c2:	7a3b      	ldrb	r3, [r7, #8]
 80062c4:	f362 0382 	bfi	r3, r2, #2, #1
 80062c8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80062ca:	f107 0208 	add.w	r2, r7, #8
 80062ce:	2301      	movs	r3, #1
 80062d0:	2112      	movs	r1, #18
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f7ff fe76 	bl	8005fc4 <lsm6dsl_write_reg>
 80062d8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80062da:	68fb      	ldr	r3, [r7, #12]
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3710      	adds	r7, #16
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}

080062e4 <lsm6dsl_pin_int1_route_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_int1_route_set(stmdev_ctx_t *ctx,
                                   lsm6dsl_int1_route_t val)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b08a      	sub	sp, #40	; 0x28
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
  lsm6dsl_md2_cfg_t md2_cfg;
  lsm6dsl_ctrl4_c_t ctrl4_c;
  lsm6dsl_tap_cfg_t tap_cfg;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 80062ee:	f107 021c 	add.w	r2, r7, #28
 80062f2:	2301      	movs	r3, #1
 80062f4:	210d      	movs	r1, #13
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f7ff fe4c 	bl	8005f94 <lsm6dsl_read_reg>
 80062fc:	6278      	str	r0, [r7, #36]	; 0x24

  if (ret == 0)
 80062fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006300:	2b00      	cmp	r3, #0
 8006302:	d147      	bne.n	8006394 <lsm6dsl_pin_int1_route_set+0xb0>
  {
    int1_ctrl.int1_drdy_xl        = val.int1_drdy_xl;
 8006304:	783b      	ldrb	r3, [r7, #0]
 8006306:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800630a:	b2da      	uxtb	r2, r3
 800630c:	7f3b      	ldrb	r3, [r7, #28]
 800630e:	f362 0300 	bfi	r3, r2, #0, #1
 8006312:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_drdy_g         = val.int1_drdy_g;
 8006314:	783b      	ldrb	r3, [r7, #0]
 8006316:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800631a:	b2da      	uxtb	r2, r3
 800631c:	7f3b      	ldrb	r3, [r7, #28]
 800631e:	f362 0341 	bfi	r3, r2, #1, #1
 8006322:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_boot           = val.int1_boot;
 8006324:	783b      	ldrb	r3, [r7, #0]
 8006326:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800632a:	b2da      	uxtb	r2, r3
 800632c:	7f3b      	ldrb	r3, [r7, #28]
 800632e:	f362 0382 	bfi	r3, r2, #2, #1
 8006332:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_fth            = val.int1_fth;
 8006334:	783b      	ldrb	r3, [r7, #0]
 8006336:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800633a:	b2da      	uxtb	r2, r3
 800633c:	7f3b      	ldrb	r3, [r7, #28]
 800633e:	f362 03c3 	bfi	r3, r2, #3, #1
 8006342:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_fifo_ovr       = val.int1_fifo_ovr;
 8006344:	783b      	ldrb	r3, [r7, #0]
 8006346:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800634a:	b2da      	uxtb	r2, r3
 800634c:	7f3b      	ldrb	r3, [r7, #28]
 800634e:	f362 1304 	bfi	r3, r2, #4, #1
 8006352:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_full_flag      = val.int1_full_flag;
 8006354:	783b      	ldrb	r3, [r7, #0]
 8006356:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800635a:	b2da      	uxtb	r2, r3
 800635c:	7f3b      	ldrb	r3, [r7, #28]
 800635e:	f362 1345 	bfi	r3, r2, #5, #1
 8006362:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_sign_mot       = val.int1_sign_mot;
 8006364:	783b      	ldrb	r3, [r7, #0]
 8006366:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800636a:	b2da      	uxtb	r2, r3
 800636c:	7f3b      	ldrb	r3, [r7, #28]
 800636e:	f362 1386 	bfi	r3, r2, #6, #1
 8006372:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_step_detector  = val.int1_step_detector;
 8006374:	783b      	ldrb	r3, [r7, #0]
 8006376:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800637a:	b2da      	uxtb	r2, r3
 800637c:	7f3b      	ldrb	r3, [r7, #28]
 800637e:	f362 13c7 	bfi	r3, r2, #7, #1
 8006382:	773b      	strb	r3, [r7, #28]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 8006384:	f107 021c 	add.w	r2, r7, #28
 8006388:	2301      	movs	r3, #1
 800638a:	210d      	movs	r1, #13
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f7ff fe19 	bl	8005fc4 <lsm6dsl_write_reg>
 8006392:	6278      	str	r0, [r7, #36]	; 0x24
  }

  if (ret == 0)
 8006394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006396:	2b00      	cmp	r3, #0
 8006398:	d107      	bne.n	80063aa <lsm6dsl_pin_int1_route_set+0xc6>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 800639a:	f107 0218 	add.w	r2, r7, #24
 800639e:	2301      	movs	r3, #1
 80063a0:	215e      	movs	r1, #94	; 0x5e
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f7ff fdf6 	bl	8005f94 <lsm6dsl_read_reg>
 80063a8:	6278      	str	r0, [r7, #36]	; 0x24
  }

  if (ret == 0)
 80063aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d107      	bne.n	80063c0 <lsm6dsl_pin_int1_route_set+0xdc>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD2_CFG, (uint8_t *)&md2_cfg, 1);
 80063b0:	f107 0214 	add.w	r2, r7, #20
 80063b4:	2301      	movs	r3, #1
 80063b6:	215f      	movs	r1, #95	; 0x5f
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f7ff fdeb 	bl	8005f94 <lsm6dsl_read_reg>
 80063be:	6278      	str	r0, [r7, #36]	; 0x24
  }

  if (ret == 0)
 80063c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d147      	bne.n	8006456 <lsm6dsl_pin_int1_route_set+0x172>
  {
    md1_cfg.int1_timer           = val.int1_timer;
 80063c6:	787b      	ldrb	r3, [r7, #1]
 80063c8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80063cc:	b2da      	uxtb	r2, r3
 80063ce:	7e3b      	ldrb	r3, [r7, #24]
 80063d0:	f362 0300 	bfi	r3, r2, #0, #1
 80063d4:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_tilt            = val.int1_tilt;
 80063d6:	787b      	ldrb	r3, [r7, #1]
 80063d8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80063dc:	b2da      	uxtb	r2, r3
 80063de:	7e3b      	ldrb	r3, [r7, #24]
 80063e0:	f362 0341 	bfi	r3, r2, #1, #1
 80063e4:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_6d              = val.int1_6d;
 80063e6:	787b      	ldrb	r3, [r7, #1]
 80063e8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80063ec:	b2da      	uxtb	r2, r3
 80063ee:	7e3b      	ldrb	r3, [r7, #24]
 80063f0:	f362 0382 	bfi	r3, r2, #2, #1
 80063f4:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_double_tap      = val.int1_double_tap;
 80063f6:	787b      	ldrb	r3, [r7, #1]
 80063f8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80063fc:	b2da      	uxtb	r2, r3
 80063fe:	7e3b      	ldrb	r3, [r7, #24]
 8006400:	f362 03c3 	bfi	r3, r2, #3, #1
 8006404:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_ff              = val.int1_ff;
 8006406:	787b      	ldrb	r3, [r7, #1]
 8006408:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800640c:	b2da      	uxtb	r2, r3
 800640e:	7e3b      	ldrb	r3, [r7, #24]
 8006410:	f362 1304 	bfi	r3, r2, #4, #1
 8006414:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_wu              = val.int1_wu;
 8006416:	787b      	ldrb	r3, [r7, #1]
 8006418:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800641c:	b2da      	uxtb	r2, r3
 800641e:	7e3b      	ldrb	r3, [r7, #24]
 8006420:	f362 1345 	bfi	r3, r2, #5, #1
 8006424:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_single_tap      = val.int1_single_tap;
 8006426:	787b      	ldrb	r3, [r7, #1]
 8006428:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800642c:	b2da      	uxtb	r2, r3
 800642e:	7e3b      	ldrb	r3, [r7, #24]
 8006430:	f362 1386 	bfi	r3, r2, #6, #1
 8006434:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_inact_state     = val.int1_inact_state;
 8006436:	787b      	ldrb	r3, [r7, #1]
 8006438:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800643c:	b2da      	uxtb	r2, r3
 800643e:	7e3b      	ldrb	r3, [r7, #24]
 8006440:	f362 13c7 	bfi	r3, r2, #7, #1
 8006444:	763b      	strb	r3, [r7, #24]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 8006446:	f107 0218 	add.w	r2, r7, #24
 800644a:	2301      	movs	r3, #1
 800644c:	215e      	movs	r1, #94	; 0x5e
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f7ff fdb8 	bl	8005fc4 <lsm6dsl_write_reg>
 8006454:	6278      	str	r0, [r7, #36]	; 0x24
  }

  if (ret == 0)
 8006456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006458:	2b00      	cmp	r3, #0
 800645a:	d107      	bne.n	800646c <lsm6dsl_pin_int1_route_set+0x188>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 800645c:	f107 0210 	add.w	r2, r7, #16
 8006460:	2301      	movs	r3, #1
 8006462:	2113      	movs	r1, #19
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f7ff fd95 	bl	8005f94 <lsm6dsl_read_reg>
 800646a:	6278      	str	r0, [r7, #36]	; 0x24
  }

  if (ret == 0)
 800646c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646e:	2b00      	cmp	r3, #0
 8006470:	d10f      	bne.n	8006492 <lsm6dsl_pin_int1_route_set+0x1ae>
  {
    ctrl4_c.den_drdy_int1 = val.den_drdy_int1;
 8006472:	78bb      	ldrb	r3, [r7, #2]
 8006474:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006478:	b2da      	uxtb	r2, r3
 800647a:	7c3b      	ldrb	r3, [r7, #16]
 800647c:	f362 1304 	bfi	r3, r2, #4, #1
 8006480:	743b      	strb	r3, [r7, #16]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8006482:	f107 0210 	add.w	r2, r7, #16
 8006486:	2301      	movs	r3, #1
 8006488:	2113      	movs	r1, #19
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f7ff fd9a 	bl	8005fc4 <lsm6dsl_write_reg>
 8006490:	6278      	str	r0, [r7, #36]	; 0x24
  }

  if (ret == 0)
 8006492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006494:	2b00      	cmp	r3, #0
 8006496:	d107      	bne.n	80064a8 <lsm6dsl_pin_int1_route_set+0x1c4>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8006498:	f107 0220 	add.w	r2, r7, #32
 800649c:	2301      	movs	r3, #1
 800649e:	211a      	movs	r1, #26
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	f7ff fd77 	bl	8005f94 <lsm6dsl_read_reg>
 80064a6:	6278      	str	r0, [r7, #36]	; 0x24
                           (uint8_t *)&master_config, 1);
  }

  if (ret == 0)
 80064a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d111      	bne.n	80064d2 <lsm6dsl_pin_int1_route_set+0x1ee>
  {
    master_config.drdy_on_int1   = val.den_drdy_int1;
 80064ae:	78bb      	ldrb	r3, [r7, #2]
 80064b0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80064b4:	b2da      	uxtb	r2, r3
 80064b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80064ba:	f362 13c7 	bfi	r3, r2, #7, #1
 80064be:	f887 3020 	strb.w	r3, [r7, #32]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_MASTER_CONFIG,
 80064c2:	f107 0220 	add.w	r2, r7, #32
 80064c6:	2301      	movs	r3, #1
 80064c8:	211a      	movs	r1, #26
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f7ff fd7a 	bl	8005fc4 <lsm6dsl_write_reg>
 80064d0:	6278      	str	r0, [r7, #36]	; 0x24
                            (uint8_t *)&master_config, 1);
  }

  if (ret == 0)
 80064d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d158      	bne.n	800658a <lsm6dsl_pin_int1_route_set+0x2a6>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_TAP_CFG, (uint8_t *)&tap_cfg, 1);
 80064d8:	f107 020c 	add.w	r2, r7, #12
 80064dc:	2301      	movs	r3, #1
 80064de:	2158      	movs	r1, #88	; 0x58
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f7ff fd57 	bl	8005f94 <lsm6dsl_read_reg>
 80064e6:	6278      	str	r0, [r7, #36]	; 0x24

    if ((val.int1_6d != 0x00U) ||
 80064e8:	787b      	ldrb	r3, [r7, #1]
 80064ea:	f003 0304 	and.w	r3, r3, #4
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d141      	bne.n	8006578 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_ff != 0x00U) ||
 80064f4:	787b      	ldrb	r3, [r7, #1]
 80064f6:	f003 0310 	and.w	r3, r3, #16
 80064fa:	b2db      	uxtb	r3, r3
    if ((val.int1_6d != 0x00U) ||
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d13b      	bne.n	8006578 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_wu != 0x00U) ||
 8006500:	787b      	ldrb	r3, [r7, #1]
 8006502:	f003 0320 	and.w	r3, r3, #32
 8006506:	b2db      	uxtb	r3, r3
        (val.int1_ff != 0x00U) ||
 8006508:	2b00      	cmp	r3, #0
 800650a:	d135      	bne.n	8006578 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_single_tap != 0x00U) ||
 800650c:	787b      	ldrb	r3, [r7, #1]
 800650e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006512:	b2db      	uxtb	r3, r3
        (val.int1_wu != 0x00U) ||
 8006514:	2b00      	cmp	r3, #0
 8006516:	d12f      	bne.n	8006578 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_double_tap != 0x00U) ||
 8006518:	787b      	ldrb	r3, [r7, #1]
 800651a:	f003 0308 	and.w	r3, r3, #8
 800651e:	b2db      	uxtb	r3, r3
        (val.int1_single_tap != 0x00U) ||
 8006520:	2b00      	cmp	r3, #0
 8006522:	d129      	bne.n	8006578 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_inact_state != 0x00U) ||
 8006524:	787b      	ldrb	r3, [r7, #1]
 8006526:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800652a:	b2db      	uxtb	r3, r3
        (val.int1_double_tap != 0x00U) ||
 800652c:	2b00      	cmp	r3, #0
 800652e:	d123      	bne.n	8006578 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_6d != 0x00U) ||
 8006530:	7d3b      	ldrb	r3, [r7, #20]
 8006532:	f003 0304 	and.w	r3, r3, #4
 8006536:	b2db      	uxtb	r3, r3
        (val.int1_inact_state != 0x00U) ||
 8006538:	2b00      	cmp	r3, #0
 800653a:	d11d      	bne.n	8006578 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_ff != 0x00U) ||
 800653c:	7d3b      	ldrb	r3, [r7, #20]
 800653e:	f003 0310 	and.w	r3, r3, #16
 8006542:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_6d != 0x00U) ||
 8006544:	2b00      	cmp	r3, #0
 8006546:	d117      	bne.n	8006578 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_wu != 0x00U) ||
 8006548:	7d3b      	ldrb	r3, [r7, #20]
 800654a:	f003 0320 	and.w	r3, r3, #32
 800654e:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_ff != 0x00U) ||
 8006550:	2b00      	cmp	r3, #0
 8006552:	d111      	bne.n	8006578 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_single_tap != 0x00U) ||
 8006554:	7d3b      	ldrb	r3, [r7, #20]
 8006556:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800655a:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_wu != 0x00U) ||
 800655c:	2b00      	cmp	r3, #0
 800655e:	d10b      	bne.n	8006578 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_double_tap != 0x00U) ||
 8006560:	7d3b      	ldrb	r3, [r7, #20]
 8006562:	f003 0308 	and.w	r3, r3, #8
 8006566:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_single_tap != 0x00U) ||
 8006568:	2b00      	cmp	r3, #0
 800656a:	d105      	bne.n	8006578 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_inact_state != 0x00U))
 800656c:	7d3b      	ldrb	r3, [r7, #20]
 800656e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006572:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_double_tap != 0x00U) ||
 8006574:	2b00      	cmp	r3, #0
 8006576:	d004      	beq.n	8006582 <lsm6dsl_pin_int1_route_set+0x29e>
    {
      tap_cfg.interrupts_enable = PROPERTY_ENABLE;
 8006578:	7b3b      	ldrb	r3, [r7, #12]
 800657a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800657e:	733b      	strb	r3, [r7, #12]
 8006580:	e003      	b.n	800658a <lsm6dsl_pin_int1_route_set+0x2a6>
    }

    else
    {
      tap_cfg.interrupts_enable = PROPERTY_DISABLE;
 8006582:	7b3b      	ldrb	r3, [r7, #12]
 8006584:	f36f 13c7 	bfc	r3, #7, #1
 8006588:	733b      	strb	r3, [r7, #12]
    }
  }

  if (ret == 0)
 800658a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800658c:	2b00      	cmp	r3, #0
 800658e:	d107      	bne.n	80065a0 <lsm6dsl_pin_int1_route_set+0x2bc>
  {
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_TAP_CFG, (uint8_t *)&tap_cfg, 1);
 8006590:	f107 020c 	add.w	r2, r7, #12
 8006594:	2301      	movs	r3, #1
 8006596:	2158      	movs	r1, #88	; 0x58
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f7ff fd13 	bl	8005fc4 <lsm6dsl_write_reg>
 800659e:	6278      	str	r0, [r7, #36]	; 0x24
  }

  return ret;
 80065a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3728      	adds	r7, #40	; 0x28
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}

080065aa <lsm6dsl_pin_int1_route_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_int1_route_get(stmdev_ctx_t *ctx,
                                   lsm6dsl_int1_route_t *val)
{
 80065aa:	b580      	push	{r7, lr}
 80065ac:	b088      	sub	sp, #32
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	6078      	str	r0, [r7, #4]
 80065b2:	6039      	str	r1, [r7, #0]
  lsm6dsl_int1_ctrl_t int1_ctrl;
  lsm6dsl_md1_cfg_t md1_cfg;
  lsm6dsl_ctrl4_c_t ctrl4_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 80065b4:	f107 0214 	add.w	r2, r7, #20
 80065b8:	2301      	movs	r3, #1
 80065ba:	210d      	movs	r1, #13
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f7ff fce9 	bl	8005f94 <lsm6dsl_read_reg>
 80065c2:	61f8      	str	r0, [r7, #28]

  if (ret == 0)
 80065c4:	69fb      	ldr	r3, [r7, #28]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	f040 80c0 	bne.w	800674c <lsm6dsl_pin_int1_route_get+0x1a2>
  {
    val->int1_drdy_xl       = int1_ctrl.int1_drdy_xl;
 80065cc:	7d3b      	ldrb	r3, [r7, #20]
 80065ce:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80065d2:	b2d9      	uxtb	r1, r3
 80065d4:	683a      	ldr	r2, [r7, #0]
 80065d6:	7813      	ldrb	r3, [r2, #0]
 80065d8:	f361 0300 	bfi	r3, r1, #0, #1
 80065dc:	7013      	strb	r3, [r2, #0]
    val->int1_drdy_g        = int1_ctrl.int1_drdy_g;
 80065de:	7d3b      	ldrb	r3, [r7, #20]
 80065e0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80065e4:	b2d9      	uxtb	r1, r3
 80065e6:	683a      	ldr	r2, [r7, #0]
 80065e8:	7813      	ldrb	r3, [r2, #0]
 80065ea:	f361 0341 	bfi	r3, r1, #1, #1
 80065ee:	7013      	strb	r3, [r2, #0]
    val->int1_boot          = int1_ctrl.int1_boot;
 80065f0:	7d3b      	ldrb	r3, [r7, #20]
 80065f2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80065f6:	b2d9      	uxtb	r1, r3
 80065f8:	683a      	ldr	r2, [r7, #0]
 80065fa:	7813      	ldrb	r3, [r2, #0]
 80065fc:	f361 0382 	bfi	r3, r1, #2, #1
 8006600:	7013      	strb	r3, [r2, #0]
    val->int1_fth           = int1_ctrl.int1_fth;
 8006602:	7d3b      	ldrb	r3, [r7, #20]
 8006604:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006608:	b2d9      	uxtb	r1, r3
 800660a:	683a      	ldr	r2, [r7, #0]
 800660c:	7813      	ldrb	r3, [r2, #0]
 800660e:	f361 03c3 	bfi	r3, r1, #3, #1
 8006612:	7013      	strb	r3, [r2, #0]
    val->int1_fifo_ovr      = int1_ctrl.int1_fifo_ovr;
 8006614:	7d3b      	ldrb	r3, [r7, #20]
 8006616:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800661a:	b2d9      	uxtb	r1, r3
 800661c:	683a      	ldr	r2, [r7, #0]
 800661e:	7813      	ldrb	r3, [r2, #0]
 8006620:	f361 1304 	bfi	r3, r1, #4, #1
 8006624:	7013      	strb	r3, [r2, #0]
    val->int1_full_flag     = int1_ctrl.int1_full_flag;
 8006626:	7d3b      	ldrb	r3, [r7, #20]
 8006628:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800662c:	b2d9      	uxtb	r1, r3
 800662e:	683a      	ldr	r2, [r7, #0]
 8006630:	7813      	ldrb	r3, [r2, #0]
 8006632:	f361 1345 	bfi	r3, r1, #5, #1
 8006636:	7013      	strb	r3, [r2, #0]
    val->int1_sign_mot      = int1_ctrl.int1_sign_mot;
 8006638:	7d3b      	ldrb	r3, [r7, #20]
 800663a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800663e:	b2d9      	uxtb	r1, r3
 8006640:	683a      	ldr	r2, [r7, #0]
 8006642:	7813      	ldrb	r3, [r2, #0]
 8006644:	f361 1386 	bfi	r3, r1, #6, #1
 8006648:	7013      	strb	r3, [r2, #0]
    val->int1_step_detector = int1_ctrl.int1_step_detector ;
 800664a:	7d3b      	ldrb	r3, [r7, #20]
 800664c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006650:	b2d9      	uxtb	r1, r3
 8006652:	683a      	ldr	r2, [r7, #0]
 8006654:	7813      	ldrb	r3, [r2, #0]
 8006656:	f361 13c7 	bfi	r3, r1, #7, #1
 800665a:	7013      	strb	r3, [r2, #0]
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 800665c:	f107 0210 	add.w	r2, r7, #16
 8006660:	2301      	movs	r3, #1
 8006662:	215e      	movs	r1, #94	; 0x5e
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f7ff fc95 	bl	8005f94 <lsm6dsl_read_reg>
 800666a:	61f8      	str	r0, [r7, #28]

    if (ret == 0)
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d16c      	bne.n	800674c <lsm6dsl_pin_int1_route_get+0x1a2>
    {
      val->int1_timer       = md1_cfg.int1_timer;
 8006672:	7c3b      	ldrb	r3, [r7, #16]
 8006674:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006678:	b2d9      	uxtb	r1, r3
 800667a:	683a      	ldr	r2, [r7, #0]
 800667c:	7853      	ldrb	r3, [r2, #1]
 800667e:	f361 0300 	bfi	r3, r1, #0, #1
 8006682:	7053      	strb	r3, [r2, #1]
      val->int1_tilt        = md1_cfg.int1_tilt;
 8006684:	7c3b      	ldrb	r3, [r7, #16]
 8006686:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800668a:	b2d9      	uxtb	r1, r3
 800668c:	683a      	ldr	r2, [r7, #0]
 800668e:	7853      	ldrb	r3, [r2, #1]
 8006690:	f361 0341 	bfi	r3, r1, #1, #1
 8006694:	7053      	strb	r3, [r2, #1]
      val->int1_6d          = md1_cfg.int1_6d;
 8006696:	7c3b      	ldrb	r3, [r7, #16]
 8006698:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800669c:	b2d9      	uxtb	r1, r3
 800669e:	683a      	ldr	r2, [r7, #0]
 80066a0:	7853      	ldrb	r3, [r2, #1]
 80066a2:	f361 0382 	bfi	r3, r1, #2, #1
 80066a6:	7053      	strb	r3, [r2, #1]
      val->int1_double_tap  = md1_cfg.int1_double_tap;
 80066a8:	7c3b      	ldrb	r3, [r7, #16]
 80066aa:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80066ae:	b2d9      	uxtb	r1, r3
 80066b0:	683a      	ldr	r2, [r7, #0]
 80066b2:	7853      	ldrb	r3, [r2, #1]
 80066b4:	f361 03c3 	bfi	r3, r1, #3, #1
 80066b8:	7053      	strb	r3, [r2, #1]
      val->int1_ff          = md1_cfg.int1_ff;
 80066ba:	7c3b      	ldrb	r3, [r7, #16]
 80066bc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80066c0:	b2d9      	uxtb	r1, r3
 80066c2:	683a      	ldr	r2, [r7, #0]
 80066c4:	7853      	ldrb	r3, [r2, #1]
 80066c6:	f361 1304 	bfi	r3, r1, #4, #1
 80066ca:	7053      	strb	r3, [r2, #1]
      val->int1_wu          = md1_cfg.int1_wu;
 80066cc:	7c3b      	ldrb	r3, [r7, #16]
 80066ce:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80066d2:	b2d9      	uxtb	r1, r3
 80066d4:	683a      	ldr	r2, [r7, #0]
 80066d6:	7853      	ldrb	r3, [r2, #1]
 80066d8:	f361 1345 	bfi	r3, r1, #5, #1
 80066dc:	7053      	strb	r3, [r2, #1]
      val->int1_single_tap  = md1_cfg.int1_single_tap;
 80066de:	7c3b      	ldrb	r3, [r7, #16]
 80066e0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80066e4:	b2d9      	uxtb	r1, r3
 80066e6:	683a      	ldr	r2, [r7, #0]
 80066e8:	7853      	ldrb	r3, [r2, #1]
 80066ea:	f361 1386 	bfi	r3, r1, #6, #1
 80066ee:	7053      	strb	r3, [r2, #1]
      val->int1_inact_state = md1_cfg.int1_inact_state;
 80066f0:	7c3b      	ldrb	r3, [r7, #16]
 80066f2:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80066f6:	b2d9      	uxtb	r1, r3
 80066f8:	683a      	ldr	r2, [r7, #0]
 80066fa:	7853      	ldrb	r3, [r2, #1]
 80066fc:	f361 13c7 	bfi	r3, r1, #7, #1
 8006700:	7053      	strb	r3, [r2, #1]
      ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8006702:	f107 020c 	add.w	r2, r7, #12
 8006706:	2301      	movs	r3, #1
 8006708:	2113      	movs	r1, #19
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f7ff fc42 	bl	8005f94 <lsm6dsl_read_reg>
 8006710:	61f8      	str	r0, [r7, #28]

      if (ret == 0)
 8006712:	69fb      	ldr	r3, [r7, #28]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d119      	bne.n	800674c <lsm6dsl_pin_int1_route_get+0x1a2>
      {
        val->den_drdy_int1 = ctrl4_c.den_drdy_int1;
 8006718:	7b3b      	ldrb	r3, [r7, #12]
 800671a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800671e:	b2d9      	uxtb	r1, r3
 8006720:	683a      	ldr	r2, [r7, #0]
 8006722:	7893      	ldrb	r3, [r2, #2]
 8006724:	f361 0300 	bfi	r3, r1, #0, #1
 8006728:	7093      	strb	r3, [r2, #2]
        ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 800672a:	f107 0218 	add.w	r2, r7, #24
 800672e:	2301      	movs	r3, #1
 8006730:	211a      	movs	r1, #26
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f7ff fc2e 	bl	8005f94 <lsm6dsl_read_reg>
 8006738:	61f8      	str	r0, [r7, #28]
                               (uint8_t *)&master_config, 1);
        val->den_drdy_int1 = master_config.drdy_on_int1;
 800673a:	7e3b      	ldrb	r3, [r7, #24]
 800673c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006740:	b2d9      	uxtb	r1, r3
 8006742:	683a      	ldr	r2, [r7, #0]
 8006744:	7893      	ldrb	r3, [r2, #2]
 8006746:	f361 0300 	bfi	r3, r1, #0, #1
 800674a:	7093      	strb	r3, [r2, #2]
      }
    }
  }

  return ret;
 800674c:	69fb      	ldr	r3, [r7, #28]
}
 800674e:	4618      	mov	r0, r3
 8006750:	3720      	adds	r7, #32
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}

08006756 <lsm6dsl_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_mode_set(stmdev_ctx_t *ctx,
                              lsm6dsl_fifo_mode_t val)
{
 8006756:	b580      	push	{r7, lr}
 8006758:	b084      	sub	sp, #16
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
 800675e:	460b      	mov	r3, r1
 8006760:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5,
 8006762:	f107 0208 	add.w	r2, r7, #8
 8006766:	2301      	movs	r3, #1
 8006768:	210a      	movs	r1, #10
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f7ff fc12 	bl	8005f94 <lsm6dsl_read_reg>
 8006770:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&fifo_ctrl5, 1);

  if (ret == 0)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d10f      	bne.n	8006798 <lsm6dsl_fifo_mode_set+0x42>
  {
    fifo_ctrl5.fifo_mode = (uint8_t)val;
 8006778:	78fb      	ldrb	r3, [r7, #3]
 800677a:	f003 0307 	and.w	r3, r3, #7
 800677e:	b2da      	uxtb	r2, r3
 8006780:	7a3b      	ldrb	r3, [r7, #8]
 8006782:	f362 0302 	bfi	r3, r2, #0, #3
 8006786:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5,
 8006788:	f107 0208 	add.w	r2, r7, #8
 800678c:	2301      	movs	r3, #1
 800678e:	210a      	movs	r1, #10
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f7ff fc17 	bl	8005fc4 <lsm6dsl_write_reg>
 8006796:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl5, 1);
  }

  return ret;
 8006798:	68fb      	ldr	r3, [r7, #12]
}
 800679a:	4618      	mov	r0, r3
 800679c:	3710      	adds	r7, #16
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}

080067a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80067a2:	b580      	push	{r7, lr}
 80067a4:	b082      	sub	sp, #8
 80067a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80067a8:	2300      	movs	r3, #0
 80067aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80067ac:	2003      	movs	r0, #3
 80067ae:	f000 f961 	bl	8006a74 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80067b2:	2000      	movs	r0, #0
 80067b4:	f000 f80e 	bl	80067d4 <HAL_InitTick>
 80067b8:	4603      	mov	r3, r0
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d002      	beq.n	80067c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	71fb      	strb	r3, [r7, #7]
 80067c2:	e001      	b.n	80067c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80067c4:	f7fe fa58 	bl	8004c78 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80067c8:	79fb      	ldrb	r3, [r7, #7]
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3708      	adds	r7, #8
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}
	...

080067d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b084      	sub	sp, #16
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80067dc:	2300      	movs	r3, #0
 80067de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80067e0:	4b17      	ldr	r3, [pc, #92]	; (8006840 <HAL_InitTick+0x6c>)
 80067e2:	781b      	ldrb	r3, [r3, #0]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d023      	beq.n	8006830 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80067e8:	4b16      	ldr	r3, [pc, #88]	; (8006844 <HAL_InitTick+0x70>)
 80067ea:	681a      	ldr	r2, [r3, #0]
 80067ec:	4b14      	ldr	r3, [pc, #80]	; (8006840 <HAL_InitTick+0x6c>)
 80067ee:	781b      	ldrb	r3, [r3, #0]
 80067f0:	4619      	mov	r1, r3
 80067f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80067f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80067fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80067fe:	4618      	mov	r0, r3
 8006800:	f000 f96d 	bl	8006ade <HAL_SYSTICK_Config>
 8006804:	4603      	mov	r3, r0
 8006806:	2b00      	cmp	r3, #0
 8006808:	d10f      	bne.n	800682a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2b0f      	cmp	r3, #15
 800680e:	d809      	bhi.n	8006824 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006810:	2200      	movs	r2, #0
 8006812:	6879      	ldr	r1, [r7, #4]
 8006814:	f04f 30ff 	mov.w	r0, #4294967295
 8006818:	f000 f937 	bl	8006a8a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800681c:	4a0a      	ldr	r2, [pc, #40]	; (8006848 <HAL_InitTick+0x74>)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6013      	str	r3, [r2, #0]
 8006822:	e007      	b.n	8006834 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8006824:	2301      	movs	r3, #1
 8006826:	73fb      	strb	r3, [r7, #15]
 8006828:	e004      	b.n	8006834 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800682a:	2301      	movs	r3, #1
 800682c:	73fb      	strb	r3, [r7, #15]
 800682e:	e001      	b.n	8006834 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006834:	7bfb      	ldrb	r3, [r7, #15]
}
 8006836:	4618      	mov	r0, r3
 8006838:	3710      	adds	r7, #16
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}
 800683e:	bf00      	nop
 8006840:	20000014 	.word	0x20000014
 8006844:	2000000c 	.word	0x2000000c
 8006848:	20000010 	.word	0x20000010

0800684c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800684c:	b480      	push	{r7}
 800684e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006850:	4b06      	ldr	r3, [pc, #24]	; (800686c <HAL_IncTick+0x20>)
 8006852:	781b      	ldrb	r3, [r3, #0]
 8006854:	461a      	mov	r2, r3
 8006856:	4b06      	ldr	r3, [pc, #24]	; (8006870 <HAL_IncTick+0x24>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4413      	add	r3, r2
 800685c:	4a04      	ldr	r2, [pc, #16]	; (8006870 <HAL_IncTick+0x24>)
 800685e:	6013      	str	r3, [r2, #0]
}
 8006860:	bf00      	nop
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr
 800686a:	bf00      	nop
 800686c:	20000014 	.word	0x20000014
 8006870:	200011e0 	.word	0x200011e0

08006874 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006874:	b480      	push	{r7}
 8006876:	af00      	add	r7, sp, #0
  return uwTick;
 8006878:	4b03      	ldr	r3, [pc, #12]	; (8006888 <HAL_GetTick+0x14>)
 800687a:	681b      	ldr	r3, [r3, #0]
}
 800687c:	4618      	mov	r0, r3
 800687e:	46bd      	mov	sp, r7
 8006880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006884:	4770      	bx	lr
 8006886:	bf00      	nop
 8006888:	200011e0 	.word	0x200011e0

0800688c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b084      	sub	sp, #16
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006894:	f7ff ffee 	bl	8006874 <HAL_GetTick>
 8006898:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068a4:	d005      	beq.n	80068b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80068a6:	4b0a      	ldr	r3, [pc, #40]	; (80068d0 <HAL_Delay+0x44>)
 80068a8:	781b      	ldrb	r3, [r3, #0]
 80068aa:	461a      	mov	r2, r3
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	4413      	add	r3, r2
 80068b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80068b2:	bf00      	nop
 80068b4:	f7ff ffde 	bl	8006874 <HAL_GetTick>
 80068b8:	4602      	mov	r2, r0
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	1ad3      	subs	r3, r2, r3
 80068be:	68fa      	ldr	r2, [r7, #12]
 80068c0:	429a      	cmp	r2, r3
 80068c2:	d8f7      	bhi.n	80068b4 <HAL_Delay+0x28>
  {
  }
}
 80068c4:	bf00      	nop
 80068c6:	bf00      	nop
 80068c8:	3710      	adds	r7, #16
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}
 80068ce:	bf00      	nop
 80068d0:	20000014 	.word	0x20000014

080068d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b085      	sub	sp, #20
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f003 0307 	and.w	r3, r3, #7
 80068e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80068e4:	4b0c      	ldr	r3, [pc, #48]	; (8006918 <__NVIC_SetPriorityGrouping+0x44>)
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80068ea:	68ba      	ldr	r2, [r7, #8]
 80068ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80068f0:	4013      	ands	r3, r2
 80068f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80068fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006900:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006904:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006906:	4a04      	ldr	r2, [pc, #16]	; (8006918 <__NVIC_SetPriorityGrouping+0x44>)
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	60d3      	str	r3, [r2, #12]
}
 800690c:	bf00      	nop
 800690e:	3714      	adds	r7, #20
 8006910:	46bd      	mov	sp, r7
 8006912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006916:	4770      	bx	lr
 8006918:	e000ed00 	.word	0xe000ed00

0800691c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800691c:	b480      	push	{r7}
 800691e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006920:	4b04      	ldr	r3, [pc, #16]	; (8006934 <__NVIC_GetPriorityGrouping+0x18>)
 8006922:	68db      	ldr	r3, [r3, #12]
 8006924:	0a1b      	lsrs	r3, r3, #8
 8006926:	f003 0307 	and.w	r3, r3, #7
}
 800692a:	4618      	mov	r0, r3
 800692c:	46bd      	mov	sp, r7
 800692e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006932:	4770      	bx	lr
 8006934:	e000ed00 	.word	0xe000ed00

08006938 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006938:	b480      	push	{r7}
 800693a:	b083      	sub	sp, #12
 800693c:	af00      	add	r7, sp, #0
 800693e:	4603      	mov	r3, r0
 8006940:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006946:	2b00      	cmp	r3, #0
 8006948:	db0b      	blt.n	8006962 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800694a:	79fb      	ldrb	r3, [r7, #7]
 800694c:	f003 021f 	and.w	r2, r3, #31
 8006950:	4907      	ldr	r1, [pc, #28]	; (8006970 <__NVIC_EnableIRQ+0x38>)
 8006952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006956:	095b      	lsrs	r3, r3, #5
 8006958:	2001      	movs	r0, #1
 800695a:	fa00 f202 	lsl.w	r2, r0, r2
 800695e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006962:	bf00      	nop
 8006964:	370c      	adds	r7, #12
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr
 800696e:	bf00      	nop
 8006970:	e000e100 	.word	0xe000e100

08006974 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006974:	b480      	push	{r7}
 8006976:	b083      	sub	sp, #12
 8006978:	af00      	add	r7, sp, #0
 800697a:	4603      	mov	r3, r0
 800697c:	6039      	str	r1, [r7, #0]
 800697e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006984:	2b00      	cmp	r3, #0
 8006986:	db0a      	blt.n	800699e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	b2da      	uxtb	r2, r3
 800698c:	490c      	ldr	r1, [pc, #48]	; (80069c0 <__NVIC_SetPriority+0x4c>)
 800698e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006992:	0112      	lsls	r2, r2, #4
 8006994:	b2d2      	uxtb	r2, r2
 8006996:	440b      	add	r3, r1
 8006998:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800699c:	e00a      	b.n	80069b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	b2da      	uxtb	r2, r3
 80069a2:	4908      	ldr	r1, [pc, #32]	; (80069c4 <__NVIC_SetPriority+0x50>)
 80069a4:	79fb      	ldrb	r3, [r7, #7]
 80069a6:	f003 030f 	and.w	r3, r3, #15
 80069aa:	3b04      	subs	r3, #4
 80069ac:	0112      	lsls	r2, r2, #4
 80069ae:	b2d2      	uxtb	r2, r2
 80069b0:	440b      	add	r3, r1
 80069b2:	761a      	strb	r2, [r3, #24]
}
 80069b4:	bf00      	nop
 80069b6:	370c      	adds	r7, #12
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr
 80069c0:	e000e100 	.word	0xe000e100
 80069c4:	e000ed00 	.word	0xe000ed00

080069c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b089      	sub	sp, #36	; 0x24
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	60f8      	str	r0, [r7, #12]
 80069d0:	60b9      	str	r1, [r7, #8]
 80069d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f003 0307 	and.w	r3, r3, #7
 80069da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80069dc:	69fb      	ldr	r3, [r7, #28]
 80069de:	f1c3 0307 	rsb	r3, r3, #7
 80069e2:	2b04      	cmp	r3, #4
 80069e4:	bf28      	it	cs
 80069e6:	2304      	movcs	r3, #4
 80069e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80069ea:	69fb      	ldr	r3, [r7, #28]
 80069ec:	3304      	adds	r3, #4
 80069ee:	2b06      	cmp	r3, #6
 80069f0:	d902      	bls.n	80069f8 <NVIC_EncodePriority+0x30>
 80069f2:	69fb      	ldr	r3, [r7, #28]
 80069f4:	3b03      	subs	r3, #3
 80069f6:	e000      	b.n	80069fa <NVIC_EncodePriority+0x32>
 80069f8:	2300      	movs	r3, #0
 80069fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80069fc:	f04f 32ff 	mov.w	r2, #4294967295
 8006a00:	69bb      	ldr	r3, [r7, #24]
 8006a02:	fa02 f303 	lsl.w	r3, r2, r3
 8006a06:	43da      	mvns	r2, r3
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	401a      	ands	r2, r3
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006a10:	f04f 31ff 	mov.w	r1, #4294967295
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	fa01 f303 	lsl.w	r3, r1, r3
 8006a1a:	43d9      	mvns	r1, r3
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006a20:	4313      	orrs	r3, r2
         );
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3724      	adds	r7, #36	; 0x24
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr
	...

08006a30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b082      	sub	sp, #8
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	3b01      	subs	r3, #1
 8006a3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006a40:	d301      	bcc.n	8006a46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006a42:	2301      	movs	r3, #1
 8006a44:	e00f      	b.n	8006a66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006a46:	4a0a      	ldr	r2, [pc, #40]	; (8006a70 <SysTick_Config+0x40>)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	3b01      	subs	r3, #1
 8006a4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006a4e:	210f      	movs	r1, #15
 8006a50:	f04f 30ff 	mov.w	r0, #4294967295
 8006a54:	f7ff ff8e 	bl	8006974 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006a58:	4b05      	ldr	r3, [pc, #20]	; (8006a70 <SysTick_Config+0x40>)
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006a5e:	4b04      	ldr	r3, [pc, #16]	; (8006a70 <SysTick_Config+0x40>)
 8006a60:	2207      	movs	r2, #7
 8006a62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006a64:	2300      	movs	r3, #0
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3708      	adds	r7, #8
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	e000e010 	.word	0xe000e010

08006a74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b082      	sub	sp, #8
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006a7c:	6878      	ldr	r0, [r7, #4]
 8006a7e:	f7ff ff29 	bl	80068d4 <__NVIC_SetPriorityGrouping>
}
 8006a82:	bf00      	nop
 8006a84:	3708      	adds	r7, #8
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}

08006a8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006a8a:	b580      	push	{r7, lr}
 8006a8c:	b086      	sub	sp, #24
 8006a8e:	af00      	add	r7, sp, #0
 8006a90:	4603      	mov	r3, r0
 8006a92:	60b9      	str	r1, [r7, #8]
 8006a94:	607a      	str	r2, [r7, #4]
 8006a96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006a9c:	f7ff ff3e 	bl	800691c <__NVIC_GetPriorityGrouping>
 8006aa0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006aa2:	687a      	ldr	r2, [r7, #4]
 8006aa4:	68b9      	ldr	r1, [r7, #8]
 8006aa6:	6978      	ldr	r0, [r7, #20]
 8006aa8:	f7ff ff8e 	bl	80069c8 <NVIC_EncodePriority>
 8006aac:	4602      	mov	r2, r0
 8006aae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006ab2:	4611      	mov	r1, r2
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	f7ff ff5d 	bl	8006974 <__NVIC_SetPriority>
}
 8006aba:	bf00      	nop
 8006abc:	3718      	adds	r7, #24
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}

08006ac2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006ac2:	b580      	push	{r7, lr}
 8006ac4:	b082      	sub	sp, #8
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	4603      	mov	r3, r0
 8006aca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006acc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f7ff ff31 	bl	8006938 <__NVIC_EnableIRQ>
}
 8006ad6:	bf00      	nop
 8006ad8:	3708      	adds	r7, #8
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}

08006ade <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006ade:	b580      	push	{r7, lr}
 8006ae0:	b082      	sub	sp, #8
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f7ff ffa2 	bl	8006a30 <SysTick_Config>
 8006aec:	4603      	mov	r3, r0
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3708      	adds	r7, #8
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
	...

08006af8 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b082      	sub	sp, #8
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d101      	bne.n	8006b0a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	e0ac      	b.n	8006c64 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4618      	mov	r0, r3
 8006b10:	f000 f8b2 	bl	8006c78 <DFSDM_GetChannelFromInstance>
 8006b14:	4603      	mov	r3, r0
 8006b16:	4a55      	ldr	r2, [pc, #340]	; (8006c6c <HAL_DFSDM_ChannelInit+0x174>)
 8006b18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d001      	beq.n	8006b24 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	e09f      	b.n	8006c64 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f7fe f8cb 	bl	8004cc0 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8006b2a:	4b51      	ldr	r3, [pc, #324]	; (8006c70 <HAL_DFSDM_ChannelInit+0x178>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	3301      	adds	r3, #1
 8006b30:	4a4f      	ldr	r2, [pc, #316]	; (8006c70 <HAL_DFSDM_ChannelInit+0x178>)
 8006b32:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8006b34:	4b4e      	ldr	r3, [pc, #312]	; (8006c70 <HAL_DFSDM_ChannelInit+0x178>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d125      	bne.n	8006b88 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8006b3c:	4b4d      	ldr	r3, [pc, #308]	; (8006c74 <HAL_DFSDM_ChannelInit+0x17c>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a4c      	ldr	r2, [pc, #304]	; (8006c74 <HAL_DFSDM_ChannelInit+0x17c>)
 8006b42:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006b46:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8006b48:	4b4a      	ldr	r3, [pc, #296]	; (8006c74 <HAL_DFSDM_ChannelInit+0x17c>)
 8006b4a:	681a      	ldr	r2, [r3, #0]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	689b      	ldr	r3, [r3, #8]
 8006b50:	4948      	ldr	r1, [pc, #288]	; (8006c74 <HAL_DFSDM_ChannelInit+0x17c>)
 8006b52:	4313      	orrs	r3, r2
 8006b54:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8006b56:	4b47      	ldr	r3, [pc, #284]	; (8006c74 <HAL_DFSDM_ChannelInit+0x17c>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a46      	ldr	r2, [pc, #280]	; (8006c74 <HAL_DFSDM_ChannelInit+0x17c>)
 8006b5c:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8006b60:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	791b      	ldrb	r3, [r3, #4]
 8006b66:	2b01      	cmp	r3, #1
 8006b68:	d108      	bne.n	8006b7c <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8006b6a:	4b42      	ldr	r3, [pc, #264]	; (8006c74 <HAL_DFSDM_ChannelInit+0x17c>)
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	3b01      	subs	r3, #1
 8006b74:	041b      	lsls	r3, r3, #16
 8006b76:	493f      	ldr	r1, [pc, #252]	; (8006c74 <HAL_DFSDM_ChannelInit+0x17c>)
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8006b7c:	4b3d      	ldr	r3, [pc, #244]	; (8006c74 <HAL_DFSDM_ChannelInit+0x17c>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a3c      	ldr	r2, [pc, #240]	; (8006c74 <HAL_DFSDM_ChannelInit+0x17c>)
 8006b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006b86:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681a      	ldr	r2, [r3, #0]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8006b96:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	6819      	ldr	r1, [r3, #0]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8006ba6:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8006bac:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	430a      	orrs	r2, r1
 8006bb4:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f022 020f 	bic.w	r2, r2, #15
 8006bc4:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	6819      	ldr	r1, [r3, #0]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8006bd4:	431a      	orrs	r2, r3
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	430a      	orrs	r2, r1
 8006bdc:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	689a      	ldr	r2, [r3, #8]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8006bec:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	6899      	ldr	r1, [r3, #8]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bfc:	3b01      	subs	r3, #1
 8006bfe:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8006c00:	431a      	orrs	r2, r3
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	430a      	orrs	r2, r1
 8006c08:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	685a      	ldr	r2, [r3, #4]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f002 0207 	and.w	r2, r2, #7
 8006c18:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	6859      	ldr	r1, [r3, #4]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c24:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c2a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8006c2c:	431a      	orrs	r2, r3
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	430a      	orrs	r2, r1
 8006c34:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	681a      	ldr	r2, [r3, #0]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006c44:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2201      	movs	r2, #1
 8006c4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4618      	mov	r0, r3
 8006c54:	f000 f810 	bl	8006c78 <DFSDM_GetChannelFromInstance>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	4904      	ldr	r1, [pc, #16]	; (8006c6c <HAL_DFSDM_ChannelInit+0x174>)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8006c62:	2300      	movs	r3, #0
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	3708      	adds	r7, #8
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}
 8006c6c:	200011e8 	.word	0x200011e8
 8006c70:	200011e4 	.word	0x200011e4
 8006c74:	40016000 	.word	0x40016000

08006c78 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b085      	sub	sp, #20
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	4a1c      	ldr	r2, [pc, #112]	; (8006cf4 <DFSDM_GetChannelFromInstance+0x7c>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d102      	bne.n	8006c8e <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	60fb      	str	r3, [r7, #12]
 8006c8c:	e02b      	b.n	8006ce6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4a19      	ldr	r2, [pc, #100]	; (8006cf8 <DFSDM_GetChannelFromInstance+0x80>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d102      	bne.n	8006c9c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8006c96:	2301      	movs	r3, #1
 8006c98:	60fb      	str	r3, [r7, #12]
 8006c9a:	e024      	b.n	8006ce6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	4a17      	ldr	r2, [pc, #92]	; (8006cfc <DFSDM_GetChannelFromInstance+0x84>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d102      	bne.n	8006caa <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8006ca4:	2302      	movs	r3, #2
 8006ca6:	60fb      	str	r3, [r7, #12]
 8006ca8:	e01d      	b.n	8006ce6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	4a14      	ldr	r2, [pc, #80]	; (8006d00 <DFSDM_GetChannelFromInstance+0x88>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d102      	bne.n	8006cb8 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8006cb2:	2304      	movs	r3, #4
 8006cb4:	60fb      	str	r3, [r7, #12]
 8006cb6:	e016      	b.n	8006ce6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	4a12      	ldr	r2, [pc, #72]	; (8006d04 <DFSDM_GetChannelFromInstance+0x8c>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d102      	bne.n	8006cc6 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8006cc0:	2305      	movs	r3, #5
 8006cc2:	60fb      	str	r3, [r7, #12]
 8006cc4:	e00f      	b.n	8006ce6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	4a0f      	ldr	r2, [pc, #60]	; (8006d08 <DFSDM_GetChannelFromInstance+0x90>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d102      	bne.n	8006cd4 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8006cce:	2306      	movs	r3, #6
 8006cd0:	60fb      	str	r3, [r7, #12]
 8006cd2:	e008      	b.n	8006ce6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	4a0d      	ldr	r2, [pc, #52]	; (8006d0c <DFSDM_GetChannelFromInstance+0x94>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d102      	bne.n	8006ce2 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8006cdc:	2307      	movs	r3, #7
 8006cde:	60fb      	str	r3, [r7, #12]
 8006ce0:	e001      	b.n	8006ce6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3714      	adds	r7, #20
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr
 8006cf4:	40016000 	.word	0x40016000
 8006cf8:	40016020 	.word	0x40016020
 8006cfc:	40016040 	.word	0x40016040
 8006d00:	40016080 	.word	0x40016080
 8006d04:	400160a0 	.word	0x400160a0
 8006d08:	400160c0 	.word	0x400160c0
 8006d0c:	400160e0 	.word	0x400160e0

08006d10 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b084      	sub	sp, #16
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	2b02      	cmp	r3, #2
 8006d26:	d005      	beq.n	8006d34 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2204      	movs	r2, #4
 8006d2c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	73fb      	strb	r3, [r7, #15]
 8006d32:	e029      	b.n	8006d88 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	681a      	ldr	r2, [r3, #0]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f022 020e 	bic.w	r2, r2, #14
 8006d42:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	681a      	ldr	r2, [r3, #0]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f022 0201 	bic.w	r2, r2, #1
 8006d52:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d58:	f003 021c 	and.w	r2, r3, #28
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d60:	2101      	movs	r1, #1
 8006d62:	fa01 f202 	lsl.w	r2, r1, r2
 8006d66:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2200      	movs	r2, #0
 8006d74:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d003      	beq.n	8006d88 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	4798      	blx	r3
    }
  }
  return status;
 8006d88:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	3710      	adds	r7, #16
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}
	...

08006d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b087      	sub	sp, #28
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
 8006d9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006da2:	e17f      	b.n	80070a4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	2101      	movs	r1, #1
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	fa01 f303 	lsl.w	r3, r1, r3
 8006db0:	4013      	ands	r3, r2
 8006db2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	f000 8171 	beq.w	800709e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	f003 0303 	and.w	r3, r3, #3
 8006dc4:	2b01      	cmp	r3, #1
 8006dc6:	d005      	beq.n	8006dd4 <HAL_GPIO_Init+0x40>
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	685b      	ldr	r3, [r3, #4]
 8006dcc:	f003 0303 	and.w	r3, r3, #3
 8006dd0:	2b02      	cmp	r3, #2
 8006dd2:	d130      	bne.n	8006e36 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	005b      	lsls	r3, r3, #1
 8006dde:	2203      	movs	r2, #3
 8006de0:	fa02 f303 	lsl.w	r3, r2, r3
 8006de4:	43db      	mvns	r3, r3
 8006de6:	693a      	ldr	r2, [r7, #16]
 8006de8:	4013      	ands	r3, r2
 8006dea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	68da      	ldr	r2, [r3, #12]
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	005b      	lsls	r3, r3, #1
 8006df4:	fa02 f303 	lsl.w	r3, r2, r3
 8006df8:	693a      	ldr	r2, [r7, #16]
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	693a      	ldr	r2, [r7, #16]
 8006e02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006e12:	43db      	mvns	r3, r3
 8006e14:	693a      	ldr	r2, [r7, #16]
 8006e16:	4013      	ands	r3, r2
 8006e18:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	091b      	lsrs	r3, r3, #4
 8006e20:	f003 0201 	and.w	r2, r3, #1
 8006e24:	697b      	ldr	r3, [r7, #20]
 8006e26:	fa02 f303 	lsl.w	r3, r2, r3
 8006e2a:	693a      	ldr	r2, [r7, #16]
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	693a      	ldr	r2, [r7, #16]
 8006e34:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	f003 0303 	and.w	r3, r3, #3
 8006e3e:	2b03      	cmp	r3, #3
 8006e40:	d118      	bne.n	8006e74 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e46:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8006e48:	2201      	movs	r2, #1
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e50:	43db      	mvns	r3, r3
 8006e52:	693a      	ldr	r2, [r7, #16]
 8006e54:	4013      	ands	r3, r2
 8006e56:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	08db      	lsrs	r3, r3, #3
 8006e5e:	f003 0201 	and.w	r2, r3, #1
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	fa02 f303 	lsl.w	r3, r2, r3
 8006e68:	693a      	ldr	r2, [r7, #16]
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	693a      	ldr	r2, [r7, #16]
 8006e72:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	f003 0303 	and.w	r3, r3, #3
 8006e7c:	2b03      	cmp	r3, #3
 8006e7e:	d017      	beq.n	8006eb0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	68db      	ldr	r3, [r3, #12]
 8006e84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	005b      	lsls	r3, r3, #1
 8006e8a:	2203      	movs	r2, #3
 8006e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e90:	43db      	mvns	r3, r3
 8006e92:	693a      	ldr	r2, [r7, #16]
 8006e94:	4013      	ands	r3, r2
 8006e96:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	689a      	ldr	r2, [r3, #8]
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	005b      	lsls	r3, r3, #1
 8006ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ea4:	693a      	ldr	r2, [r7, #16]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	693a      	ldr	r2, [r7, #16]
 8006eae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	f003 0303 	and.w	r3, r3, #3
 8006eb8:	2b02      	cmp	r3, #2
 8006eba:	d123      	bne.n	8006f04 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	08da      	lsrs	r2, r3, #3
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	3208      	adds	r2, #8
 8006ec4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	f003 0307 	and.w	r3, r3, #7
 8006ed0:	009b      	lsls	r3, r3, #2
 8006ed2:	220f      	movs	r2, #15
 8006ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ed8:	43db      	mvns	r3, r3
 8006eda:	693a      	ldr	r2, [r7, #16]
 8006edc:	4013      	ands	r3, r2
 8006ede:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	691a      	ldr	r2, [r3, #16]
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	f003 0307 	and.w	r3, r3, #7
 8006eea:	009b      	lsls	r3, r3, #2
 8006eec:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef0:	693a      	ldr	r2, [r7, #16]
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	08da      	lsrs	r2, r3, #3
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	3208      	adds	r2, #8
 8006efe:	6939      	ldr	r1, [r7, #16]
 8006f00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	005b      	lsls	r3, r3, #1
 8006f0e:	2203      	movs	r2, #3
 8006f10:	fa02 f303 	lsl.w	r3, r2, r3
 8006f14:	43db      	mvns	r3, r3
 8006f16:	693a      	ldr	r2, [r7, #16]
 8006f18:	4013      	ands	r3, r2
 8006f1a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	f003 0203 	and.w	r2, r3, #3
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	005b      	lsls	r3, r3, #1
 8006f28:	fa02 f303 	lsl.w	r3, r2, r3
 8006f2c:	693a      	ldr	r2, [r7, #16]
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	693a      	ldr	r2, [r7, #16]
 8006f36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	f000 80ac 	beq.w	800709e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f46:	4b5f      	ldr	r3, [pc, #380]	; (80070c4 <HAL_GPIO_Init+0x330>)
 8006f48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f4a:	4a5e      	ldr	r2, [pc, #376]	; (80070c4 <HAL_GPIO_Init+0x330>)
 8006f4c:	f043 0301 	orr.w	r3, r3, #1
 8006f50:	6613      	str	r3, [r2, #96]	; 0x60
 8006f52:	4b5c      	ldr	r3, [pc, #368]	; (80070c4 <HAL_GPIO_Init+0x330>)
 8006f54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f56:	f003 0301 	and.w	r3, r3, #1
 8006f5a:	60bb      	str	r3, [r7, #8]
 8006f5c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006f5e:	4a5a      	ldr	r2, [pc, #360]	; (80070c8 <HAL_GPIO_Init+0x334>)
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	089b      	lsrs	r3, r3, #2
 8006f64:	3302      	adds	r3, #2
 8006f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	f003 0303 	and.w	r3, r3, #3
 8006f72:	009b      	lsls	r3, r3, #2
 8006f74:	220f      	movs	r2, #15
 8006f76:	fa02 f303 	lsl.w	r3, r2, r3
 8006f7a:	43db      	mvns	r3, r3
 8006f7c:	693a      	ldr	r2, [r7, #16]
 8006f7e:	4013      	ands	r3, r2
 8006f80:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006f88:	d025      	beq.n	8006fd6 <HAL_GPIO_Init+0x242>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	4a4f      	ldr	r2, [pc, #316]	; (80070cc <HAL_GPIO_Init+0x338>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d01f      	beq.n	8006fd2 <HAL_GPIO_Init+0x23e>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	4a4e      	ldr	r2, [pc, #312]	; (80070d0 <HAL_GPIO_Init+0x33c>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d019      	beq.n	8006fce <HAL_GPIO_Init+0x23a>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	4a4d      	ldr	r2, [pc, #308]	; (80070d4 <HAL_GPIO_Init+0x340>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d013      	beq.n	8006fca <HAL_GPIO_Init+0x236>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	4a4c      	ldr	r2, [pc, #304]	; (80070d8 <HAL_GPIO_Init+0x344>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d00d      	beq.n	8006fc6 <HAL_GPIO_Init+0x232>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	4a4b      	ldr	r2, [pc, #300]	; (80070dc <HAL_GPIO_Init+0x348>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d007      	beq.n	8006fc2 <HAL_GPIO_Init+0x22e>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	4a4a      	ldr	r2, [pc, #296]	; (80070e0 <HAL_GPIO_Init+0x34c>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d101      	bne.n	8006fbe <HAL_GPIO_Init+0x22a>
 8006fba:	2306      	movs	r3, #6
 8006fbc:	e00c      	b.n	8006fd8 <HAL_GPIO_Init+0x244>
 8006fbe:	2307      	movs	r3, #7
 8006fc0:	e00a      	b.n	8006fd8 <HAL_GPIO_Init+0x244>
 8006fc2:	2305      	movs	r3, #5
 8006fc4:	e008      	b.n	8006fd8 <HAL_GPIO_Init+0x244>
 8006fc6:	2304      	movs	r3, #4
 8006fc8:	e006      	b.n	8006fd8 <HAL_GPIO_Init+0x244>
 8006fca:	2303      	movs	r3, #3
 8006fcc:	e004      	b.n	8006fd8 <HAL_GPIO_Init+0x244>
 8006fce:	2302      	movs	r3, #2
 8006fd0:	e002      	b.n	8006fd8 <HAL_GPIO_Init+0x244>
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	e000      	b.n	8006fd8 <HAL_GPIO_Init+0x244>
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	697a      	ldr	r2, [r7, #20]
 8006fda:	f002 0203 	and.w	r2, r2, #3
 8006fde:	0092      	lsls	r2, r2, #2
 8006fe0:	4093      	lsls	r3, r2
 8006fe2:	693a      	ldr	r2, [r7, #16]
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006fe8:	4937      	ldr	r1, [pc, #220]	; (80070c8 <HAL_GPIO_Init+0x334>)
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	089b      	lsrs	r3, r3, #2
 8006fee:	3302      	adds	r3, #2
 8006ff0:	693a      	ldr	r2, [r7, #16]
 8006ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006ff6:	4b3b      	ldr	r3, [pc, #236]	; (80070e4 <HAL_GPIO_Init+0x350>)
 8006ff8:	689b      	ldr	r3, [r3, #8]
 8006ffa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	43db      	mvns	r3, r3
 8007000:	693a      	ldr	r2, [r7, #16]
 8007002:	4013      	ands	r3, r2
 8007004:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800700e:	2b00      	cmp	r3, #0
 8007010:	d003      	beq.n	800701a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8007012:	693a      	ldr	r2, [r7, #16]
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	4313      	orrs	r3, r2
 8007018:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800701a:	4a32      	ldr	r2, [pc, #200]	; (80070e4 <HAL_GPIO_Init+0x350>)
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007020:	4b30      	ldr	r3, [pc, #192]	; (80070e4 <HAL_GPIO_Init+0x350>)
 8007022:	68db      	ldr	r3, [r3, #12]
 8007024:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	43db      	mvns	r3, r3
 800702a:	693a      	ldr	r2, [r7, #16]
 800702c:	4013      	ands	r3, r2
 800702e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	685b      	ldr	r3, [r3, #4]
 8007034:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007038:	2b00      	cmp	r3, #0
 800703a:	d003      	beq.n	8007044 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800703c:	693a      	ldr	r2, [r7, #16]
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	4313      	orrs	r3, r2
 8007042:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007044:	4a27      	ldr	r2, [pc, #156]	; (80070e4 <HAL_GPIO_Init+0x350>)
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800704a:	4b26      	ldr	r3, [pc, #152]	; (80070e4 <HAL_GPIO_Init+0x350>)
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	43db      	mvns	r3, r3
 8007054:	693a      	ldr	r2, [r7, #16]
 8007056:	4013      	ands	r3, r2
 8007058:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	685b      	ldr	r3, [r3, #4]
 800705e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d003      	beq.n	800706e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8007066:	693a      	ldr	r2, [r7, #16]
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	4313      	orrs	r3, r2
 800706c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800706e:	4a1d      	ldr	r2, [pc, #116]	; (80070e4 <HAL_GPIO_Init+0x350>)
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8007074:	4b1b      	ldr	r3, [pc, #108]	; (80070e4 <HAL_GPIO_Init+0x350>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	43db      	mvns	r3, r3
 800707e:	693a      	ldr	r2, [r7, #16]
 8007080:	4013      	ands	r3, r2
 8007082:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800708c:	2b00      	cmp	r3, #0
 800708e:	d003      	beq.n	8007098 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8007090:	693a      	ldr	r2, [r7, #16]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	4313      	orrs	r3, r2
 8007096:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007098:	4a12      	ldr	r2, [pc, #72]	; (80070e4 <HAL_GPIO_Init+0x350>)
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	3301      	adds	r3, #1
 80070a2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	fa22 f303 	lsr.w	r3, r2, r3
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	f47f ae78 	bne.w	8006da4 <HAL_GPIO_Init+0x10>
  }
}
 80070b4:	bf00      	nop
 80070b6:	bf00      	nop
 80070b8:	371c      	adds	r7, #28
 80070ba:	46bd      	mov	sp, r7
 80070bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c0:	4770      	bx	lr
 80070c2:	bf00      	nop
 80070c4:	40021000 	.word	0x40021000
 80070c8:	40010000 	.word	0x40010000
 80070cc:	48000400 	.word	0x48000400
 80070d0:	48000800 	.word	0x48000800
 80070d4:	48000c00 	.word	0x48000c00
 80070d8:	48001000 	.word	0x48001000
 80070dc:	48001400 	.word	0x48001400
 80070e0:	48001800 	.word	0x48001800
 80070e4:	40010400 	.word	0x40010400

080070e8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b087      	sub	sp, #28
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
 80070f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80070f2:	2300      	movs	r3, #0
 80070f4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80070f6:	e0cd      	b.n	8007294 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80070f8:	2201      	movs	r2, #1
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007100:	683a      	ldr	r2, [r7, #0]
 8007102:	4013      	ands	r3, r2
 8007104:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8007106:	693b      	ldr	r3, [r7, #16]
 8007108:	2b00      	cmp	r3, #0
 800710a:	f000 80c0 	beq.w	800728e <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800710e:	4a68      	ldr	r2, [pc, #416]	; (80072b0 <HAL_GPIO_DeInit+0x1c8>)
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	089b      	lsrs	r3, r3, #2
 8007114:	3302      	adds	r3, #2
 8007116:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800711a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	f003 0303 	and.w	r3, r3, #3
 8007122:	009b      	lsls	r3, r3, #2
 8007124:	220f      	movs	r2, #15
 8007126:	fa02 f303 	lsl.w	r3, r2, r3
 800712a:	68fa      	ldr	r2, [r7, #12]
 800712c:	4013      	ands	r3, r2
 800712e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007136:	d025      	beq.n	8007184 <HAL_GPIO_DeInit+0x9c>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	4a5e      	ldr	r2, [pc, #376]	; (80072b4 <HAL_GPIO_DeInit+0x1cc>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d01f      	beq.n	8007180 <HAL_GPIO_DeInit+0x98>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	4a5d      	ldr	r2, [pc, #372]	; (80072b8 <HAL_GPIO_DeInit+0x1d0>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d019      	beq.n	800717c <HAL_GPIO_DeInit+0x94>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a5c      	ldr	r2, [pc, #368]	; (80072bc <HAL_GPIO_DeInit+0x1d4>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d013      	beq.n	8007178 <HAL_GPIO_DeInit+0x90>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a5b      	ldr	r2, [pc, #364]	; (80072c0 <HAL_GPIO_DeInit+0x1d8>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d00d      	beq.n	8007174 <HAL_GPIO_DeInit+0x8c>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	4a5a      	ldr	r2, [pc, #360]	; (80072c4 <HAL_GPIO_DeInit+0x1dc>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d007      	beq.n	8007170 <HAL_GPIO_DeInit+0x88>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	4a59      	ldr	r2, [pc, #356]	; (80072c8 <HAL_GPIO_DeInit+0x1e0>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d101      	bne.n	800716c <HAL_GPIO_DeInit+0x84>
 8007168:	2306      	movs	r3, #6
 800716a:	e00c      	b.n	8007186 <HAL_GPIO_DeInit+0x9e>
 800716c:	2307      	movs	r3, #7
 800716e:	e00a      	b.n	8007186 <HAL_GPIO_DeInit+0x9e>
 8007170:	2305      	movs	r3, #5
 8007172:	e008      	b.n	8007186 <HAL_GPIO_DeInit+0x9e>
 8007174:	2304      	movs	r3, #4
 8007176:	e006      	b.n	8007186 <HAL_GPIO_DeInit+0x9e>
 8007178:	2303      	movs	r3, #3
 800717a:	e004      	b.n	8007186 <HAL_GPIO_DeInit+0x9e>
 800717c:	2302      	movs	r3, #2
 800717e:	e002      	b.n	8007186 <HAL_GPIO_DeInit+0x9e>
 8007180:	2301      	movs	r3, #1
 8007182:	e000      	b.n	8007186 <HAL_GPIO_DeInit+0x9e>
 8007184:	2300      	movs	r3, #0
 8007186:	697a      	ldr	r2, [r7, #20]
 8007188:	f002 0203 	and.w	r2, r2, #3
 800718c:	0092      	lsls	r2, r2, #2
 800718e:	4093      	lsls	r3, r2
 8007190:	68fa      	ldr	r2, [r7, #12]
 8007192:	429a      	cmp	r2, r3
 8007194:	d132      	bne.n	80071fc <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8007196:	4b4d      	ldr	r3, [pc, #308]	; (80072cc <HAL_GPIO_DeInit+0x1e4>)
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	43db      	mvns	r3, r3
 800719e:	494b      	ldr	r1, [pc, #300]	; (80072cc <HAL_GPIO_DeInit+0x1e4>)
 80071a0:	4013      	ands	r3, r2
 80071a2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80071a4:	4b49      	ldr	r3, [pc, #292]	; (80072cc <HAL_GPIO_DeInit+0x1e4>)
 80071a6:	685a      	ldr	r2, [r3, #4]
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	43db      	mvns	r3, r3
 80071ac:	4947      	ldr	r1, [pc, #284]	; (80072cc <HAL_GPIO_DeInit+0x1e4>)
 80071ae:	4013      	ands	r3, r2
 80071b0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80071b2:	4b46      	ldr	r3, [pc, #280]	; (80072cc <HAL_GPIO_DeInit+0x1e4>)
 80071b4:	68da      	ldr	r2, [r3, #12]
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	43db      	mvns	r3, r3
 80071ba:	4944      	ldr	r1, [pc, #272]	; (80072cc <HAL_GPIO_DeInit+0x1e4>)
 80071bc:	4013      	ands	r3, r2
 80071be:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80071c0:	4b42      	ldr	r3, [pc, #264]	; (80072cc <HAL_GPIO_DeInit+0x1e4>)
 80071c2:	689a      	ldr	r2, [r3, #8]
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	43db      	mvns	r3, r3
 80071c8:	4940      	ldr	r1, [pc, #256]	; (80072cc <HAL_GPIO_DeInit+0x1e4>)
 80071ca:	4013      	ands	r3, r2
 80071cc:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	f003 0303 	and.w	r3, r3, #3
 80071d4:	009b      	lsls	r3, r3, #2
 80071d6:	220f      	movs	r2, #15
 80071d8:	fa02 f303 	lsl.w	r3, r2, r3
 80071dc:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80071de:	4a34      	ldr	r2, [pc, #208]	; (80072b0 <HAL_GPIO_DeInit+0x1c8>)
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	089b      	lsrs	r3, r3, #2
 80071e4:	3302      	adds	r3, #2
 80071e6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	43da      	mvns	r2, r3
 80071ee:	4830      	ldr	r0, [pc, #192]	; (80072b0 <HAL_GPIO_DeInit+0x1c8>)
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	089b      	lsrs	r3, r3, #2
 80071f4:	400a      	ands	r2, r1
 80071f6:	3302      	adds	r3, #2
 80071f8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681a      	ldr	r2, [r3, #0]
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	005b      	lsls	r3, r3, #1
 8007204:	2103      	movs	r1, #3
 8007206:	fa01 f303 	lsl.w	r3, r1, r3
 800720a:	431a      	orrs	r2, r3
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	08da      	lsrs	r2, r3, #3
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	3208      	adds	r2, #8
 8007218:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	f003 0307 	and.w	r3, r3, #7
 8007222:	009b      	lsls	r3, r3, #2
 8007224:	220f      	movs	r2, #15
 8007226:	fa02 f303 	lsl.w	r3, r2, r3
 800722a:	43db      	mvns	r3, r3
 800722c:	697a      	ldr	r2, [r7, #20]
 800722e:	08d2      	lsrs	r2, r2, #3
 8007230:	4019      	ands	r1, r3
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	3208      	adds	r2, #8
 8007236:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	689a      	ldr	r2, [r3, #8]
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	005b      	lsls	r3, r3, #1
 8007242:	2103      	movs	r1, #3
 8007244:	fa01 f303 	lsl.w	r3, r1, r3
 8007248:	43db      	mvns	r3, r3
 800724a:	401a      	ands	r2, r3
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	685a      	ldr	r2, [r3, #4]
 8007254:	2101      	movs	r1, #1
 8007256:	697b      	ldr	r3, [r7, #20]
 8007258:	fa01 f303 	lsl.w	r3, r1, r3
 800725c:	43db      	mvns	r3, r3
 800725e:	401a      	ands	r2, r3
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	68da      	ldr	r2, [r3, #12]
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	005b      	lsls	r3, r3, #1
 800726c:	2103      	movs	r1, #3
 800726e:	fa01 f303 	lsl.w	r3, r1, r3
 8007272:	43db      	mvns	r3, r3
 8007274:	401a      	ands	r2, r3
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800727e:	2101      	movs	r1, #1
 8007280:	697b      	ldr	r3, [r7, #20]
 8007282:	fa01 f303 	lsl.w	r3, r1, r3
 8007286:	43db      	mvns	r3, r3
 8007288:	401a      	ands	r2, r3
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	3301      	adds	r3, #1
 8007292:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8007294:	683a      	ldr	r2, [r7, #0]
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	fa22 f303 	lsr.w	r3, r2, r3
 800729c:	2b00      	cmp	r3, #0
 800729e:	f47f af2b 	bne.w	80070f8 <HAL_GPIO_DeInit+0x10>
  }
}
 80072a2:	bf00      	nop
 80072a4:	bf00      	nop
 80072a6:	371c      	adds	r7, #28
 80072a8:	46bd      	mov	sp, r7
 80072aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ae:	4770      	bx	lr
 80072b0:	40010000 	.word	0x40010000
 80072b4:	48000400 	.word	0x48000400
 80072b8:	48000800 	.word	0x48000800
 80072bc:	48000c00 	.word	0x48000c00
 80072c0:	48001000 	.word	0x48001000
 80072c4:	48001400 	.word	0x48001400
 80072c8:	48001800 	.word	0x48001800
 80072cc:	40010400 	.word	0x40010400

080072d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b085      	sub	sp, #20
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	460b      	mov	r3, r1
 80072da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	691a      	ldr	r2, [r3, #16]
 80072e0:	887b      	ldrh	r3, [r7, #2]
 80072e2:	4013      	ands	r3, r2
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d002      	beq.n	80072ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80072e8:	2301      	movs	r3, #1
 80072ea:	73fb      	strb	r3, [r7, #15]
 80072ec:	e001      	b.n	80072f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80072ee:	2300      	movs	r3, #0
 80072f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80072f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3714      	adds	r7, #20
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr

08007300 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007300:	b480      	push	{r7}
 8007302:	b083      	sub	sp, #12
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
 8007308:	460b      	mov	r3, r1
 800730a:	807b      	strh	r3, [r7, #2]
 800730c:	4613      	mov	r3, r2
 800730e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007310:	787b      	ldrb	r3, [r7, #1]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d003      	beq.n	800731e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007316:	887a      	ldrh	r2, [r7, #2]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800731c:	e002      	b.n	8007324 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800731e:	887a      	ldrh	r2, [r7, #2]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007324:	bf00      	nop
 8007326:	370c      	adds	r7, #12
 8007328:	46bd      	mov	sp, r7
 800732a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732e:	4770      	bx	lr

08007330 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007330:	b480      	push	{r7}
 8007332:	b085      	sub	sp, #20
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
 8007338:	460b      	mov	r3, r1
 800733a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	695b      	ldr	r3, [r3, #20]
 8007340:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007342:	887a      	ldrh	r2, [r7, #2]
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	4013      	ands	r3, r2
 8007348:	041a      	lsls	r2, r3, #16
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	43d9      	mvns	r1, r3
 800734e:	887b      	ldrh	r3, [r7, #2]
 8007350:	400b      	ands	r3, r1
 8007352:	431a      	orrs	r2, r3
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	619a      	str	r2, [r3, #24]
}
 8007358:	bf00      	nop
 800735a:	3714      	adds	r7, #20
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b082      	sub	sp, #8
 8007368:	af00      	add	r7, sp, #0
 800736a:	4603      	mov	r3, r0
 800736c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800736e:	4b08      	ldr	r3, [pc, #32]	; (8007390 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007370:	695a      	ldr	r2, [r3, #20]
 8007372:	88fb      	ldrh	r3, [r7, #6]
 8007374:	4013      	ands	r3, r2
 8007376:	2b00      	cmp	r3, #0
 8007378:	d006      	beq.n	8007388 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800737a:	4a05      	ldr	r2, [pc, #20]	; (8007390 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800737c:	88fb      	ldrh	r3, [r7, #6]
 800737e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007380:	88fb      	ldrh	r3, [r7, #6]
 8007382:	4618      	mov	r0, r3
 8007384:	f7fc fbe0 	bl	8003b48 <HAL_GPIO_EXTI_Callback>
  }
}
 8007388:	bf00      	nop
 800738a:	3708      	adds	r7, #8
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}
 8007390:	40010400 	.word	0x40010400

08007394 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b082      	sub	sp, #8
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d101      	bne.n	80073a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80073a2:	2301      	movs	r3, #1
 80073a4:	e081      	b.n	80074aa <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80073ac:	b2db      	uxtb	r3, r3
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d106      	bne.n	80073c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2200      	movs	r2, #0
 80073b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f000 f8a8 	bl	8007510 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2224      	movs	r2, #36	; 0x24
 80073c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	681a      	ldr	r2, [r3, #0]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f022 0201 	bic.w	r2, r2, #1
 80073d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	685a      	ldr	r2, [r3, #4]
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80073e4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	689a      	ldr	r2, [r3, #8]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80073f4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	2b01      	cmp	r3, #1
 80073fc:	d107      	bne.n	800740e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	689a      	ldr	r2, [r3, #8]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800740a:	609a      	str	r2, [r3, #8]
 800740c:	e006      	b.n	800741c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	689a      	ldr	r2, [r3, #8]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800741a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	68db      	ldr	r3, [r3, #12]
 8007420:	2b02      	cmp	r3, #2
 8007422:	d104      	bne.n	800742e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800742c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	6812      	ldr	r2, [r2, #0]
 8007438:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800743c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007440:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	68da      	ldr	r2, [r3, #12]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007450:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	691a      	ldr	r2, [r3, #16]
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	695b      	ldr	r3, [r3, #20]
 800745a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	699b      	ldr	r3, [r3, #24]
 8007462:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	430a      	orrs	r2, r1
 800746a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	69d9      	ldr	r1, [r3, #28]
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6a1a      	ldr	r2, [r3, #32]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	430a      	orrs	r2, r1
 800747a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f042 0201 	orr.w	r2, r2, #1
 800748a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2200      	movs	r2, #0
 8007490:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2220      	movs	r2, #32
 8007496:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2200      	movs	r2, #0
 800749e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2200      	movs	r2, #0
 80074a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80074a8:	2300      	movs	r3, #0
}
 80074aa:	4618      	mov	r0, r3
 80074ac:	3708      	adds	r7, #8
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd80      	pop	{r7, pc}

080074b2 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80074b2:	b580      	push	{r7, lr}
 80074b4:	b082      	sub	sp, #8
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d101      	bne.n	80074c4 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80074c0:	2301      	movs	r3, #1
 80074c2:	e021      	b.n	8007508 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2224      	movs	r2, #36	; 0x24
 80074c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f022 0201 	bic.w	r2, r2, #1
 80074da:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	f000 f821 	bl	8007524 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2200      	movs	r2, #0
 80074e6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2200      	movs	r2, #0
 80074f4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2200      	movs	r2, #0
 80074fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2200      	movs	r2, #0
 8007502:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007506:	2300      	movs	r3, #0
}
 8007508:	4618      	mov	r0, r3
 800750a:	3708      	adds	r7, #8
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}

08007510 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8007510:	b480      	push	{r7}
 8007512:	b083      	sub	sp, #12
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8007518:	bf00      	nop
 800751a:	370c      	adds	r7, #12
 800751c:	46bd      	mov	sp, r7
 800751e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007522:	4770      	bx	lr

08007524 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8007524:	b480      	push	{r7}
 8007526:	b083      	sub	sp, #12
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 800752c:	bf00      	nop
 800752e:	370c      	adds	r7, #12
 8007530:	46bd      	mov	sp, r7
 8007532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007536:	4770      	bx	lr

08007538 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b088      	sub	sp, #32
 800753c:	af02      	add	r7, sp, #8
 800753e:	60f8      	str	r0, [r7, #12]
 8007540:	4608      	mov	r0, r1
 8007542:	4611      	mov	r1, r2
 8007544:	461a      	mov	r2, r3
 8007546:	4603      	mov	r3, r0
 8007548:	817b      	strh	r3, [r7, #10]
 800754a:	460b      	mov	r3, r1
 800754c:	813b      	strh	r3, [r7, #8]
 800754e:	4613      	mov	r3, r2
 8007550:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007558:	b2db      	uxtb	r3, r3
 800755a:	2b20      	cmp	r3, #32
 800755c:	f040 80f9 	bne.w	8007752 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007560:	6a3b      	ldr	r3, [r7, #32]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d002      	beq.n	800756c <HAL_I2C_Mem_Write+0x34>
 8007566:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007568:	2b00      	cmp	r3, #0
 800756a:	d105      	bne.n	8007578 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007572:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8007574:	2301      	movs	r3, #1
 8007576:	e0ed      	b.n	8007754 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800757e:	2b01      	cmp	r3, #1
 8007580:	d101      	bne.n	8007586 <HAL_I2C_Mem_Write+0x4e>
 8007582:	2302      	movs	r3, #2
 8007584:	e0e6      	b.n	8007754 <HAL_I2C_Mem_Write+0x21c>
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2201      	movs	r2, #1
 800758a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800758e:	f7ff f971 	bl	8006874 <HAL_GetTick>
 8007592:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	9300      	str	r3, [sp, #0]
 8007598:	2319      	movs	r3, #25
 800759a:	2201      	movs	r2, #1
 800759c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80075a0:	68f8      	ldr	r0, [r7, #12]
 80075a2:	f000 fadd 	bl	8007b60 <I2C_WaitOnFlagUntilTimeout>
 80075a6:	4603      	mov	r3, r0
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d001      	beq.n	80075b0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
 80075ae:	e0d1      	b.n	8007754 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2221      	movs	r2, #33	; 0x21
 80075b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2240      	movs	r2, #64	; 0x40
 80075bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2200      	movs	r2, #0
 80075c4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	6a3a      	ldr	r2, [r7, #32]
 80075ca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80075d0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2200      	movs	r2, #0
 80075d6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80075d8:	88f8      	ldrh	r0, [r7, #6]
 80075da:	893a      	ldrh	r2, [r7, #8]
 80075dc:	8979      	ldrh	r1, [r7, #10]
 80075de:	697b      	ldr	r3, [r7, #20]
 80075e0:	9301      	str	r3, [sp, #4]
 80075e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075e4:	9300      	str	r3, [sp, #0]
 80075e6:	4603      	mov	r3, r0
 80075e8:	68f8      	ldr	r0, [r7, #12]
 80075ea:	f000 f9ed 	bl	80079c8 <I2C_RequestMemoryWrite>
 80075ee:	4603      	mov	r3, r0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d005      	beq.n	8007600 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	2200      	movs	r2, #0
 80075f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80075fc:	2301      	movs	r3, #1
 80075fe:	e0a9      	b.n	8007754 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007604:	b29b      	uxth	r3, r3
 8007606:	2bff      	cmp	r3, #255	; 0xff
 8007608:	d90e      	bls.n	8007628 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	22ff      	movs	r2, #255	; 0xff
 800760e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007614:	b2da      	uxtb	r2, r3
 8007616:	8979      	ldrh	r1, [r7, #10]
 8007618:	2300      	movs	r3, #0
 800761a:	9300      	str	r3, [sp, #0]
 800761c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007620:	68f8      	ldr	r0, [r7, #12]
 8007622:	f000 fc45 	bl	8007eb0 <I2C_TransferConfig>
 8007626:	e00f      	b.n	8007648 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800762c:	b29a      	uxth	r2, r3
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007636:	b2da      	uxtb	r2, r3
 8007638:	8979      	ldrh	r1, [r7, #10]
 800763a:	2300      	movs	r3, #0
 800763c:	9300      	str	r3, [sp, #0]
 800763e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007642:	68f8      	ldr	r0, [r7, #12]
 8007644:	f000 fc34 	bl	8007eb0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007648:	697a      	ldr	r2, [r7, #20]
 800764a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800764c:	68f8      	ldr	r0, [r7, #12]
 800764e:	f000 fac7 	bl	8007be0 <I2C_WaitOnTXISFlagUntilTimeout>
 8007652:	4603      	mov	r3, r0
 8007654:	2b00      	cmp	r3, #0
 8007656:	d001      	beq.n	800765c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007658:	2301      	movs	r3, #1
 800765a:	e07b      	b.n	8007754 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007660:	781a      	ldrb	r2, [r3, #0]
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800766c:	1c5a      	adds	r2, r3, #1
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007676:	b29b      	uxth	r3, r3
 8007678:	3b01      	subs	r3, #1
 800767a:	b29a      	uxth	r2, r3
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007684:	3b01      	subs	r3, #1
 8007686:	b29a      	uxth	r2, r3
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007690:	b29b      	uxth	r3, r3
 8007692:	2b00      	cmp	r3, #0
 8007694:	d034      	beq.n	8007700 <HAL_I2C_Mem_Write+0x1c8>
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800769a:	2b00      	cmp	r3, #0
 800769c:	d130      	bne.n	8007700 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	9300      	str	r3, [sp, #0]
 80076a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076a4:	2200      	movs	r2, #0
 80076a6:	2180      	movs	r1, #128	; 0x80
 80076a8:	68f8      	ldr	r0, [r7, #12]
 80076aa:	f000 fa59 	bl	8007b60 <I2C_WaitOnFlagUntilTimeout>
 80076ae:	4603      	mov	r3, r0
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d001      	beq.n	80076b8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	e04d      	b.n	8007754 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076bc:	b29b      	uxth	r3, r3
 80076be:	2bff      	cmp	r3, #255	; 0xff
 80076c0:	d90e      	bls.n	80076e0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	22ff      	movs	r2, #255	; 0xff
 80076c6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076cc:	b2da      	uxtb	r2, r3
 80076ce:	8979      	ldrh	r1, [r7, #10]
 80076d0:	2300      	movs	r3, #0
 80076d2:	9300      	str	r3, [sp, #0]
 80076d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80076d8:	68f8      	ldr	r0, [r7, #12]
 80076da:	f000 fbe9 	bl	8007eb0 <I2C_TransferConfig>
 80076de:	e00f      	b.n	8007700 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076e4:	b29a      	uxth	r2, r3
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076ee:	b2da      	uxtb	r2, r3
 80076f0:	8979      	ldrh	r1, [r7, #10]
 80076f2:	2300      	movs	r3, #0
 80076f4:	9300      	str	r3, [sp, #0]
 80076f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80076fa:	68f8      	ldr	r0, [r7, #12]
 80076fc:	f000 fbd8 	bl	8007eb0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007704:	b29b      	uxth	r3, r3
 8007706:	2b00      	cmp	r3, #0
 8007708:	d19e      	bne.n	8007648 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800770a:	697a      	ldr	r2, [r7, #20]
 800770c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800770e:	68f8      	ldr	r0, [r7, #12]
 8007710:	f000 faa6 	bl	8007c60 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007714:	4603      	mov	r3, r0
 8007716:	2b00      	cmp	r3, #0
 8007718:	d001      	beq.n	800771e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800771a:	2301      	movs	r3, #1
 800771c:	e01a      	b.n	8007754 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	2220      	movs	r2, #32
 8007724:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	6859      	ldr	r1, [r3, #4]
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681a      	ldr	r2, [r3, #0]
 8007730:	4b0a      	ldr	r3, [pc, #40]	; (800775c <HAL_I2C_Mem_Write+0x224>)
 8007732:	400b      	ands	r3, r1
 8007734:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	2220      	movs	r2, #32
 800773a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	2200      	movs	r2, #0
 8007742:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2200      	movs	r2, #0
 800774a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800774e:	2300      	movs	r3, #0
 8007750:	e000      	b.n	8007754 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007752:	2302      	movs	r3, #2
  }
}
 8007754:	4618      	mov	r0, r3
 8007756:	3718      	adds	r7, #24
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}
 800775c:	fe00e800 	.word	0xfe00e800

08007760 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b088      	sub	sp, #32
 8007764:	af02      	add	r7, sp, #8
 8007766:	60f8      	str	r0, [r7, #12]
 8007768:	4608      	mov	r0, r1
 800776a:	4611      	mov	r1, r2
 800776c:	461a      	mov	r2, r3
 800776e:	4603      	mov	r3, r0
 8007770:	817b      	strh	r3, [r7, #10]
 8007772:	460b      	mov	r3, r1
 8007774:	813b      	strh	r3, [r7, #8]
 8007776:	4613      	mov	r3, r2
 8007778:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007780:	b2db      	uxtb	r3, r3
 8007782:	2b20      	cmp	r3, #32
 8007784:	f040 80fd 	bne.w	8007982 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8007788:	6a3b      	ldr	r3, [r7, #32]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d002      	beq.n	8007794 <HAL_I2C_Mem_Read+0x34>
 800778e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007790:	2b00      	cmp	r3, #0
 8007792:	d105      	bne.n	80077a0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f44f 7200 	mov.w	r2, #512	; 0x200
 800779a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800779c:	2301      	movs	r3, #1
 800779e:	e0f1      	b.n	8007984 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	d101      	bne.n	80077ae <HAL_I2C_Mem_Read+0x4e>
 80077aa:	2302      	movs	r3, #2
 80077ac:	e0ea      	b.n	8007984 <HAL_I2C_Mem_Read+0x224>
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	2201      	movs	r2, #1
 80077b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80077b6:	f7ff f85d 	bl	8006874 <HAL_GetTick>
 80077ba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	9300      	str	r3, [sp, #0]
 80077c0:	2319      	movs	r3, #25
 80077c2:	2201      	movs	r2, #1
 80077c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80077c8:	68f8      	ldr	r0, [r7, #12]
 80077ca:	f000 f9c9 	bl	8007b60 <I2C_WaitOnFlagUntilTimeout>
 80077ce:	4603      	mov	r3, r0
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d001      	beq.n	80077d8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80077d4:	2301      	movs	r3, #1
 80077d6:	e0d5      	b.n	8007984 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2222      	movs	r2, #34	; 0x22
 80077dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2240      	movs	r2, #64	; 0x40
 80077e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2200      	movs	r2, #0
 80077ec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	6a3a      	ldr	r2, [r7, #32]
 80077f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80077f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2200      	movs	r2, #0
 80077fe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007800:	88f8      	ldrh	r0, [r7, #6]
 8007802:	893a      	ldrh	r2, [r7, #8]
 8007804:	8979      	ldrh	r1, [r7, #10]
 8007806:	697b      	ldr	r3, [r7, #20]
 8007808:	9301      	str	r3, [sp, #4]
 800780a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800780c:	9300      	str	r3, [sp, #0]
 800780e:	4603      	mov	r3, r0
 8007810:	68f8      	ldr	r0, [r7, #12]
 8007812:	f000 f92d 	bl	8007a70 <I2C_RequestMemoryRead>
 8007816:	4603      	mov	r3, r0
 8007818:	2b00      	cmp	r3, #0
 800781a:	d005      	beq.n	8007828 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	2200      	movs	r2, #0
 8007820:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007824:	2301      	movs	r3, #1
 8007826:	e0ad      	b.n	8007984 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800782c:	b29b      	uxth	r3, r3
 800782e:	2bff      	cmp	r3, #255	; 0xff
 8007830:	d90e      	bls.n	8007850 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	22ff      	movs	r2, #255	; 0xff
 8007836:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800783c:	b2da      	uxtb	r2, r3
 800783e:	8979      	ldrh	r1, [r7, #10]
 8007840:	4b52      	ldr	r3, [pc, #328]	; (800798c <HAL_I2C_Mem_Read+0x22c>)
 8007842:	9300      	str	r3, [sp, #0]
 8007844:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007848:	68f8      	ldr	r0, [r7, #12]
 800784a:	f000 fb31 	bl	8007eb0 <I2C_TransferConfig>
 800784e:	e00f      	b.n	8007870 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007854:	b29a      	uxth	r2, r3
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800785e:	b2da      	uxtb	r2, r3
 8007860:	8979      	ldrh	r1, [r7, #10]
 8007862:	4b4a      	ldr	r3, [pc, #296]	; (800798c <HAL_I2C_Mem_Read+0x22c>)
 8007864:	9300      	str	r3, [sp, #0]
 8007866:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800786a:	68f8      	ldr	r0, [r7, #12]
 800786c:	f000 fb20 	bl	8007eb0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	9300      	str	r3, [sp, #0]
 8007874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007876:	2200      	movs	r2, #0
 8007878:	2104      	movs	r1, #4
 800787a:	68f8      	ldr	r0, [r7, #12]
 800787c:	f000 f970 	bl	8007b60 <I2C_WaitOnFlagUntilTimeout>
 8007880:	4603      	mov	r3, r0
 8007882:	2b00      	cmp	r3, #0
 8007884:	d001      	beq.n	800788a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8007886:	2301      	movs	r3, #1
 8007888:	e07c      	b.n	8007984 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007894:	b2d2      	uxtb	r2, r2
 8007896:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800789c:	1c5a      	adds	r2, r3, #1
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078a6:	3b01      	subs	r3, #1
 80078a8:	b29a      	uxth	r2, r3
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078b2:	b29b      	uxth	r3, r3
 80078b4:	3b01      	subs	r3, #1
 80078b6:	b29a      	uxth	r2, r3
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d034      	beq.n	8007930 <HAL_I2C_Mem_Read+0x1d0>
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d130      	bne.n	8007930 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	9300      	str	r3, [sp, #0]
 80078d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078d4:	2200      	movs	r2, #0
 80078d6:	2180      	movs	r1, #128	; 0x80
 80078d8:	68f8      	ldr	r0, [r7, #12]
 80078da:	f000 f941 	bl	8007b60 <I2C_WaitOnFlagUntilTimeout>
 80078de:	4603      	mov	r3, r0
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d001      	beq.n	80078e8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80078e4:	2301      	movs	r3, #1
 80078e6:	e04d      	b.n	8007984 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078ec:	b29b      	uxth	r3, r3
 80078ee:	2bff      	cmp	r3, #255	; 0xff
 80078f0:	d90e      	bls.n	8007910 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	22ff      	movs	r2, #255	; 0xff
 80078f6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078fc:	b2da      	uxtb	r2, r3
 80078fe:	8979      	ldrh	r1, [r7, #10]
 8007900:	2300      	movs	r3, #0
 8007902:	9300      	str	r3, [sp, #0]
 8007904:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007908:	68f8      	ldr	r0, [r7, #12]
 800790a:	f000 fad1 	bl	8007eb0 <I2C_TransferConfig>
 800790e:	e00f      	b.n	8007930 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007914:	b29a      	uxth	r2, r3
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800791e:	b2da      	uxtb	r2, r3
 8007920:	8979      	ldrh	r1, [r7, #10]
 8007922:	2300      	movs	r3, #0
 8007924:	9300      	str	r3, [sp, #0]
 8007926:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800792a:	68f8      	ldr	r0, [r7, #12]
 800792c:	f000 fac0 	bl	8007eb0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007934:	b29b      	uxth	r3, r3
 8007936:	2b00      	cmp	r3, #0
 8007938:	d19a      	bne.n	8007870 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800793a:	697a      	ldr	r2, [r7, #20]
 800793c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800793e:	68f8      	ldr	r0, [r7, #12]
 8007940:	f000 f98e 	bl	8007c60 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007944:	4603      	mov	r3, r0
 8007946:	2b00      	cmp	r3, #0
 8007948:	d001      	beq.n	800794e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800794a:	2301      	movs	r3, #1
 800794c:	e01a      	b.n	8007984 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	2220      	movs	r2, #32
 8007954:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	6859      	ldr	r1, [r3, #4]
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681a      	ldr	r2, [r3, #0]
 8007960:	4b0b      	ldr	r3, [pc, #44]	; (8007990 <HAL_I2C_Mem_Read+0x230>)
 8007962:	400b      	ands	r3, r1
 8007964:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2220      	movs	r2, #32
 800796a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	2200      	movs	r2, #0
 8007972:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2200      	movs	r2, #0
 800797a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800797e:	2300      	movs	r3, #0
 8007980:	e000      	b.n	8007984 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8007982:	2302      	movs	r3, #2
  }
}
 8007984:	4618      	mov	r0, r3
 8007986:	3718      	adds	r7, #24
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}
 800798c:	80002400 	.word	0x80002400
 8007990:	fe00e800 	.word	0xfe00e800

08007994 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007994:	b480      	push	{r7}
 8007996:	b083      	sub	sp, #12
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80079a2:	b2db      	uxtb	r3, r3
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	370c      	adds	r7, #12
 80079a8:	46bd      	mov	sp, r7
 80079aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ae:	4770      	bx	lr

080079b0 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80079b0:	b480      	push	{r7}
 80079b2:	b083      	sub	sp, #12
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 80079bc:	4618      	mov	r0, r3
 80079be:	370c      	adds	r7, #12
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b086      	sub	sp, #24
 80079cc:	af02      	add	r7, sp, #8
 80079ce:	60f8      	str	r0, [r7, #12]
 80079d0:	4608      	mov	r0, r1
 80079d2:	4611      	mov	r1, r2
 80079d4:	461a      	mov	r2, r3
 80079d6:	4603      	mov	r3, r0
 80079d8:	817b      	strh	r3, [r7, #10]
 80079da:	460b      	mov	r3, r1
 80079dc:	813b      	strh	r3, [r7, #8]
 80079de:	4613      	mov	r3, r2
 80079e0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80079e2:	88fb      	ldrh	r3, [r7, #6]
 80079e4:	b2da      	uxtb	r2, r3
 80079e6:	8979      	ldrh	r1, [r7, #10]
 80079e8:	4b20      	ldr	r3, [pc, #128]	; (8007a6c <I2C_RequestMemoryWrite+0xa4>)
 80079ea:	9300      	str	r3, [sp, #0]
 80079ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80079f0:	68f8      	ldr	r0, [r7, #12]
 80079f2:	f000 fa5d 	bl	8007eb0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80079f6:	69fa      	ldr	r2, [r7, #28]
 80079f8:	69b9      	ldr	r1, [r7, #24]
 80079fa:	68f8      	ldr	r0, [r7, #12]
 80079fc:	f000 f8f0 	bl	8007be0 <I2C_WaitOnTXISFlagUntilTimeout>
 8007a00:	4603      	mov	r3, r0
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d001      	beq.n	8007a0a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	e02c      	b.n	8007a64 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007a0a:	88fb      	ldrh	r3, [r7, #6]
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	d105      	bne.n	8007a1c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007a10:	893b      	ldrh	r3, [r7, #8]
 8007a12:	b2da      	uxtb	r2, r3
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	629a      	str	r2, [r3, #40]	; 0x28
 8007a1a:	e015      	b.n	8007a48 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007a1c:	893b      	ldrh	r3, [r7, #8]
 8007a1e:	0a1b      	lsrs	r3, r3, #8
 8007a20:	b29b      	uxth	r3, r3
 8007a22:	b2da      	uxtb	r2, r3
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a2a:	69fa      	ldr	r2, [r7, #28]
 8007a2c:	69b9      	ldr	r1, [r7, #24]
 8007a2e:	68f8      	ldr	r0, [r7, #12]
 8007a30:	f000 f8d6 	bl	8007be0 <I2C_WaitOnTXISFlagUntilTimeout>
 8007a34:	4603      	mov	r3, r0
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d001      	beq.n	8007a3e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e012      	b.n	8007a64 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007a3e:	893b      	ldrh	r3, [r7, #8]
 8007a40:	b2da      	uxtb	r2, r3
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007a48:	69fb      	ldr	r3, [r7, #28]
 8007a4a:	9300      	str	r3, [sp, #0]
 8007a4c:	69bb      	ldr	r3, [r7, #24]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	2180      	movs	r1, #128	; 0x80
 8007a52:	68f8      	ldr	r0, [r7, #12]
 8007a54:	f000 f884 	bl	8007b60 <I2C_WaitOnFlagUntilTimeout>
 8007a58:	4603      	mov	r3, r0
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d001      	beq.n	8007a62 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007a5e:	2301      	movs	r3, #1
 8007a60:	e000      	b.n	8007a64 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007a62:	2300      	movs	r3, #0
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	3710      	adds	r7, #16
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}
 8007a6c:	80002000 	.word	0x80002000

08007a70 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b086      	sub	sp, #24
 8007a74:	af02      	add	r7, sp, #8
 8007a76:	60f8      	str	r0, [r7, #12]
 8007a78:	4608      	mov	r0, r1
 8007a7a:	4611      	mov	r1, r2
 8007a7c:	461a      	mov	r2, r3
 8007a7e:	4603      	mov	r3, r0
 8007a80:	817b      	strh	r3, [r7, #10]
 8007a82:	460b      	mov	r3, r1
 8007a84:	813b      	strh	r3, [r7, #8]
 8007a86:	4613      	mov	r3, r2
 8007a88:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007a8a:	88fb      	ldrh	r3, [r7, #6]
 8007a8c:	b2da      	uxtb	r2, r3
 8007a8e:	8979      	ldrh	r1, [r7, #10]
 8007a90:	4b20      	ldr	r3, [pc, #128]	; (8007b14 <I2C_RequestMemoryRead+0xa4>)
 8007a92:	9300      	str	r3, [sp, #0]
 8007a94:	2300      	movs	r3, #0
 8007a96:	68f8      	ldr	r0, [r7, #12]
 8007a98:	f000 fa0a 	bl	8007eb0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a9c:	69fa      	ldr	r2, [r7, #28]
 8007a9e:	69b9      	ldr	r1, [r7, #24]
 8007aa0:	68f8      	ldr	r0, [r7, #12]
 8007aa2:	f000 f89d 	bl	8007be0 <I2C_WaitOnTXISFlagUntilTimeout>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d001      	beq.n	8007ab0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007aac:	2301      	movs	r3, #1
 8007aae:	e02c      	b.n	8007b0a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007ab0:	88fb      	ldrh	r3, [r7, #6]
 8007ab2:	2b01      	cmp	r3, #1
 8007ab4:	d105      	bne.n	8007ac2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007ab6:	893b      	ldrh	r3, [r7, #8]
 8007ab8:	b2da      	uxtb	r2, r3
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	629a      	str	r2, [r3, #40]	; 0x28
 8007ac0:	e015      	b.n	8007aee <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007ac2:	893b      	ldrh	r3, [r7, #8]
 8007ac4:	0a1b      	lsrs	r3, r3, #8
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	b2da      	uxtb	r2, r3
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ad0:	69fa      	ldr	r2, [r7, #28]
 8007ad2:	69b9      	ldr	r1, [r7, #24]
 8007ad4:	68f8      	ldr	r0, [r7, #12]
 8007ad6:	f000 f883 	bl	8007be0 <I2C_WaitOnTXISFlagUntilTimeout>
 8007ada:	4603      	mov	r3, r0
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d001      	beq.n	8007ae4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	e012      	b.n	8007b0a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007ae4:	893b      	ldrh	r3, [r7, #8]
 8007ae6:	b2da      	uxtb	r2, r3
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007aee:	69fb      	ldr	r3, [r7, #28]
 8007af0:	9300      	str	r3, [sp, #0]
 8007af2:	69bb      	ldr	r3, [r7, #24]
 8007af4:	2200      	movs	r2, #0
 8007af6:	2140      	movs	r1, #64	; 0x40
 8007af8:	68f8      	ldr	r0, [r7, #12]
 8007afa:	f000 f831 	bl	8007b60 <I2C_WaitOnFlagUntilTimeout>
 8007afe:	4603      	mov	r3, r0
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d001      	beq.n	8007b08 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007b04:	2301      	movs	r3, #1
 8007b06:	e000      	b.n	8007b0a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007b08:	2300      	movs	r3, #0
}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	3710      	adds	r7, #16
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}
 8007b12:	bf00      	nop
 8007b14:	80002000 	.word	0x80002000

08007b18 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b083      	sub	sp, #12
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	699b      	ldr	r3, [r3, #24]
 8007b26:	f003 0302 	and.w	r3, r3, #2
 8007b2a:	2b02      	cmp	r3, #2
 8007b2c:	d103      	bne.n	8007b36 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	2200      	movs	r2, #0
 8007b34:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	699b      	ldr	r3, [r3, #24]
 8007b3c:	f003 0301 	and.w	r3, r3, #1
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	d007      	beq.n	8007b54 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	699a      	ldr	r2, [r3, #24]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f042 0201 	orr.w	r2, r2, #1
 8007b52:	619a      	str	r2, [r3, #24]
  }
}
 8007b54:	bf00      	nop
 8007b56:	370c      	adds	r7, #12
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr

08007b60 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b084      	sub	sp, #16
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	60f8      	str	r0, [r7, #12]
 8007b68:	60b9      	str	r1, [r7, #8]
 8007b6a:	603b      	str	r3, [r7, #0]
 8007b6c:	4613      	mov	r3, r2
 8007b6e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007b70:	e022      	b.n	8007bb8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b78:	d01e      	beq.n	8007bb8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b7a:	f7fe fe7b 	bl	8006874 <HAL_GetTick>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	69bb      	ldr	r3, [r7, #24]
 8007b82:	1ad3      	subs	r3, r2, r3
 8007b84:	683a      	ldr	r2, [r7, #0]
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d302      	bcc.n	8007b90 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d113      	bne.n	8007bb8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b94:	f043 0220 	orr.w	r2, r3, #32
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	2220      	movs	r2, #32
 8007ba0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	e00f      	b.n	8007bd8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	699a      	ldr	r2, [r3, #24]
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	4013      	ands	r3, r2
 8007bc2:	68ba      	ldr	r2, [r7, #8]
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	bf0c      	ite	eq
 8007bc8:	2301      	moveq	r3, #1
 8007bca:	2300      	movne	r3, #0
 8007bcc:	b2db      	uxtb	r3, r3
 8007bce:	461a      	mov	r2, r3
 8007bd0:	79fb      	ldrb	r3, [r7, #7]
 8007bd2:	429a      	cmp	r2, r3
 8007bd4:	d0cd      	beq.n	8007b72 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007bd6:	2300      	movs	r3, #0
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3710      	adds	r7, #16
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}

08007be0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b084      	sub	sp, #16
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	60f8      	str	r0, [r7, #12]
 8007be8:	60b9      	str	r1, [r7, #8]
 8007bea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007bec:	e02c      	b.n	8007c48 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007bee:	687a      	ldr	r2, [r7, #4]
 8007bf0:	68b9      	ldr	r1, [r7, #8]
 8007bf2:	68f8      	ldr	r0, [r7, #12]
 8007bf4:	f000 f870 	bl	8007cd8 <I2C_IsErrorOccurred>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d001      	beq.n	8007c02 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	e02a      	b.n	8007c58 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c08:	d01e      	beq.n	8007c48 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c0a:	f7fe fe33 	bl	8006874 <HAL_GetTick>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	1ad3      	subs	r3, r2, r3
 8007c14:	68ba      	ldr	r2, [r7, #8]
 8007c16:	429a      	cmp	r2, r3
 8007c18:	d302      	bcc.n	8007c20 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d113      	bne.n	8007c48 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c24:	f043 0220 	orr.w	r2, r3, #32
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	2220      	movs	r2, #32
 8007c30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2200      	movs	r2, #0
 8007c38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007c44:	2301      	movs	r3, #1
 8007c46:	e007      	b.n	8007c58 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	699b      	ldr	r3, [r3, #24]
 8007c4e:	f003 0302 	and.w	r3, r3, #2
 8007c52:	2b02      	cmp	r3, #2
 8007c54:	d1cb      	bne.n	8007bee <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007c56:	2300      	movs	r3, #0
}
 8007c58:	4618      	mov	r0, r3
 8007c5a:	3710      	adds	r7, #16
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}

08007c60 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b084      	sub	sp, #16
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	60f8      	str	r0, [r7, #12]
 8007c68:	60b9      	str	r1, [r7, #8]
 8007c6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007c6c:	e028      	b.n	8007cc0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c6e:	687a      	ldr	r2, [r7, #4]
 8007c70:	68b9      	ldr	r1, [r7, #8]
 8007c72:	68f8      	ldr	r0, [r7, #12]
 8007c74:	f000 f830 	bl	8007cd8 <I2C_IsErrorOccurred>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d001      	beq.n	8007c82 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007c7e:	2301      	movs	r3, #1
 8007c80:	e026      	b.n	8007cd0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c82:	f7fe fdf7 	bl	8006874 <HAL_GetTick>
 8007c86:	4602      	mov	r2, r0
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	1ad3      	subs	r3, r2, r3
 8007c8c:	68ba      	ldr	r2, [r7, #8]
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d302      	bcc.n	8007c98 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d113      	bne.n	8007cc0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c9c:	f043 0220 	orr.w	r2, r3, #32
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	2220      	movs	r2, #32
 8007ca8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	e007      	b.n	8007cd0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	699b      	ldr	r3, [r3, #24]
 8007cc6:	f003 0320 	and.w	r3, r3, #32
 8007cca:	2b20      	cmp	r3, #32
 8007ccc:	d1cf      	bne.n	8007c6e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007cce:	2300      	movs	r3, #0
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	3710      	adds	r7, #16
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}

08007cd8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b08a      	sub	sp, #40	; 0x28
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	60f8      	str	r0, [r7, #12]
 8007ce0:	60b9      	str	r1, [r7, #8]
 8007ce2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	699b      	ldr	r3, [r3, #24]
 8007cf0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007cfa:	69bb      	ldr	r3, [r7, #24]
 8007cfc:	f003 0310 	and.w	r3, r3, #16
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d075      	beq.n	8007df0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	2210      	movs	r2, #16
 8007d0a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007d0c:	e056      	b.n	8007dbc <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d14:	d052      	beq.n	8007dbc <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007d16:	f7fe fdad 	bl	8006874 <HAL_GetTick>
 8007d1a:	4602      	mov	r2, r0
 8007d1c:	69fb      	ldr	r3, [r7, #28]
 8007d1e:	1ad3      	subs	r3, r2, r3
 8007d20:	68ba      	ldr	r2, [r7, #8]
 8007d22:	429a      	cmp	r2, r3
 8007d24:	d302      	bcc.n	8007d2c <I2C_IsErrorOccurred+0x54>
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d147      	bne.n	8007dbc <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007d36:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007d3e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	699b      	ldr	r3, [r3, #24]
 8007d46:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007d4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d4e:	d12e      	bne.n	8007dae <I2C_IsErrorOccurred+0xd6>
 8007d50:	697b      	ldr	r3, [r7, #20]
 8007d52:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007d56:	d02a      	beq.n	8007dae <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8007d58:	7cfb      	ldrb	r3, [r7, #19]
 8007d5a:	2b20      	cmp	r3, #32
 8007d5c:	d027      	beq.n	8007dae <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	685a      	ldr	r2, [r3, #4]
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007d6c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007d6e:	f7fe fd81 	bl	8006874 <HAL_GetTick>
 8007d72:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007d74:	e01b      	b.n	8007dae <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007d76:	f7fe fd7d 	bl	8006874 <HAL_GetTick>
 8007d7a:	4602      	mov	r2, r0
 8007d7c:	69fb      	ldr	r3, [r7, #28]
 8007d7e:	1ad3      	subs	r3, r2, r3
 8007d80:	2b19      	cmp	r3, #25
 8007d82:	d914      	bls.n	8007dae <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d88:	f043 0220 	orr.w	r2, r3, #32
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	2220      	movs	r2, #32
 8007d94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2200      	movs	r2, #0
 8007da4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	699b      	ldr	r3, [r3, #24]
 8007db4:	f003 0320 	and.w	r3, r3, #32
 8007db8:	2b20      	cmp	r3, #32
 8007dba:	d1dc      	bne.n	8007d76 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	699b      	ldr	r3, [r3, #24]
 8007dc2:	f003 0320 	and.w	r3, r3, #32
 8007dc6:	2b20      	cmp	r3, #32
 8007dc8:	d003      	beq.n	8007dd2 <I2C_IsErrorOccurred+0xfa>
 8007dca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d09d      	beq.n	8007d0e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007dd2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d103      	bne.n	8007de2 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	2220      	movs	r2, #32
 8007de0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007de2:	6a3b      	ldr	r3, [r7, #32]
 8007de4:	f043 0304 	orr.w	r3, r3, #4
 8007de8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007dea:	2301      	movs	r3, #1
 8007dec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	699b      	ldr	r3, [r3, #24]
 8007df6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007df8:	69bb      	ldr	r3, [r7, #24]
 8007dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d00b      	beq.n	8007e1a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007e02:	6a3b      	ldr	r3, [r7, #32]
 8007e04:	f043 0301 	orr.w	r3, r3, #1
 8007e08:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007e12:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007e14:	2301      	movs	r3, #1
 8007e16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007e1a:	69bb      	ldr	r3, [r7, #24]
 8007e1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d00b      	beq.n	8007e3c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007e24:	6a3b      	ldr	r3, [r7, #32]
 8007e26:	f043 0308 	orr.w	r3, r3, #8
 8007e2a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007e34:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007e36:	2301      	movs	r3, #1
 8007e38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007e3c:	69bb      	ldr	r3, [r7, #24]
 8007e3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d00b      	beq.n	8007e5e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007e46:	6a3b      	ldr	r3, [r7, #32]
 8007e48:	f043 0302 	orr.w	r3, r3, #2
 8007e4c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e56:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8007e5e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d01c      	beq.n	8007ea0 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007e66:	68f8      	ldr	r0, [r7, #12]
 8007e68:	f7ff fe56 	bl	8007b18 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	6859      	ldr	r1, [r3, #4]
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	4b0d      	ldr	r3, [pc, #52]	; (8007eac <I2C_IsErrorOccurred+0x1d4>)
 8007e78:	400b      	ands	r3, r1
 8007e7a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e80:	6a3b      	ldr	r3, [r7, #32]
 8007e82:	431a      	orrs	r2, r3
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2220      	movs	r2, #32
 8007e8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2200      	movs	r2, #0
 8007e94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8007ea0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	3728      	adds	r7, #40	; 0x28
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bd80      	pop	{r7, pc}
 8007eac:	fe00e800 	.word	0xfe00e800

08007eb0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b087      	sub	sp, #28
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	60f8      	str	r0, [r7, #12]
 8007eb8:	607b      	str	r3, [r7, #4]
 8007eba:	460b      	mov	r3, r1
 8007ebc:	817b      	strh	r3, [r7, #10]
 8007ebe:	4613      	mov	r3, r2
 8007ec0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007ec2:	897b      	ldrh	r3, [r7, #10]
 8007ec4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007ec8:	7a7b      	ldrb	r3, [r7, #9]
 8007eca:	041b      	lsls	r3, r3, #16
 8007ecc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007ed0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007ed6:	6a3b      	ldr	r3, [r7, #32]
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ede:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	685a      	ldr	r2, [r3, #4]
 8007ee6:	6a3b      	ldr	r3, [r7, #32]
 8007ee8:	0d5b      	lsrs	r3, r3, #21
 8007eea:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8007eee:	4b08      	ldr	r3, [pc, #32]	; (8007f10 <I2C_TransferConfig+0x60>)
 8007ef0:	430b      	orrs	r3, r1
 8007ef2:	43db      	mvns	r3, r3
 8007ef4:	ea02 0103 	and.w	r1, r2, r3
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	697a      	ldr	r2, [r7, #20]
 8007efe:	430a      	orrs	r2, r1
 8007f00:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007f02:	bf00      	nop
 8007f04:	371c      	adds	r7, #28
 8007f06:	46bd      	mov	sp, r7
 8007f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0c:	4770      	bx	lr
 8007f0e:	bf00      	nop
 8007f10:	03ff63ff 	.word	0x03ff63ff

08007f14 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b083      	sub	sp, #12
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f24:	b2db      	uxtb	r3, r3
 8007f26:	2b20      	cmp	r3, #32
 8007f28:	d138      	bne.n	8007f9c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007f30:	2b01      	cmp	r3, #1
 8007f32:	d101      	bne.n	8007f38 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007f34:	2302      	movs	r3, #2
 8007f36:	e032      	b.n	8007f9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2224      	movs	r2, #36	; 0x24
 8007f44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	681a      	ldr	r2, [r3, #0]
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f022 0201 	bic.w	r2, r2, #1
 8007f56:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	681a      	ldr	r2, [r3, #0]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007f66:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	6819      	ldr	r1, [r3, #0]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	683a      	ldr	r2, [r7, #0]
 8007f74:	430a      	orrs	r2, r1
 8007f76:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	681a      	ldr	r2, [r3, #0]
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f042 0201 	orr.w	r2, r2, #1
 8007f86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2220      	movs	r2, #32
 8007f8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2200      	movs	r2, #0
 8007f94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007f98:	2300      	movs	r3, #0
 8007f9a:	e000      	b.n	8007f9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007f9c:	2302      	movs	r3, #2
  }
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	370c      	adds	r7, #12
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa8:	4770      	bx	lr

08007faa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007faa:	b480      	push	{r7}
 8007fac:	b085      	sub	sp, #20
 8007fae:	af00      	add	r7, sp, #0
 8007fb0:	6078      	str	r0, [r7, #4]
 8007fb2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007fba:	b2db      	uxtb	r3, r3
 8007fbc:	2b20      	cmp	r3, #32
 8007fbe:	d139      	bne.n	8008034 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007fc6:	2b01      	cmp	r3, #1
 8007fc8:	d101      	bne.n	8007fce <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007fca:	2302      	movs	r3, #2
 8007fcc:	e033      	b.n	8008036 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2201      	movs	r2, #1
 8007fd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2224      	movs	r2, #36	; 0x24
 8007fda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	681a      	ldr	r2, [r3, #0]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f022 0201 	bic.w	r2, r2, #1
 8007fec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007ffc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	021b      	lsls	r3, r3, #8
 8008002:	68fa      	ldr	r2, [r7, #12]
 8008004:	4313      	orrs	r3, r2
 8008006:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	68fa      	ldr	r2, [r7, #12]
 800800e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	681a      	ldr	r2, [r3, #0]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f042 0201 	orr.w	r2, r2, #1
 800801e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2220      	movs	r2, #32
 8008024:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2200      	movs	r2, #0
 800802c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008030:	2300      	movs	r3, #0
 8008032:	e000      	b.n	8008036 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008034:	2302      	movs	r3, #2
  }
}
 8008036:	4618      	mov	r0, r3
 8008038:	3714      	adds	r7, #20
 800803a:	46bd      	mov	sp, r7
 800803c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008040:	4770      	bx	lr

08008042 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008042:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008044:	b08f      	sub	sp, #60	; 0x3c
 8008046:	af0a      	add	r7, sp, #40	; 0x28
 8008048:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d101      	bne.n	8008054 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008050:	2301      	movs	r3, #1
 8008052:	e116      	b.n	8008282 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8008060:	b2db      	uxtb	r3, r3
 8008062:	2b00      	cmp	r3, #0
 8008064:	d106      	bne.n	8008074 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2200      	movs	r2, #0
 800806a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f7fd f81c 	bl	80050ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2203      	movs	r2, #3
 8008078:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008080:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008084:	2b00      	cmp	r3, #0
 8008086:	d102      	bne.n	800808e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2200      	movs	r2, #0
 800808c:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4618      	mov	r0, r3
 8008094:	f004 fa8b 	bl	800c5ae <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	603b      	str	r3, [r7, #0]
 800809e:	687e      	ldr	r6, [r7, #4]
 80080a0:	466d      	mov	r5, sp
 80080a2:	f106 0410 	add.w	r4, r6, #16
 80080a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80080a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80080aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80080ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80080ae:	e894 0003 	ldmia.w	r4, {r0, r1}
 80080b2:	e885 0003 	stmia.w	r5, {r0, r1}
 80080b6:	1d33      	adds	r3, r6, #4
 80080b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80080ba:	6838      	ldr	r0, [r7, #0]
 80080bc:	f004 fa4b 	bl	800c556 <USB_CoreInit>
 80080c0:	4603      	mov	r3, r0
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d005      	beq.n	80080d2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2202      	movs	r2, #2
 80080ca:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80080ce:	2301      	movs	r3, #1
 80080d0:	e0d7      	b.n	8008282 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	2100      	movs	r1, #0
 80080d8:	4618      	mov	r0, r3
 80080da:	f004 fa79 	bl	800c5d0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80080de:	2300      	movs	r3, #0
 80080e0:	73fb      	strb	r3, [r7, #15]
 80080e2:	e04a      	b.n	800817a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80080e4:	7bfa      	ldrb	r2, [r7, #15]
 80080e6:	6879      	ldr	r1, [r7, #4]
 80080e8:	4613      	mov	r3, r2
 80080ea:	00db      	lsls	r3, r3, #3
 80080ec:	4413      	add	r3, r2
 80080ee:	009b      	lsls	r3, r3, #2
 80080f0:	440b      	add	r3, r1
 80080f2:	333d      	adds	r3, #61	; 0x3d
 80080f4:	2201      	movs	r2, #1
 80080f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80080f8:	7bfa      	ldrb	r2, [r7, #15]
 80080fa:	6879      	ldr	r1, [r7, #4]
 80080fc:	4613      	mov	r3, r2
 80080fe:	00db      	lsls	r3, r3, #3
 8008100:	4413      	add	r3, r2
 8008102:	009b      	lsls	r3, r3, #2
 8008104:	440b      	add	r3, r1
 8008106:	333c      	adds	r3, #60	; 0x3c
 8008108:	7bfa      	ldrb	r2, [r7, #15]
 800810a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800810c:	7bfa      	ldrb	r2, [r7, #15]
 800810e:	7bfb      	ldrb	r3, [r7, #15]
 8008110:	b298      	uxth	r0, r3
 8008112:	6879      	ldr	r1, [r7, #4]
 8008114:	4613      	mov	r3, r2
 8008116:	00db      	lsls	r3, r3, #3
 8008118:	4413      	add	r3, r2
 800811a:	009b      	lsls	r3, r3, #2
 800811c:	440b      	add	r3, r1
 800811e:	3344      	adds	r3, #68	; 0x44
 8008120:	4602      	mov	r2, r0
 8008122:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008124:	7bfa      	ldrb	r2, [r7, #15]
 8008126:	6879      	ldr	r1, [r7, #4]
 8008128:	4613      	mov	r3, r2
 800812a:	00db      	lsls	r3, r3, #3
 800812c:	4413      	add	r3, r2
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	440b      	add	r3, r1
 8008132:	3340      	adds	r3, #64	; 0x40
 8008134:	2200      	movs	r2, #0
 8008136:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008138:	7bfa      	ldrb	r2, [r7, #15]
 800813a:	6879      	ldr	r1, [r7, #4]
 800813c:	4613      	mov	r3, r2
 800813e:	00db      	lsls	r3, r3, #3
 8008140:	4413      	add	r3, r2
 8008142:	009b      	lsls	r3, r3, #2
 8008144:	440b      	add	r3, r1
 8008146:	3348      	adds	r3, #72	; 0x48
 8008148:	2200      	movs	r2, #0
 800814a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800814c:	7bfa      	ldrb	r2, [r7, #15]
 800814e:	6879      	ldr	r1, [r7, #4]
 8008150:	4613      	mov	r3, r2
 8008152:	00db      	lsls	r3, r3, #3
 8008154:	4413      	add	r3, r2
 8008156:	009b      	lsls	r3, r3, #2
 8008158:	440b      	add	r3, r1
 800815a:	334c      	adds	r3, #76	; 0x4c
 800815c:	2200      	movs	r2, #0
 800815e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008160:	7bfa      	ldrb	r2, [r7, #15]
 8008162:	6879      	ldr	r1, [r7, #4]
 8008164:	4613      	mov	r3, r2
 8008166:	00db      	lsls	r3, r3, #3
 8008168:	4413      	add	r3, r2
 800816a:	009b      	lsls	r3, r3, #2
 800816c:	440b      	add	r3, r1
 800816e:	3354      	adds	r3, #84	; 0x54
 8008170:	2200      	movs	r2, #0
 8008172:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008174:	7bfb      	ldrb	r3, [r7, #15]
 8008176:	3301      	adds	r3, #1
 8008178:	73fb      	strb	r3, [r7, #15]
 800817a:	7bfa      	ldrb	r2, [r7, #15]
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	685b      	ldr	r3, [r3, #4]
 8008180:	429a      	cmp	r2, r3
 8008182:	d3af      	bcc.n	80080e4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008184:	2300      	movs	r3, #0
 8008186:	73fb      	strb	r3, [r7, #15]
 8008188:	e044      	b.n	8008214 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800818a:	7bfa      	ldrb	r2, [r7, #15]
 800818c:	6879      	ldr	r1, [r7, #4]
 800818e:	4613      	mov	r3, r2
 8008190:	00db      	lsls	r3, r3, #3
 8008192:	4413      	add	r3, r2
 8008194:	009b      	lsls	r3, r3, #2
 8008196:	440b      	add	r3, r1
 8008198:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800819c:	2200      	movs	r2, #0
 800819e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80081a0:	7bfa      	ldrb	r2, [r7, #15]
 80081a2:	6879      	ldr	r1, [r7, #4]
 80081a4:	4613      	mov	r3, r2
 80081a6:	00db      	lsls	r3, r3, #3
 80081a8:	4413      	add	r3, r2
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	440b      	add	r3, r1
 80081ae:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80081b2:	7bfa      	ldrb	r2, [r7, #15]
 80081b4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80081b6:	7bfa      	ldrb	r2, [r7, #15]
 80081b8:	6879      	ldr	r1, [r7, #4]
 80081ba:	4613      	mov	r3, r2
 80081bc:	00db      	lsls	r3, r3, #3
 80081be:	4413      	add	r3, r2
 80081c0:	009b      	lsls	r3, r3, #2
 80081c2:	440b      	add	r3, r1
 80081c4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80081c8:	2200      	movs	r2, #0
 80081ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80081cc:	7bfa      	ldrb	r2, [r7, #15]
 80081ce:	6879      	ldr	r1, [r7, #4]
 80081d0:	4613      	mov	r3, r2
 80081d2:	00db      	lsls	r3, r3, #3
 80081d4:	4413      	add	r3, r2
 80081d6:	009b      	lsls	r3, r3, #2
 80081d8:	440b      	add	r3, r1
 80081da:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80081de:	2200      	movs	r2, #0
 80081e0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80081e2:	7bfa      	ldrb	r2, [r7, #15]
 80081e4:	6879      	ldr	r1, [r7, #4]
 80081e6:	4613      	mov	r3, r2
 80081e8:	00db      	lsls	r3, r3, #3
 80081ea:	4413      	add	r3, r2
 80081ec:	009b      	lsls	r3, r3, #2
 80081ee:	440b      	add	r3, r1
 80081f0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80081f4:	2200      	movs	r2, #0
 80081f6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80081f8:	7bfa      	ldrb	r2, [r7, #15]
 80081fa:	6879      	ldr	r1, [r7, #4]
 80081fc:	4613      	mov	r3, r2
 80081fe:	00db      	lsls	r3, r3, #3
 8008200:	4413      	add	r3, r2
 8008202:	009b      	lsls	r3, r3, #2
 8008204:	440b      	add	r3, r1
 8008206:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800820a:	2200      	movs	r2, #0
 800820c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800820e:	7bfb      	ldrb	r3, [r7, #15]
 8008210:	3301      	adds	r3, #1
 8008212:	73fb      	strb	r3, [r7, #15]
 8008214:	7bfa      	ldrb	r2, [r7, #15]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	429a      	cmp	r2, r3
 800821c:	d3b5      	bcc.n	800818a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	603b      	str	r3, [r7, #0]
 8008224:	687e      	ldr	r6, [r7, #4]
 8008226:	466d      	mov	r5, sp
 8008228:	f106 0410 	add.w	r4, r6, #16
 800822c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800822e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008230:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008232:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008234:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008238:	e885 0003 	stmia.w	r5, {r0, r1}
 800823c:	1d33      	adds	r3, r6, #4
 800823e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008240:	6838      	ldr	r0, [r7, #0]
 8008242:	f004 fa11 	bl	800c668 <USB_DevInit>
 8008246:	4603      	mov	r3, r0
 8008248:	2b00      	cmp	r3, #0
 800824a:	d005      	beq.n	8008258 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2202      	movs	r2, #2
 8008250:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8008254:	2301      	movs	r3, #1
 8008256:	e014      	b.n	8008282 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2200      	movs	r2, #0
 800825c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2201      	movs	r2, #1
 8008264:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800826c:	2b01      	cmp	r3, #1
 800826e:	d102      	bne.n	8008276 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008270:	6878      	ldr	r0, [r7, #4]
 8008272:	f000 f80a 	bl	800828a <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4618      	mov	r0, r3
 800827c:	f004 fbbd 	bl	800c9fa <USB_DevDisconnect>

  return HAL_OK;
 8008280:	2300      	movs	r3, #0
}
 8008282:	4618      	mov	r0, r3
 8008284:	3714      	adds	r7, #20
 8008286:	46bd      	mov	sp, r7
 8008288:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800828a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800828a:	b480      	push	{r7}
 800828c:	b085      	sub	sp, #20
 800828e:	af00      	add	r7, sp, #0
 8008290:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2201      	movs	r2, #1
 800829c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2200      	movs	r2, #0
 80082a4:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	699b      	ldr	r3, [r3, #24]
 80082ac:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80082bc:	f043 0303 	orr.w	r3, r3, #3
 80082c0:	68fa      	ldr	r2, [r7, #12]
 80082c2:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80082c4:	2300      	movs	r3, #0
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3714      	adds	r7, #20
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr
	...

080082d4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80082d4:	b480      	push	{r7}
 80082d6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80082d8:	4b05      	ldr	r3, [pc, #20]	; (80082f0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	4a04      	ldr	r2, [pc, #16]	; (80082f0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80082de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80082e2:	6013      	str	r3, [r2, #0]
}
 80082e4:	bf00      	nop
 80082e6:	46bd      	mov	sp, r7
 80082e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ec:	4770      	bx	lr
 80082ee:	bf00      	nop
 80082f0:	40007000 	.word	0x40007000

080082f4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80082f4:	b480      	push	{r7}
 80082f6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80082f8:	4b04      	ldr	r3, [pc, #16]	; (800830c <HAL_PWREx_GetVoltageRange+0x18>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8008300:	4618      	mov	r0, r3
 8008302:	46bd      	mov	sp, r7
 8008304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008308:	4770      	bx	lr
 800830a:	bf00      	nop
 800830c:	40007000 	.word	0x40007000

08008310 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008310:	b480      	push	{r7}
 8008312:	b085      	sub	sp, #20
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800831e:	d130      	bne.n	8008382 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8008320:	4b23      	ldr	r3, [pc, #140]	; (80083b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008328:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800832c:	d038      	beq.n	80083a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800832e:	4b20      	ldr	r3, [pc, #128]	; (80083b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008336:	4a1e      	ldr	r2, [pc, #120]	; (80083b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008338:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800833c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800833e:	4b1d      	ldr	r3, [pc, #116]	; (80083b4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	2232      	movs	r2, #50	; 0x32
 8008344:	fb02 f303 	mul.w	r3, r2, r3
 8008348:	4a1b      	ldr	r2, [pc, #108]	; (80083b8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800834a:	fba2 2303 	umull	r2, r3, r2, r3
 800834e:	0c9b      	lsrs	r3, r3, #18
 8008350:	3301      	adds	r3, #1
 8008352:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008354:	e002      	b.n	800835c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	3b01      	subs	r3, #1
 800835a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800835c:	4b14      	ldr	r3, [pc, #80]	; (80083b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800835e:	695b      	ldr	r3, [r3, #20]
 8008360:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008364:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008368:	d102      	bne.n	8008370 <HAL_PWREx_ControlVoltageScaling+0x60>
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d1f2      	bne.n	8008356 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008370:	4b0f      	ldr	r3, [pc, #60]	; (80083b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008372:	695b      	ldr	r3, [r3, #20]
 8008374:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008378:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800837c:	d110      	bne.n	80083a0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800837e:	2303      	movs	r3, #3
 8008380:	e00f      	b.n	80083a2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8008382:	4b0b      	ldr	r3, [pc, #44]	; (80083b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800838a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800838e:	d007      	beq.n	80083a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008390:	4b07      	ldr	r3, [pc, #28]	; (80083b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008398:	4a05      	ldr	r2, [pc, #20]	; (80083b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800839a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800839e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80083a0:	2300      	movs	r3, #0
}
 80083a2:	4618      	mov	r0, r3
 80083a4:	3714      	adds	r7, #20
 80083a6:	46bd      	mov	sp, r7
 80083a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ac:	4770      	bx	lr
 80083ae:	bf00      	nop
 80083b0:	40007000 	.word	0x40007000
 80083b4:	2000000c 	.word	0x2000000c
 80083b8:	431bde83 	.word	0x431bde83

080083bc <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80083bc:	b480      	push	{r7}
 80083be:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80083c0:	4b05      	ldr	r3, [pc, #20]	; (80083d8 <HAL_PWREx_EnableVddUSB+0x1c>)
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	4a04      	ldr	r2, [pc, #16]	; (80083d8 <HAL_PWREx_EnableVddUSB+0x1c>)
 80083c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80083ca:	6053      	str	r3, [r2, #4]
}
 80083cc:	bf00      	nop
 80083ce:	46bd      	mov	sp, r7
 80083d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d4:	4770      	bx	lr
 80083d6:	bf00      	nop
 80083d8:	40007000 	.word	0x40007000

080083dc <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b086      	sub	sp, #24
 80083e0:	af02      	add	r7, sp, #8
 80083e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80083e4:	f7fe fa46 	bl	8006874 <HAL_GetTick>
 80083e8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d101      	bne.n	80083f4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80083f0:	2301      	movs	r3, #1
 80083f2:	e063      	b.n	80084bc <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d10b      	bne.n	8008418 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2200      	movs	r2, #0
 8008404:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f7fc fcbd 	bl	8004d88 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800840e:	f241 3188 	movw	r1, #5000	; 0x1388
 8008412:	6878      	ldr	r0, [r7, #4]
 8008414:	f000 f858 	bl	80084c8 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	689b      	ldr	r3, [r3, #8]
 8008426:	3b01      	subs	r3, #1
 8008428:	021a      	lsls	r2, r3, #8
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	430a      	orrs	r2, r1
 8008430:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008436:	9300      	str	r3, [sp, #0]
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	2200      	movs	r2, #0
 800843c:	2120      	movs	r1, #32
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f000 f850 	bl	80084e4 <QSPI_WaitFlagStateUntilTimeout>
 8008444:	4603      	mov	r3, r0
 8008446:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8008448:	7afb      	ldrb	r3, [r7, #11]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d131      	bne.n	80084b2 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008458:	f023 0310 	bic.w	r3, r3, #16
 800845c:	687a      	ldr	r2, [r7, #4]
 800845e:	6852      	ldr	r2, [r2, #4]
 8008460:	0611      	lsls	r1, r2, #24
 8008462:	687a      	ldr	r2, [r7, #4]
 8008464:	68d2      	ldr	r2, [r2, #12]
 8008466:	4311      	orrs	r1, r2
 8008468:	687a      	ldr	r2, [r7, #4]
 800846a:	6812      	ldr	r2, [r2, #0]
 800846c:	430b      	orrs	r3, r1
 800846e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	685a      	ldr	r2, [r3, #4]
 8008476:	4b13      	ldr	r3, [pc, #76]	; (80084c4 <HAL_QSPI_Init+0xe8>)
 8008478:	4013      	ands	r3, r2
 800847a:	687a      	ldr	r2, [r7, #4]
 800847c:	6912      	ldr	r2, [r2, #16]
 800847e:	0411      	lsls	r1, r2, #16
 8008480:	687a      	ldr	r2, [r7, #4]
 8008482:	6952      	ldr	r2, [r2, #20]
 8008484:	4311      	orrs	r1, r2
 8008486:	687a      	ldr	r2, [r7, #4]
 8008488:	6992      	ldr	r2, [r2, #24]
 800848a:	4311      	orrs	r1, r2
 800848c:	687a      	ldr	r2, [r7, #4]
 800848e:	6812      	ldr	r2, [r2, #0]
 8008490:	430b      	orrs	r3, r1
 8008492:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	681a      	ldr	r2, [r3, #0]
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f042 0201 	orr.w	r2, r2, #1
 80084a2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2200      	movs	r2, #0
 80084a8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2201      	movs	r2, #1
 80084ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2200      	movs	r2, #0
 80084b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 80084ba:	7afb      	ldrb	r3, [r7, #11]
}
 80084bc:	4618      	mov	r0, r3
 80084be:	3710      	adds	r7, #16
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd80      	pop	{r7, pc}
 80084c4:	ffe0f8fe 	.word	0xffe0f8fe

080084c8 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80084c8:	b480      	push	{r7}
 80084ca:	b083      	sub	sp, #12
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
 80084d0:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	683a      	ldr	r2, [r7, #0]
 80084d6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80084d8:	bf00      	nop
 80084da:	370c      	adds	r7, #12
 80084dc:	46bd      	mov	sp, r7
 80084de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e2:	4770      	bx	lr

080084e4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b084      	sub	sp, #16
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	60f8      	str	r0, [r7, #12]
 80084ec:	60b9      	str	r1, [r7, #8]
 80084ee:	603b      	str	r3, [r7, #0]
 80084f0:	4613      	mov	r3, r2
 80084f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80084f4:	e01a      	b.n	800852c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084f6:	69bb      	ldr	r3, [r7, #24]
 80084f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084fc:	d016      	beq.n	800852c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084fe:	f7fe f9b9 	bl	8006874 <HAL_GetTick>
 8008502:	4602      	mov	r2, r0
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	1ad3      	subs	r3, r2, r3
 8008508:	69ba      	ldr	r2, [r7, #24]
 800850a:	429a      	cmp	r2, r3
 800850c:	d302      	bcc.n	8008514 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800850e:	69bb      	ldr	r3, [r7, #24]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d10b      	bne.n	800852c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	2204      	movs	r2, #4
 8008518:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008520:	f043 0201 	orr.w	r2, r3, #1
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008528:	2301      	movs	r3, #1
 800852a:	e00e      	b.n	800854a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	689a      	ldr	r2, [r3, #8]
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	4013      	ands	r3, r2
 8008536:	2b00      	cmp	r3, #0
 8008538:	bf14      	ite	ne
 800853a:	2301      	movne	r3, #1
 800853c:	2300      	moveq	r3, #0
 800853e:	b2db      	uxtb	r3, r3
 8008540:	461a      	mov	r2, r3
 8008542:	79fb      	ldrb	r3, [r7, #7]
 8008544:	429a      	cmp	r2, r3
 8008546:	d1d6      	bne.n	80084f6 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008548:	2300      	movs	r3, #0
}
 800854a:	4618      	mov	r0, r3
 800854c:	3710      	adds	r7, #16
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}
	...

08008554 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b088      	sub	sp, #32
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d101      	bne.n	8008566 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008562:	2301      	movs	r3, #1
 8008564:	e3ca      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008566:	4b97      	ldr	r3, [pc, #604]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 8008568:	689b      	ldr	r3, [r3, #8]
 800856a:	f003 030c 	and.w	r3, r3, #12
 800856e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008570:	4b94      	ldr	r3, [pc, #592]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 8008572:	68db      	ldr	r3, [r3, #12]
 8008574:	f003 0303 	and.w	r3, r3, #3
 8008578:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f003 0310 	and.w	r3, r3, #16
 8008582:	2b00      	cmp	r3, #0
 8008584:	f000 80e4 	beq.w	8008750 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008588:	69bb      	ldr	r3, [r7, #24]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d007      	beq.n	800859e <HAL_RCC_OscConfig+0x4a>
 800858e:	69bb      	ldr	r3, [r7, #24]
 8008590:	2b0c      	cmp	r3, #12
 8008592:	f040 808b 	bne.w	80086ac <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	2b01      	cmp	r3, #1
 800859a:	f040 8087 	bne.w	80086ac <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800859e:	4b89      	ldr	r3, [pc, #548]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f003 0302 	and.w	r3, r3, #2
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d005      	beq.n	80085b6 <HAL_RCC_OscConfig+0x62>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	699b      	ldr	r3, [r3, #24]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d101      	bne.n	80085b6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80085b2:	2301      	movs	r3, #1
 80085b4:	e3a2      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6a1a      	ldr	r2, [r3, #32]
 80085ba:	4b82      	ldr	r3, [pc, #520]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f003 0308 	and.w	r3, r3, #8
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d004      	beq.n	80085d0 <HAL_RCC_OscConfig+0x7c>
 80085c6:	4b7f      	ldr	r3, [pc, #508]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80085ce:	e005      	b.n	80085dc <HAL_RCC_OscConfig+0x88>
 80085d0:	4b7c      	ldr	r3, [pc, #496]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 80085d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80085d6:	091b      	lsrs	r3, r3, #4
 80085d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80085dc:	4293      	cmp	r3, r2
 80085de:	d223      	bcs.n	8008628 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6a1b      	ldr	r3, [r3, #32]
 80085e4:	4618      	mov	r0, r3
 80085e6:	f000 fd55 	bl	8009094 <RCC_SetFlashLatencyFromMSIRange>
 80085ea:	4603      	mov	r3, r0
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d001      	beq.n	80085f4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80085f0:	2301      	movs	r3, #1
 80085f2:	e383      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80085f4:	4b73      	ldr	r3, [pc, #460]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4a72      	ldr	r2, [pc, #456]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 80085fa:	f043 0308 	orr.w	r3, r3, #8
 80085fe:	6013      	str	r3, [r2, #0]
 8008600:	4b70      	ldr	r3, [pc, #448]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6a1b      	ldr	r3, [r3, #32]
 800860c:	496d      	ldr	r1, [pc, #436]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 800860e:	4313      	orrs	r3, r2
 8008610:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008612:	4b6c      	ldr	r3, [pc, #432]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	69db      	ldr	r3, [r3, #28]
 800861e:	021b      	lsls	r3, r3, #8
 8008620:	4968      	ldr	r1, [pc, #416]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 8008622:	4313      	orrs	r3, r2
 8008624:	604b      	str	r3, [r1, #4]
 8008626:	e025      	b.n	8008674 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008628:	4b66      	ldr	r3, [pc, #408]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a65      	ldr	r2, [pc, #404]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 800862e:	f043 0308 	orr.w	r3, r3, #8
 8008632:	6013      	str	r3, [r2, #0]
 8008634:	4b63      	ldr	r3, [pc, #396]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6a1b      	ldr	r3, [r3, #32]
 8008640:	4960      	ldr	r1, [pc, #384]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 8008642:	4313      	orrs	r3, r2
 8008644:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008646:	4b5f      	ldr	r3, [pc, #380]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 8008648:	685b      	ldr	r3, [r3, #4]
 800864a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	69db      	ldr	r3, [r3, #28]
 8008652:	021b      	lsls	r3, r3, #8
 8008654:	495b      	ldr	r1, [pc, #364]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 8008656:	4313      	orrs	r3, r2
 8008658:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800865a:	69bb      	ldr	r3, [r7, #24]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d109      	bne.n	8008674 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	6a1b      	ldr	r3, [r3, #32]
 8008664:	4618      	mov	r0, r3
 8008666:	f000 fd15 	bl	8009094 <RCC_SetFlashLatencyFromMSIRange>
 800866a:	4603      	mov	r3, r0
 800866c:	2b00      	cmp	r3, #0
 800866e:	d001      	beq.n	8008674 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8008670:	2301      	movs	r3, #1
 8008672:	e343      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008674:	f000 fc4a 	bl	8008f0c <HAL_RCC_GetSysClockFreq>
 8008678:	4602      	mov	r2, r0
 800867a:	4b52      	ldr	r3, [pc, #328]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 800867c:	689b      	ldr	r3, [r3, #8]
 800867e:	091b      	lsrs	r3, r3, #4
 8008680:	f003 030f 	and.w	r3, r3, #15
 8008684:	4950      	ldr	r1, [pc, #320]	; (80087c8 <HAL_RCC_OscConfig+0x274>)
 8008686:	5ccb      	ldrb	r3, [r1, r3]
 8008688:	f003 031f 	and.w	r3, r3, #31
 800868c:	fa22 f303 	lsr.w	r3, r2, r3
 8008690:	4a4e      	ldr	r2, [pc, #312]	; (80087cc <HAL_RCC_OscConfig+0x278>)
 8008692:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8008694:	4b4e      	ldr	r3, [pc, #312]	; (80087d0 <HAL_RCC_OscConfig+0x27c>)
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4618      	mov	r0, r3
 800869a:	f7fe f89b 	bl	80067d4 <HAL_InitTick>
 800869e:	4603      	mov	r3, r0
 80086a0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80086a2:	7bfb      	ldrb	r3, [r7, #15]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d052      	beq.n	800874e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80086a8:	7bfb      	ldrb	r3, [r7, #15]
 80086aa:	e327      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	699b      	ldr	r3, [r3, #24]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d032      	beq.n	800871a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80086b4:	4b43      	ldr	r3, [pc, #268]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a42      	ldr	r2, [pc, #264]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 80086ba:	f043 0301 	orr.w	r3, r3, #1
 80086be:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80086c0:	f7fe f8d8 	bl	8006874 <HAL_GetTick>
 80086c4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80086c6:	e008      	b.n	80086da <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80086c8:	f7fe f8d4 	bl	8006874 <HAL_GetTick>
 80086cc:	4602      	mov	r2, r0
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	1ad3      	subs	r3, r2, r3
 80086d2:	2b02      	cmp	r3, #2
 80086d4:	d901      	bls.n	80086da <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80086d6:	2303      	movs	r3, #3
 80086d8:	e310      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80086da:	4b3a      	ldr	r3, [pc, #232]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f003 0302 	and.w	r3, r3, #2
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d0f0      	beq.n	80086c8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80086e6:	4b37      	ldr	r3, [pc, #220]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4a36      	ldr	r2, [pc, #216]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 80086ec:	f043 0308 	orr.w	r3, r3, #8
 80086f0:	6013      	str	r3, [r2, #0]
 80086f2:	4b34      	ldr	r3, [pc, #208]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6a1b      	ldr	r3, [r3, #32]
 80086fe:	4931      	ldr	r1, [pc, #196]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 8008700:	4313      	orrs	r3, r2
 8008702:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008704:	4b2f      	ldr	r3, [pc, #188]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	69db      	ldr	r3, [r3, #28]
 8008710:	021b      	lsls	r3, r3, #8
 8008712:	492c      	ldr	r1, [pc, #176]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 8008714:	4313      	orrs	r3, r2
 8008716:	604b      	str	r3, [r1, #4]
 8008718:	e01a      	b.n	8008750 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800871a:	4b2a      	ldr	r3, [pc, #168]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	4a29      	ldr	r2, [pc, #164]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 8008720:	f023 0301 	bic.w	r3, r3, #1
 8008724:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008726:	f7fe f8a5 	bl	8006874 <HAL_GetTick>
 800872a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800872c:	e008      	b.n	8008740 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800872e:	f7fe f8a1 	bl	8006874 <HAL_GetTick>
 8008732:	4602      	mov	r2, r0
 8008734:	693b      	ldr	r3, [r7, #16]
 8008736:	1ad3      	subs	r3, r2, r3
 8008738:	2b02      	cmp	r3, #2
 800873a:	d901      	bls.n	8008740 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800873c:	2303      	movs	r3, #3
 800873e:	e2dd      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008740:	4b20      	ldr	r3, [pc, #128]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f003 0302 	and.w	r3, r3, #2
 8008748:	2b00      	cmp	r3, #0
 800874a:	d1f0      	bne.n	800872e <HAL_RCC_OscConfig+0x1da>
 800874c:	e000      	b.n	8008750 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800874e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f003 0301 	and.w	r3, r3, #1
 8008758:	2b00      	cmp	r3, #0
 800875a:	d074      	beq.n	8008846 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800875c:	69bb      	ldr	r3, [r7, #24]
 800875e:	2b08      	cmp	r3, #8
 8008760:	d005      	beq.n	800876e <HAL_RCC_OscConfig+0x21a>
 8008762:	69bb      	ldr	r3, [r7, #24]
 8008764:	2b0c      	cmp	r3, #12
 8008766:	d10e      	bne.n	8008786 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	2b03      	cmp	r3, #3
 800876c:	d10b      	bne.n	8008786 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800876e:	4b15      	ldr	r3, [pc, #84]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008776:	2b00      	cmp	r3, #0
 8008778:	d064      	beq.n	8008844 <HAL_RCC_OscConfig+0x2f0>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d160      	bne.n	8008844 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8008782:	2301      	movs	r3, #1
 8008784:	e2ba      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	685b      	ldr	r3, [r3, #4]
 800878a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800878e:	d106      	bne.n	800879e <HAL_RCC_OscConfig+0x24a>
 8008790:	4b0c      	ldr	r3, [pc, #48]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a0b      	ldr	r2, [pc, #44]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 8008796:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800879a:	6013      	str	r3, [r2, #0]
 800879c:	e026      	b.n	80087ec <HAL_RCC_OscConfig+0x298>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80087a6:	d115      	bne.n	80087d4 <HAL_RCC_OscConfig+0x280>
 80087a8:	4b06      	ldr	r3, [pc, #24]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a05      	ldr	r2, [pc, #20]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 80087ae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80087b2:	6013      	str	r3, [r2, #0]
 80087b4:	4b03      	ldr	r3, [pc, #12]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4a02      	ldr	r2, [pc, #8]	; (80087c4 <HAL_RCC_OscConfig+0x270>)
 80087ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80087be:	6013      	str	r3, [r2, #0]
 80087c0:	e014      	b.n	80087ec <HAL_RCC_OscConfig+0x298>
 80087c2:	bf00      	nop
 80087c4:	40021000 	.word	0x40021000
 80087c8:	0800f394 	.word	0x0800f394
 80087cc:	2000000c 	.word	0x2000000c
 80087d0:	20000010 	.word	0x20000010
 80087d4:	4ba0      	ldr	r3, [pc, #640]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a9f      	ldr	r2, [pc, #636]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 80087da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80087de:	6013      	str	r3, [r2, #0]
 80087e0:	4b9d      	ldr	r3, [pc, #628]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	4a9c      	ldr	r2, [pc, #624]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 80087e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80087ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	685b      	ldr	r3, [r3, #4]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d013      	beq.n	800881c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087f4:	f7fe f83e 	bl	8006874 <HAL_GetTick>
 80087f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80087fa:	e008      	b.n	800880e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80087fc:	f7fe f83a 	bl	8006874 <HAL_GetTick>
 8008800:	4602      	mov	r2, r0
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	1ad3      	subs	r3, r2, r3
 8008806:	2b64      	cmp	r3, #100	; 0x64
 8008808:	d901      	bls.n	800880e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800880a:	2303      	movs	r3, #3
 800880c:	e276      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800880e:	4b92      	ldr	r3, [pc, #584]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008816:	2b00      	cmp	r3, #0
 8008818:	d0f0      	beq.n	80087fc <HAL_RCC_OscConfig+0x2a8>
 800881a:	e014      	b.n	8008846 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800881c:	f7fe f82a 	bl	8006874 <HAL_GetTick>
 8008820:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008822:	e008      	b.n	8008836 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008824:	f7fe f826 	bl	8006874 <HAL_GetTick>
 8008828:	4602      	mov	r2, r0
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	1ad3      	subs	r3, r2, r3
 800882e:	2b64      	cmp	r3, #100	; 0x64
 8008830:	d901      	bls.n	8008836 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8008832:	2303      	movs	r3, #3
 8008834:	e262      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008836:	4b88      	ldr	r3, [pc, #544]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800883e:	2b00      	cmp	r3, #0
 8008840:	d1f0      	bne.n	8008824 <HAL_RCC_OscConfig+0x2d0>
 8008842:	e000      	b.n	8008846 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008844:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f003 0302 	and.w	r3, r3, #2
 800884e:	2b00      	cmp	r3, #0
 8008850:	d060      	beq.n	8008914 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8008852:	69bb      	ldr	r3, [r7, #24]
 8008854:	2b04      	cmp	r3, #4
 8008856:	d005      	beq.n	8008864 <HAL_RCC_OscConfig+0x310>
 8008858:	69bb      	ldr	r3, [r7, #24]
 800885a:	2b0c      	cmp	r3, #12
 800885c:	d119      	bne.n	8008892 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	2b02      	cmp	r3, #2
 8008862:	d116      	bne.n	8008892 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008864:	4b7c      	ldr	r3, [pc, #496]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800886c:	2b00      	cmp	r3, #0
 800886e:	d005      	beq.n	800887c <HAL_RCC_OscConfig+0x328>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	68db      	ldr	r3, [r3, #12]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d101      	bne.n	800887c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8008878:	2301      	movs	r3, #1
 800887a:	e23f      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800887c:	4b76      	ldr	r3, [pc, #472]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 800887e:	685b      	ldr	r3, [r3, #4]
 8008880:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	691b      	ldr	r3, [r3, #16]
 8008888:	061b      	lsls	r3, r3, #24
 800888a:	4973      	ldr	r1, [pc, #460]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 800888c:	4313      	orrs	r3, r2
 800888e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008890:	e040      	b.n	8008914 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	68db      	ldr	r3, [r3, #12]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d023      	beq.n	80088e2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800889a:	4b6f      	ldr	r3, [pc, #444]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4a6e      	ldr	r2, [pc, #440]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 80088a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80088a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088a6:	f7fd ffe5 	bl	8006874 <HAL_GetTick>
 80088aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80088ac:	e008      	b.n	80088c0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80088ae:	f7fd ffe1 	bl	8006874 <HAL_GetTick>
 80088b2:	4602      	mov	r2, r0
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	1ad3      	subs	r3, r2, r3
 80088b8:	2b02      	cmp	r3, #2
 80088ba:	d901      	bls.n	80088c0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80088bc:	2303      	movs	r3, #3
 80088be:	e21d      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80088c0:	4b65      	ldr	r3, [pc, #404]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d0f0      	beq.n	80088ae <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80088cc:	4b62      	ldr	r3, [pc, #392]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 80088ce:	685b      	ldr	r3, [r3, #4]
 80088d0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	691b      	ldr	r3, [r3, #16]
 80088d8:	061b      	lsls	r3, r3, #24
 80088da:	495f      	ldr	r1, [pc, #380]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 80088dc:	4313      	orrs	r3, r2
 80088de:	604b      	str	r3, [r1, #4]
 80088e0:	e018      	b.n	8008914 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80088e2:	4b5d      	ldr	r3, [pc, #372]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	4a5c      	ldr	r2, [pc, #368]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 80088e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088ee:	f7fd ffc1 	bl	8006874 <HAL_GetTick>
 80088f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80088f4:	e008      	b.n	8008908 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80088f6:	f7fd ffbd 	bl	8006874 <HAL_GetTick>
 80088fa:	4602      	mov	r2, r0
 80088fc:	693b      	ldr	r3, [r7, #16]
 80088fe:	1ad3      	subs	r3, r2, r3
 8008900:	2b02      	cmp	r3, #2
 8008902:	d901      	bls.n	8008908 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8008904:	2303      	movs	r3, #3
 8008906:	e1f9      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008908:	4b53      	ldr	r3, [pc, #332]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008910:	2b00      	cmp	r3, #0
 8008912:	d1f0      	bne.n	80088f6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f003 0308 	and.w	r3, r3, #8
 800891c:	2b00      	cmp	r3, #0
 800891e:	d03c      	beq.n	800899a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	695b      	ldr	r3, [r3, #20]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d01c      	beq.n	8008962 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008928:	4b4b      	ldr	r3, [pc, #300]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 800892a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800892e:	4a4a      	ldr	r2, [pc, #296]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 8008930:	f043 0301 	orr.w	r3, r3, #1
 8008934:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008938:	f7fd ff9c 	bl	8006874 <HAL_GetTick>
 800893c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800893e:	e008      	b.n	8008952 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008940:	f7fd ff98 	bl	8006874 <HAL_GetTick>
 8008944:	4602      	mov	r2, r0
 8008946:	693b      	ldr	r3, [r7, #16]
 8008948:	1ad3      	subs	r3, r2, r3
 800894a:	2b02      	cmp	r3, #2
 800894c:	d901      	bls.n	8008952 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800894e:	2303      	movs	r3, #3
 8008950:	e1d4      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008952:	4b41      	ldr	r3, [pc, #260]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 8008954:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008958:	f003 0302 	and.w	r3, r3, #2
 800895c:	2b00      	cmp	r3, #0
 800895e:	d0ef      	beq.n	8008940 <HAL_RCC_OscConfig+0x3ec>
 8008960:	e01b      	b.n	800899a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008962:	4b3d      	ldr	r3, [pc, #244]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 8008964:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008968:	4a3b      	ldr	r2, [pc, #236]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 800896a:	f023 0301 	bic.w	r3, r3, #1
 800896e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008972:	f7fd ff7f 	bl	8006874 <HAL_GetTick>
 8008976:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008978:	e008      	b.n	800898c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800897a:	f7fd ff7b 	bl	8006874 <HAL_GetTick>
 800897e:	4602      	mov	r2, r0
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	1ad3      	subs	r3, r2, r3
 8008984:	2b02      	cmp	r3, #2
 8008986:	d901      	bls.n	800898c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8008988:	2303      	movs	r3, #3
 800898a:	e1b7      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800898c:	4b32      	ldr	r3, [pc, #200]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 800898e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008992:	f003 0302 	and.w	r3, r3, #2
 8008996:	2b00      	cmp	r3, #0
 8008998:	d1ef      	bne.n	800897a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f003 0304 	and.w	r3, r3, #4
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	f000 80a6 	beq.w	8008af4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80089a8:	2300      	movs	r3, #0
 80089aa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80089ac:	4b2a      	ldr	r3, [pc, #168]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 80089ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80089b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d10d      	bne.n	80089d4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80089b8:	4b27      	ldr	r3, [pc, #156]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 80089ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80089bc:	4a26      	ldr	r2, [pc, #152]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 80089be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80089c2:	6593      	str	r3, [r2, #88]	; 0x58
 80089c4:	4b24      	ldr	r3, [pc, #144]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 80089c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80089c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80089cc:	60bb      	str	r3, [r7, #8]
 80089ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80089d0:	2301      	movs	r3, #1
 80089d2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80089d4:	4b21      	ldr	r3, [pc, #132]	; (8008a5c <HAL_RCC_OscConfig+0x508>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d118      	bne.n	8008a12 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80089e0:	4b1e      	ldr	r3, [pc, #120]	; (8008a5c <HAL_RCC_OscConfig+0x508>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a1d      	ldr	r2, [pc, #116]	; (8008a5c <HAL_RCC_OscConfig+0x508>)
 80089e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80089ea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80089ec:	f7fd ff42 	bl	8006874 <HAL_GetTick>
 80089f0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80089f2:	e008      	b.n	8008a06 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80089f4:	f7fd ff3e 	bl	8006874 <HAL_GetTick>
 80089f8:	4602      	mov	r2, r0
 80089fa:	693b      	ldr	r3, [r7, #16]
 80089fc:	1ad3      	subs	r3, r2, r3
 80089fe:	2b02      	cmp	r3, #2
 8008a00:	d901      	bls.n	8008a06 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8008a02:	2303      	movs	r3, #3
 8008a04:	e17a      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008a06:	4b15      	ldr	r3, [pc, #84]	; (8008a5c <HAL_RCC_OscConfig+0x508>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d0f0      	beq.n	80089f4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	689b      	ldr	r3, [r3, #8]
 8008a16:	2b01      	cmp	r3, #1
 8008a18:	d108      	bne.n	8008a2c <HAL_RCC_OscConfig+0x4d8>
 8008a1a:	4b0f      	ldr	r3, [pc, #60]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 8008a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a20:	4a0d      	ldr	r2, [pc, #52]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 8008a22:	f043 0301 	orr.w	r3, r3, #1
 8008a26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008a2a:	e029      	b.n	8008a80 <HAL_RCC_OscConfig+0x52c>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	689b      	ldr	r3, [r3, #8]
 8008a30:	2b05      	cmp	r3, #5
 8008a32:	d115      	bne.n	8008a60 <HAL_RCC_OscConfig+0x50c>
 8008a34:	4b08      	ldr	r3, [pc, #32]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 8008a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a3a:	4a07      	ldr	r2, [pc, #28]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 8008a3c:	f043 0304 	orr.w	r3, r3, #4
 8008a40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008a44:	4b04      	ldr	r3, [pc, #16]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 8008a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a4a:	4a03      	ldr	r2, [pc, #12]	; (8008a58 <HAL_RCC_OscConfig+0x504>)
 8008a4c:	f043 0301 	orr.w	r3, r3, #1
 8008a50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008a54:	e014      	b.n	8008a80 <HAL_RCC_OscConfig+0x52c>
 8008a56:	bf00      	nop
 8008a58:	40021000 	.word	0x40021000
 8008a5c:	40007000 	.word	0x40007000
 8008a60:	4b9c      	ldr	r3, [pc, #624]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a66:	4a9b      	ldr	r2, [pc, #620]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008a68:	f023 0301 	bic.w	r3, r3, #1
 8008a6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008a70:	4b98      	ldr	r3, [pc, #608]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008a72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a76:	4a97      	ldr	r2, [pc, #604]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008a78:	f023 0304 	bic.w	r3, r3, #4
 8008a7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	689b      	ldr	r3, [r3, #8]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d016      	beq.n	8008ab6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a88:	f7fd fef4 	bl	8006874 <HAL_GetTick>
 8008a8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008a8e:	e00a      	b.n	8008aa6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a90:	f7fd fef0 	bl	8006874 <HAL_GetTick>
 8008a94:	4602      	mov	r2, r0
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	1ad3      	subs	r3, r2, r3
 8008a9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d901      	bls.n	8008aa6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8008aa2:	2303      	movs	r3, #3
 8008aa4:	e12a      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008aa6:	4b8b      	ldr	r3, [pc, #556]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008aac:	f003 0302 	and.w	r3, r3, #2
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d0ed      	beq.n	8008a90 <HAL_RCC_OscConfig+0x53c>
 8008ab4:	e015      	b.n	8008ae2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ab6:	f7fd fedd 	bl	8006874 <HAL_GetTick>
 8008aba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008abc:	e00a      	b.n	8008ad4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008abe:	f7fd fed9 	bl	8006874 <HAL_GetTick>
 8008ac2:	4602      	mov	r2, r0
 8008ac4:	693b      	ldr	r3, [r7, #16]
 8008ac6:	1ad3      	subs	r3, r2, r3
 8008ac8:	f241 3288 	movw	r2, #5000	; 0x1388
 8008acc:	4293      	cmp	r3, r2
 8008ace:	d901      	bls.n	8008ad4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8008ad0:	2303      	movs	r3, #3
 8008ad2:	e113      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008ad4:	4b7f      	ldr	r3, [pc, #508]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ada:	f003 0302 	and.w	r3, r3, #2
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d1ed      	bne.n	8008abe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008ae2:	7ffb      	ldrb	r3, [r7, #31]
 8008ae4:	2b01      	cmp	r3, #1
 8008ae6:	d105      	bne.n	8008af4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008ae8:	4b7a      	ldr	r3, [pc, #488]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008aea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008aec:	4a79      	ldr	r2, [pc, #484]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008aee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008af2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	f000 80fe 	beq.w	8008cfa <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b02:	2b02      	cmp	r3, #2
 8008b04:	f040 80d0 	bne.w	8008ca8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8008b08:	4b72      	ldr	r3, [pc, #456]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008b0a:	68db      	ldr	r3, [r3, #12]
 8008b0c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	f003 0203 	and.w	r2, r3, #3
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	d130      	bne.n	8008b7e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b26:	3b01      	subs	r3, #1
 8008b28:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b2a:	429a      	cmp	r2, r3
 8008b2c:	d127      	bne.n	8008b7e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b38:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008b3a:	429a      	cmp	r2, r3
 8008b3c:	d11f      	bne.n	8008b7e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8008b3e:	697b      	ldr	r3, [r7, #20]
 8008b40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b44:	687a      	ldr	r2, [r7, #4]
 8008b46:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008b48:	2a07      	cmp	r2, #7
 8008b4a:	bf14      	ite	ne
 8008b4c:	2201      	movne	r2, #1
 8008b4e:	2200      	moveq	r2, #0
 8008b50:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d113      	bne.n	8008b7e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b60:	085b      	lsrs	r3, r3, #1
 8008b62:	3b01      	subs	r3, #1
 8008b64:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d109      	bne.n	8008b7e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008b6a:	697b      	ldr	r3, [r7, #20]
 8008b6c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b74:	085b      	lsrs	r3, r3, #1
 8008b76:	3b01      	subs	r3, #1
 8008b78:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d06e      	beq.n	8008c5c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008b7e:	69bb      	ldr	r3, [r7, #24]
 8008b80:	2b0c      	cmp	r3, #12
 8008b82:	d069      	beq.n	8008c58 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8008b84:	4b53      	ldr	r3, [pc, #332]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d105      	bne.n	8008b9c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8008b90:	4b50      	ldr	r3, [pc, #320]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d001      	beq.n	8008ba0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	e0ad      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8008ba0:	4b4c      	ldr	r3, [pc, #304]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	4a4b      	ldr	r2, [pc, #300]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008ba6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008baa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008bac:	f7fd fe62 	bl	8006874 <HAL_GetTick>
 8008bb0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008bb2:	e008      	b.n	8008bc6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008bb4:	f7fd fe5e 	bl	8006874 <HAL_GetTick>
 8008bb8:	4602      	mov	r2, r0
 8008bba:	693b      	ldr	r3, [r7, #16]
 8008bbc:	1ad3      	subs	r3, r2, r3
 8008bbe:	2b02      	cmp	r3, #2
 8008bc0:	d901      	bls.n	8008bc6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8008bc2:	2303      	movs	r3, #3
 8008bc4:	e09a      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008bc6:	4b43      	ldr	r3, [pc, #268]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d1f0      	bne.n	8008bb4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008bd2:	4b40      	ldr	r3, [pc, #256]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008bd4:	68da      	ldr	r2, [r3, #12]
 8008bd6:	4b40      	ldr	r3, [pc, #256]	; (8008cd8 <HAL_RCC_OscConfig+0x784>)
 8008bd8:	4013      	ands	r3, r2
 8008bda:	687a      	ldr	r2, [r7, #4]
 8008bdc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8008bde:	687a      	ldr	r2, [r7, #4]
 8008be0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008be2:	3a01      	subs	r2, #1
 8008be4:	0112      	lsls	r2, r2, #4
 8008be6:	4311      	orrs	r1, r2
 8008be8:	687a      	ldr	r2, [r7, #4]
 8008bea:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008bec:	0212      	lsls	r2, r2, #8
 8008bee:	4311      	orrs	r1, r2
 8008bf0:	687a      	ldr	r2, [r7, #4]
 8008bf2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008bf4:	0852      	lsrs	r2, r2, #1
 8008bf6:	3a01      	subs	r2, #1
 8008bf8:	0552      	lsls	r2, r2, #21
 8008bfa:	4311      	orrs	r1, r2
 8008bfc:	687a      	ldr	r2, [r7, #4]
 8008bfe:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008c00:	0852      	lsrs	r2, r2, #1
 8008c02:	3a01      	subs	r2, #1
 8008c04:	0652      	lsls	r2, r2, #25
 8008c06:	4311      	orrs	r1, r2
 8008c08:	687a      	ldr	r2, [r7, #4]
 8008c0a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008c0c:	0912      	lsrs	r2, r2, #4
 8008c0e:	0452      	lsls	r2, r2, #17
 8008c10:	430a      	orrs	r2, r1
 8008c12:	4930      	ldr	r1, [pc, #192]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008c14:	4313      	orrs	r3, r2
 8008c16:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8008c18:	4b2e      	ldr	r3, [pc, #184]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4a2d      	ldr	r2, [pc, #180]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008c1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008c22:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008c24:	4b2b      	ldr	r3, [pc, #172]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008c26:	68db      	ldr	r3, [r3, #12]
 8008c28:	4a2a      	ldr	r2, [pc, #168]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008c2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008c2e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008c30:	f7fd fe20 	bl	8006874 <HAL_GetTick>
 8008c34:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008c36:	e008      	b.n	8008c4a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c38:	f7fd fe1c 	bl	8006874 <HAL_GetTick>
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	693b      	ldr	r3, [r7, #16]
 8008c40:	1ad3      	subs	r3, r2, r3
 8008c42:	2b02      	cmp	r3, #2
 8008c44:	d901      	bls.n	8008c4a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8008c46:	2303      	movs	r3, #3
 8008c48:	e058      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008c4a:	4b22      	ldr	r3, [pc, #136]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d0f0      	beq.n	8008c38 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008c56:	e050      	b.n	8008cfa <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8008c58:	2301      	movs	r3, #1
 8008c5a:	e04f      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008c5c:	4b1d      	ldr	r3, [pc, #116]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d148      	bne.n	8008cfa <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8008c68:	4b1a      	ldr	r3, [pc, #104]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4a19      	ldr	r2, [pc, #100]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008c6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008c72:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008c74:	4b17      	ldr	r3, [pc, #92]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008c76:	68db      	ldr	r3, [r3, #12]
 8008c78:	4a16      	ldr	r2, [pc, #88]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008c7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008c7e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008c80:	f7fd fdf8 	bl	8006874 <HAL_GetTick>
 8008c84:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008c86:	e008      	b.n	8008c9a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c88:	f7fd fdf4 	bl	8006874 <HAL_GetTick>
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	1ad3      	subs	r3, r2, r3
 8008c92:	2b02      	cmp	r3, #2
 8008c94:	d901      	bls.n	8008c9a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8008c96:	2303      	movs	r3, #3
 8008c98:	e030      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008c9a:	4b0e      	ldr	r3, [pc, #56]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d0f0      	beq.n	8008c88 <HAL_RCC_OscConfig+0x734>
 8008ca6:	e028      	b.n	8008cfa <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008ca8:	69bb      	ldr	r3, [r7, #24]
 8008caa:	2b0c      	cmp	r3, #12
 8008cac:	d023      	beq.n	8008cf6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008cae:	4b09      	ldr	r3, [pc, #36]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4a08      	ldr	r2, [pc, #32]	; (8008cd4 <HAL_RCC_OscConfig+0x780>)
 8008cb4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008cb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cba:	f7fd fddb 	bl	8006874 <HAL_GetTick>
 8008cbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008cc0:	e00c      	b.n	8008cdc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008cc2:	f7fd fdd7 	bl	8006874 <HAL_GetTick>
 8008cc6:	4602      	mov	r2, r0
 8008cc8:	693b      	ldr	r3, [r7, #16]
 8008cca:	1ad3      	subs	r3, r2, r3
 8008ccc:	2b02      	cmp	r3, #2
 8008cce:	d905      	bls.n	8008cdc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8008cd0:	2303      	movs	r3, #3
 8008cd2:	e013      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
 8008cd4:	40021000 	.word	0x40021000
 8008cd8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008cdc:	4b09      	ldr	r3, [pc, #36]	; (8008d04 <HAL_RCC_OscConfig+0x7b0>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d1ec      	bne.n	8008cc2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8008ce8:	4b06      	ldr	r3, [pc, #24]	; (8008d04 <HAL_RCC_OscConfig+0x7b0>)
 8008cea:	68da      	ldr	r2, [r3, #12]
 8008cec:	4905      	ldr	r1, [pc, #20]	; (8008d04 <HAL_RCC_OscConfig+0x7b0>)
 8008cee:	4b06      	ldr	r3, [pc, #24]	; (8008d08 <HAL_RCC_OscConfig+0x7b4>)
 8008cf0:	4013      	ands	r3, r2
 8008cf2:	60cb      	str	r3, [r1, #12]
 8008cf4:	e001      	b.n	8008cfa <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	e000      	b.n	8008cfc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8008cfa:	2300      	movs	r3, #0
}
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	3720      	adds	r7, #32
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}
 8008d04:	40021000 	.word	0x40021000
 8008d08:	feeefffc 	.word	0xfeeefffc

08008d0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b084      	sub	sp, #16
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
 8008d14:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d101      	bne.n	8008d20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	e0e7      	b.n	8008ef0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008d20:	4b75      	ldr	r3, [pc, #468]	; (8008ef8 <HAL_RCC_ClockConfig+0x1ec>)
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f003 0307 	and.w	r3, r3, #7
 8008d28:	683a      	ldr	r2, [r7, #0]
 8008d2a:	429a      	cmp	r2, r3
 8008d2c:	d910      	bls.n	8008d50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d2e:	4b72      	ldr	r3, [pc, #456]	; (8008ef8 <HAL_RCC_ClockConfig+0x1ec>)
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f023 0207 	bic.w	r2, r3, #7
 8008d36:	4970      	ldr	r1, [pc, #448]	; (8008ef8 <HAL_RCC_ClockConfig+0x1ec>)
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	4313      	orrs	r3, r2
 8008d3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d3e:	4b6e      	ldr	r3, [pc, #440]	; (8008ef8 <HAL_RCC_ClockConfig+0x1ec>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f003 0307 	and.w	r3, r3, #7
 8008d46:	683a      	ldr	r2, [r7, #0]
 8008d48:	429a      	cmp	r2, r3
 8008d4a:	d001      	beq.n	8008d50 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	e0cf      	b.n	8008ef0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f003 0302 	and.w	r3, r3, #2
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d010      	beq.n	8008d7e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	689a      	ldr	r2, [r3, #8]
 8008d60:	4b66      	ldr	r3, [pc, #408]	; (8008efc <HAL_RCC_ClockConfig+0x1f0>)
 8008d62:	689b      	ldr	r3, [r3, #8]
 8008d64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d908      	bls.n	8008d7e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008d6c:	4b63      	ldr	r3, [pc, #396]	; (8008efc <HAL_RCC_ClockConfig+0x1f0>)
 8008d6e:	689b      	ldr	r3, [r3, #8]
 8008d70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	689b      	ldr	r3, [r3, #8]
 8008d78:	4960      	ldr	r1, [pc, #384]	; (8008efc <HAL_RCC_ClockConfig+0x1f0>)
 8008d7a:	4313      	orrs	r3, r2
 8008d7c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f003 0301 	and.w	r3, r3, #1
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d04c      	beq.n	8008e24 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	685b      	ldr	r3, [r3, #4]
 8008d8e:	2b03      	cmp	r3, #3
 8008d90:	d107      	bne.n	8008da2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008d92:	4b5a      	ldr	r3, [pc, #360]	; (8008efc <HAL_RCC_ClockConfig+0x1f0>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d121      	bne.n	8008de2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8008d9e:	2301      	movs	r3, #1
 8008da0:	e0a6      	b.n	8008ef0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	685b      	ldr	r3, [r3, #4]
 8008da6:	2b02      	cmp	r3, #2
 8008da8:	d107      	bne.n	8008dba <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008daa:	4b54      	ldr	r3, [pc, #336]	; (8008efc <HAL_RCC_ClockConfig+0x1f0>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d115      	bne.n	8008de2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008db6:	2301      	movs	r3, #1
 8008db8:	e09a      	b.n	8008ef0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	685b      	ldr	r3, [r3, #4]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d107      	bne.n	8008dd2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008dc2:	4b4e      	ldr	r3, [pc, #312]	; (8008efc <HAL_RCC_ClockConfig+0x1f0>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f003 0302 	and.w	r3, r3, #2
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d109      	bne.n	8008de2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008dce:	2301      	movs	r3, #1
 8008dd0:	e08e      	b.n	8008ef0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008dd2:	4b4a      	ldr	r3, [pc, #296]	; (8008efc <HAL_RCC_ClockConfig+0x1f0>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d101      	bne.n	8008de2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008dde:	2301      	movs	r3, #1
 8008de0:	e086      	b.n	8008ef0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008de2:	4b46      	ldr	r3, [pc, #280]	; (8008efc <HAL_RCC_ClockConfig+0x1f0>)
 8008de4:	689b      	ldr	r3, [r3, #8]
 8008de6:	f023 0203 	bic.w	r2, r3, #3
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	4943      	ldr	r1, [pc, #268]	; (8008efc <HAL_RCC_ClockConfig+0x1f0>)
 8008df0:	4313      	orrs	r3, r2
 8008df2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008df4:	f7fd fd3e 	bl	8006874 <HAL_GetTick>
 8008df8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008dfa:	e00a      	b.n	8008e12 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008dfc:	f7fd fd3a 	bl	8006874 <HAL_GetTick>
 8008e00:	4602      	mov	r2, r0
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	1ad3      	subs	r3, r2, r3
 8008e06:	f241 3288 	movw	r2, #5000	; 0x1388
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d901      	bls.n	8008e12 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8008e0e:	2303      	movs	r3, #3
 8008e10:	e06e      	b.n	8008ef0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e12:	4b3a      	ldr	r3, [pc, #232]	; (8008efc <HAL_RCC_ClockConfig+0x1f0>)
 8008e14:	689b      	ldr	r3, [r3, #8]
 8008e16:	f003 020c 	and.w	r2, r3, #12
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	009b      	lsls	r3, r3, #2
 8008e20:	429a      	cmp	r2, r3
 8008e22:	d1eb      	bne.n	8008dfc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f003 0302 	and.w	r3, r3, #2
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d010      	beq.n	8008e52 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	689a      	ldr	r2, [r3, #8]
 8008e34:	4b31      	ldr	r3, [pc, #196]	; (8008efc <HAL_RCC_ClockConfig+0x1f0>)
 8008e36:	689b      	ldr	r3, [r3, #8]
 8008e38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	d208      	bcs.n	8008e52 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008e40:	4b2e      	ldr	r3, [pc, #184]	; (8008efc <HAL_RCC_ClockConfig+0x1f0>)
 8008e42:	689b      	ldr	r3, [r3, #8]
 8008e44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	689b      	ldr	r3, [r3, #8]
 8008e4c:	492b      	ldr	r1, [pc, #172]	; (8008efc <HAL_RCC_ClockConfig+0x1f0>)
 8008e4e:	4313      	orrs	r3, r2
 8008e50:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008e52:	4b29      	ldr	r3, [pc, #164]	; (8008ef8 <HAL_RCC_ClockConfig+0x1ec>)
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	f003 0307 	and.w	r3, r3, #7
 8008e5a:	683a      	ldr	r2, [r7, #0]
 8008e5c:	429a      	cmp	r2, r3
 8008e5e:	d210      	bcs.n	8008e82 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e60:	4b25      	ldr	r3, [pc, #148]	; (8008ef8 <HAL_RCC_ClockConfig+0x1ec>)
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f023 0207 	bic.w	r2, r3, #7
 8008e68:	4923      	ldr	r1, [pc, #140]	; (8008ef8 <HAL_RCC_ClockConfig+0x1ec>)
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	4313      	orrs	r3, r2
 8008e6e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e70:	4b21      	ldr	r3, [pc, #132]	; (8008ef8 <HAL_RCC_ClockConfig+0x1ec>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	f003 0307 	and.w	r3, r3, #7
 8008e78:	683a      	ldr	r2, [r7, #0]
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	d001      	beq.n	8008e82 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8008e7e:	2301      	movs	r3, #1
 8008e80:	e036      	b.n	8008ef0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f003 0304 	and.w	r3, r3, #4
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d008      	beq.n	8008ea0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008e8e:	4b1b      	ldr	r3, [pc, #108]	; (8008efc <HAL_RCC_ClockConfig+0x1f0>)
 8008e90:	689b      	ldr	r3, [r3, #8]
 8008e92:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	68db      	ldr	r3, [r3, #12]
 8008e9a:	4918      	ldr	r1, [pc, #96]	; (8008efc <HAL_RCC_ClockConfig+0x1f0>)
 8008e9c:	4313      	orrs	r3, r2
 8008e9e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f003 0308 	and.w	r3, r3, #8
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d009      	beq.n	8008ec0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008eac:	4b13      	ldr	r3, [pc, #76]	; (8008efc <HAL_RCC_ClockConfig+0x1f0>)
 8008eae:	689b      	ldr	r3, [r3, #8]
 8008eb0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	691b      	ldr	r3, [r3, #16]
 8008eb8:	00db      	lsls	r3, r3, #3
 8008eba:	4910      	ldr	r1, [pc, #64]	; (8008efc <HAL_RCC_ClockConfig+0x1f0>)
 8008ebc:	4313      	orrs	r3, r2
 8008ebe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008ec0:	f000 f824 	bl	8008f0c <HAL_RCC_GetSysClockFreq>
 8008ec4:	4602      	mov	r2, r0
 8008ec6:	4b0d      	ldr	r3, [pc, #52]	; (8008efc <HAL_RCC_ClockConfig+0x1f0>)
 8008ec8:	689b      	ldr	r3, [r3, #8]
 8008eca:	091b      	lsrs	r3, r3, #4
 8008ecc:	f003 030f 	and.w	r3, r3, #15
 8008ed0:	490b      	ldr	r1, [pc, #44]	; (8008f00 <HAL_RCC_ClockConfig+0x1f4>)
 8008ed2:	5ccb      	ldrb	r3, [r1, r3]
 8008ed4:	f003 031f 	and.w	r3, r3, #31
 8008ed8:	fa22 f303 	lsr.w	r3, r2, r3
 8008edc:	4a09      	ldr	r2, [pc, #36]	; (8008f04 <HAL_RCC_ClockConfig+0x1f8>)
 8008ede:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8008ee0:	4b09      	ldr	r3, [pc, #36]	; (8008f08 <HAL_RCC_ClockConfig+0x1fc>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	f7fd fc75 	bl	80067d4 <HAL_InitTick>
 8008eea:	4603      	mov	r3, r0
 8008eec:	72fb      	strb	r3, [r7, #11]

  return status;
 8008eee:	7afb      	ldrb	r3, [r7, #11]
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	3710      	adds	r7, #16
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}
 8008ef8:	40022000 	.word	0x40022000
 8008efc:	40021000 	.word	0x40021000
 8008f00:	0800f394 	.word	0x0800f394
 8008f04:	2000000c 	.word	0x2000000c
 8008f08:	20000010 	.word	0x20000010

08008f0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b089      	sub	sp, #36	; 0x24
 8008f10:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8008f12:	2300      	movs	r3, #0
 8008f14:	61fb      	str	r3, [r7, #28]
 8008f16:	2300      	movs	r3, #0
 8008f18:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008f1a:	4b3e      	ldr	r3, [pc, #248]	; (8009014 <HAL_RCC_GetSysClockFreq+0x108>)
 8008f1c:	689b      	ldr	r3, [r3, #8]
 8008f1e:	f003 030c 	and.w	r3, r3, #12
 8008f22:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008f24:	4b3b      	ldr	r3, [pc, #236]	; (8009014 <HAL_RCC_GetSysClockFreq+0x108>)
 8008f26:	68db      	ldr	r3, [r3, #12]
 8008f28:	f003 0303 	and.w	r3, r3, #3
 8008f2c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d005      	beq.n	8008f40 <HAL_RCC_GetSysClockFreq+0x34>
 8008f34:	693b      	ldr	r3, [r7, #16]
 8008f36:	2b0c      	cmp	r3, #12
 8008f38:	d121      	bne.n	8008f7e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	2b01      	cmp	r3, #1
 8008f3e:	d11e      	bne.n	8008f7e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008f40:	4b34      	ldr	r3, [pc, #208]	; (8009014 <HAL_RCC_GetSysClockFreq+0x108>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f003 0308 	and.w	r3, r3, #8
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d107      	bne.n	8008f5c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008f4c:	4b31      	ldr	r3, [pc, #196]	; (8009014 <HAL_RCC_GetSysClockFreq+0x108>)
 8008f4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008f52:	0a1b      	lsrs	r3, r3, #8
 8008f54:	f003 030f 	and.w	r3, r3, #15
 8008f58:	61fb      	str	r3, [r7, #28]
 8008f5a:	e005      	b.n	8008f68 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8008f5c:	4b2d      	ldr	r3, [pc, #180]	; (8009014 <HAL_RCC_GetSysClockFreq+0x108>)
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	091b      	lsrs	r3, r3, #4
 8008f62:	f003 030f 	and.w	r3, r3, #15
 8008f66:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008f68:	4a2b      	ldr	r2, [pc, #172]	; (8009018 <HAL_RCC_GetSysClockFreq+0x10c>)
 8008f6a:	69fb      	ldr	r3, [r7, #28]
 8008f6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f70:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008f72:	693b      	ldr	r3, [r7, #16]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d10d      	bne.n	8008f94 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008f78:	69fb      	ldr	r3, [r7, #28]
 8008f7a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008f7c:	e00a      	b.n	8008f94 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	2b04      	cmp	r3, #4
 8008f82:	d102      	bne.n	8008f8a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008f84:	4b25      	ldr	r3, [pc, #148]	; (800901c <HAL_RCC_GetSysClockFreq+0x110>)
 8008f86:	61bb      	str	r3, [r7, #24]
 8008f88:	e004      	b.n	8008f94 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	2b08      	cmp	r3, #8
 8008f8e:	d101      	bne.n	8008f94 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008f90:	4b23      	ldr	r3, [pc, #140]	; (8009020 <HAL_RCC_GetSysClockFreq+0x114>)
 8008f92:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8008f94:	693b      	ldr	r3, [r7, #16]
 8008f96:	2b0c      	cmp	r3, #12
 8008f98:	d134      	bne.n	8009004 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008f9a:	4b1e      	ldr	r3, [pc, #120]	; (8009014 <HAL_RCC_GetSysClockFreq+0x108>)
 8008f9c:	68db      	ldr	r3, [r3, #12]
 8008f9e:	f003 0303 	and.w	r3, r3, #3
 8008fa2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	2b02      	cmp	r3, #2
 8008fa8:	d003      	beq.n	8008fb2 <HAL_RCC_GetSysClockFreq+0xa6>
 8008faa:	68bb      	ldr	r3, [r7, #8]
 8008fac:	2b03      	cmp	r3, #3
 8008fae:	d003      	beq.n	8008fb8 <HAL_RCC_GetSysClockFreq+0xac>
 8008fb0:	e005      	b.n	8008fbe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8008fb2:	4b1a      	ldr	r3, [pc, #104]	; (800901c <HAL_RCC_GetSysClockFreq+0x110>)
 8008fb4:	617b      	str	r3, [r7, #20]
      break;
 8008fb6:	e005      	b.n	8008fc4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8008fb8:	4b19      	ldr	r3, [pc, #100]	; (8009020 <HAL_RCC_GetSysClockFreq+0x114>)
 8008fba:	617b      	str	r3, [r7, #20]
      break;
 8008fbc:	e002      	b.n	8008fc4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8008fbe:	69fb      	ldr	r3, [r7, #28]
 8008fc0:	617b      	str	r3, [r7, #20]
      break;
 8008fc2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008fc4:	4b13      	ldr	r3, [pc, #76]	; (8009014 <HAL_RCC_GetSysClockFreq+0x108>)
 8008fc6:	68db      	ldr	r3, [r3, #12]
 8008fc8:	091b      	lsrs	r3, r3, #4
 8008fca:	f003 0307 	and.w	r3, r3, #7
 8008fce:	3301      	adds	r3, #1
 8008fd0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8008fd2:	4b10      	ldr	r3, [pc, #64]	; (8009014 <HAL_RCC_GetSysClockFreq+0x108>)
 8008fd4:	68db      	ldr	r3, [r3, #12]
 8008fd6:	0a1b      	lsrs	r3, r3, #8
 8008fd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008fdc:	697a      	ldr	r2, [r7, #20]
 8008fde:	fb03 f202 	mul.w	r2, r3, r2
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fe8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008fea:	4b0a      	ldr	r3, [pc, #40]	; (8009014 <HAL_RCC_GetSysClockFreq+0x108>)
 8008fec:	68db      	ldr	r3, [r3, #12]
 8008fee:	0e5b      	lsrs	r3, r3, #25
 8008ff0:	f003 0303 	and.w	r3, r3, #3
 8008ff4:	3301      	adds	r3, #1
 8008ff6:	005b      	lsls	r3, r3, #1
 8008ff8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8008ffa:	697a      	ldr	r2, [r7, #20]
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009002:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8009004:	69bb      	ldr	r3, [r7, #24]
}
 8009006:	4618      	mov	r0, r3
 8009008:	3724      	adds	r7, #36	; 0x24
 800900a:	46bd      	mov	sp, r7
 800900c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009010:	4770      	bx	lr
 8009012:	bf00      	nop
 8009014:	40021000 	.word	0x40021000
 8009018:	0800f3ac 	.word	0x0800f3ac
 800901c:	00f42400 	.word	0x00f42400
 8009020:	007a1200 	.word	0x007a1200

08009024 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009024:	b480      	push	{r7}
 8009026:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009028:	4b03      	ldr	r3, [pc, #12]	; (8009038 <HAL_RCC_GetHCLKFreq+0x14>)
 800902a:	681b      	ldr	r3, [r3, #0]
}
 800902c:	4618      	mov	r0, r3
 800902e:	46bd      	mov	sp, r7
 8009030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009034:	4770      	bx	lr
 8009036:	bf00      	nop
 8009038:	2000000c 	.word	0x2000000c

0800903c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009040:	f7ff fff0 	bl	8009024 <HAL_RCC_GetHCLKFreq>
 8009044:	4602      	mov	r2, r0
 8009046:	4b06      	ldr	r3, [pc, #24]	; (8009060 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009048:	689b      	ldr	r3, [r3, #8]
 800904a:	0a1b      	lsrs	r3, r3, #8
 800904c:	f003 0307 	and.w	r3, r3, #7
 8009050:	4904      	ldr	r1, [pc, #16]	; (8009064 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009052:	5ccb      	ldrb	r3, [r1, r3]
 8009054:	f003 031f 	and.w	r3, r3, #31
 8009058:	fa22 f303 	lsr.w	r3, r2, r3
}
 800905c:	4618      	mov	r0, r3
 800905e:	bd80      	pop	{r7, pc}
 8009060:	40021000 	.word	0x40021000
 8009064:	0800f3a4 	.word	0x0800f3a4

08009068 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009068:	b580      	push	{r7, lr}
 800906a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800906c:	f7ff ffda 	bl	8009024 <HAL_RCC_GetHCLKFreq>
 8009070:	4602      	mov	r2, r0
 8009072:	4b06      	ldr	r3, [pc, #24]	; (800908c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009074:	689b      	ldr	r3, [r3, #8]
 8009076:	0adb      	lsrs	r3, r3, #11
 8009078:	f003 0307 	and.w	r3, r3, #7
 800907c:	4904      	ldr	r1, [pc, #16]	; (8009090 <HAL_RCC_GetPCLK2Freq+0x28>)
 800907e:	5ccb      	ldrb	r3, [r1, r3]
 8009080:	f003 031f 	and.w	r3, r3, #31
 8009084:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009088:	4618      	mov	r0, r3
 800908a:	bd80      	pop	{r7, pc}
 800908c:	40021000 	.word	0x40021000
 8009090:	0800f3a4 	.word	0x0800f3a4

08009094 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b086      	sub	sp, #24
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800909c:	2300      	movs	r3, #0
 800909e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80090a0:	4b2a      	ldr	r3, [pc, #168]	; (800914c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80090a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d003      	beq.n	80090b4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80090ac:	f7ff f922 	bl	80082f4 <HAL_PWREx_GetVoltageRange>
 80090b0:	6178      	str	r0, [r7, #20]
 80090b2:	e014      	b.n	80090de <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80090b4:	4b25      	ldr	r3, [pc, #148]	; (800914c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80090b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090b8:	4a24      	ldr	r2, [pc, #144]	; (800914c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80090ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80090be:	6593      	str	r3, [r2, #88]	; 0x58
 80090c0:	4b22      	ldr	r3, [pc, #136]	; (800914c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80090c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80090c8:	60fb      	str	r3, [r7, #12]
 80090ca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80090cc:	f7ff f912 	bl	80082f4 <HAL_PWREx_GetVoltageRange>
 80090d0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80090d2:	4b1e      	ldr	r3, [pc, #120]	; (800914c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80090d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090d6:	4a1d      	ldr	r2, [pc, #116]	; (800914c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80090d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80090dc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80090de:	697b      	ldr	r3, [r7, #20]
 80090e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80090e4:	d10b      	bne.n	80090fe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2b80      	cmp	r3, #128	; 0x80
 80090ea:	d919      	bls.n	8009120 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2ba0      	cmp	r3, #160	; 0xa0
 80090f0:	d902      	bls.n	80090f8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80090f2:	2302      	movs	r3, #2
 80090f4:	613b      	str	r3, [r7, #16]
 80090f6:	e013      	b.n	8009120 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80090f8:	2301      	movs	r3, #1
 80090fa:	613b      	str	r3, [r7, #16]
 80090fc:	e010      	b.n	8009120 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2b80      	cmp	r3, #128	; 0x80
 8009102:	d902      	bls.n	800910a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8009104:	2303      	movs	r3, #3
 8009106:	613b      	str	r3, [r7, #16]
 8009108:	e00a      	b.n	8009120 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2b80      	cmp	r3, #128	; 0x80
 800910e:	d102      	bne.n	8009116 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009110:	2302      	movs	r3, #2
 8009112:	613b      	str	r3, [r7, #16]
 8009114:	e004      	b.n	8009120 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2b70      	cmp	r3, #112	; 0x70
 800911a:	d101      	bne.n	8009120 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800911c:	2301      	movs	r3, #1
 800911e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009120:	4b0b      	ldr	r3, [pc, #44]	; (8009150 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f023 0207 	bic.w	r2, r3, #7
 8009128:	4909      	ldr	r1, [pc, #36]	; (8009150 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800912a:	693b      	ldr	r3, [r7, #16]
 800912c:	4313      	orrs	r3, r2
 800912e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8009130:	4b07      	ldr	r3, [pc, #28]	; (8009150 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	f003 0307 	and.w	r3, r3, #7
 8009138:	693a      	ldr	r2, [r7, #16]
 800913a:	429a      	cmp	r2, r3
 800913c:	d001      	beq.n	8009142 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800913e:	2301      	movs	r3, #1
 8009140:	e000      	b.n	8009144 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8009142:	2300      	movs	r3, #0
}
 8009144:	4618      	mov	r0, r3
 8009146:	3718      	adds	r7, #24
 8009148:	46bd      	mov	sp, r7
 800914a:	bd80      	pop	{r7, pc}
 800914c:	40021000 	.word	0x40021000
 8009150:	40022000 	.word	0x40022000

08009154 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b086      	sub	sp, #24
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800915c:	2300      	movs	r3, #0
 800915e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009160:	2300      	movs	r3, #0
 8009162:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800916c:	2b00      	cmp	r3, #0
 800916e:	d041      	beq.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009174:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009178:	d02a      	beq.n	80091d0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800917a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800917e:	d824      	bhi.n	80091ca <HAL_RCCEx_PeriphCLKConfig+0x76>
 8009180:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009184:	d008      	beq.n	8009198 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8009186:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800918a:	d81e      	bhi.n	80091ca <HAL_RCCEx_PeriphCLKConfig+0x76>
 800918c:	2b00      	cmp	r3, #0
 800918e:	d00a      	beq.n	80091a6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8009190:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009194:	d010      	beq.n	80091b8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009196:	e018      	b.n	80091ca <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009198:	4b86      	ldr	r3, [pc, #536]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800919a:	68db      	ldr	r3, [r3, #12]
 800919c:	4a85      	ldr	r2, [pc, #532]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800919e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091a2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80091a4:	e015      	b.n	80091d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	3304      	adds	r3, #4
 80091aa:	2100      	movs	r1, #0
 80091ac:	4618      	mov	r0, r3
 80091ae:	f000 facb 	bl	8009748 <RCCEx_PLLSAI1_Config>
 80091b2:	4603      	mov	r3, r0
 80091b4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80091b6:	e00c      	b.n	80091d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	3320      	adds	r3, #32
 80091bc:	2100      	movs	r1, #0
 80091be:	4618      	mov	r0, r3
 80091c0:	f000 fbb6 	bl	8009930 <RCCEx_PLLSAI2_Config>
 80091c4:	4603      	mov	r3, r0
 80091c6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80091c8:	e003      	b.n	80091d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80091ca:	2301      	movs	r3, #1
 80091cc:	74fb      	strb	r3, [r7, #19]
      break;
 80091ce:	e000      	b.n	80091d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80091d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80091d2:	7cfb      	ldrb	r3, [r7, #19]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d10b      	bne.n	80091f0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80091d8:	4b76      	ldr	r3, [pc, #472]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80091da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091de:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091e6:	4973      	ldr	r1, [pc, #460]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80091e8:	4313      	orrs	r3, r2
 80091ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80091ee:	e001      	b.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091f0:	7cfb      	ldrb	r3, [r7, #19]
 80091f2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d041      	beq.n	8009284 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009204:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009208:	d02a      	beq.n	8009260 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800920a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800920e:	d824      	bhi.n	800925a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8009210:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009214:	d008      	beq.n	8009228 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009216:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800921a:	d81e      	bhi.n	800925a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800921c:	2b00      	cmp	r3, #0
 800921e:	d00a      	beq.n	8009236 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8009220:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009224:	d010      	beq.n	8009248 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8009226:	e018      	b.n	800925a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009228:	4b62      	ldr	r3, [pc, #392]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800922a:	68db      	ldr	r3, [r3, #12]
 800922c:	4a61      	ldr	r2, [pc, #388]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800922e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009232:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009234:	e015      	b.n	8009262 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	3304      	adds	r3, #4
 800923a:	2100      	movs	r1, #0
 800923c:	4618      	mov	r0, r3
 800923e:	f000 fa83 	bl	8009748 <RCCEx_PLLSAI1_Config>
 8009242:	4603      	mov	r3, r0
 8009244:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009246:	e00c      	b.n	8009262 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	3320      	adds	r3, #32
 800924c:	2100      	movs	r1, #0
 800924e:	4618      	mov	r0, r3
 8009250:	f000 fb6e 	bl	8009930 <RCCEx_PLLSAI2_Config>
 8009254:	4603      	mov	r3, r0
 8009256:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009258:	e003      	b.n	8009262 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800925a:	2301      	movs	r3, #1
 800925c:	74fb      	strb	r3, [r7, #19]
      break;
 800925e:	e000      	b.n	8009262 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8009260:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009262:	7cfb      	ldrb	r3, [r7, #19]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d10b      	bne.n	8009280 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009268:	4b52      	ldr	r3, [pc, #328]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800926a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800926e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009276:	494f      	ldr	r1, [pc, #316]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009278:	4313      	orrs	r3, r2
 800927a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800927e:	e001      	b.n	8009284 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009280:	7cfb      	ldrb	r3, [r7, #19]
 8009282:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800928c:	2b00      	cmp	r3, #0
 800928e:	f000 80a0 	beq.w	80093d2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009292:	2300      	movs	r3, #0
 8009294:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009296:	4b47      	ldr	r3, [pc, #284]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009298:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800929a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d101      	bne.n	80092a6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80092a2:	2301      	movs	r3, #1
 80092a4:	e000      	b.n	80092a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80092a6:	2300      	movs	r3, #0
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d00d      	beq.n	80092c8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80092ac:	4b41      	ldr	r3, [pc, #260]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80092ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092b0:	4a40      	ldr	r2, [pc, #256]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80092b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80092b6:	6593      	str	r3, [r2, #88]	; 0x58
 80092b8:	4b3e      	ldr	r3, [pc, #248]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80092ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80092c0:	60bb      	str	r3, [r7, #8]
 80092c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80092c4:	2301      	movs	r3, #1
 80092c6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80092c8:	4b3b      	ldr	r3, [pc, #236]	; (80093b8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	4a3a      	ldr	r2, [pc, #232]	; (80093b8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80092ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80092d2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80092d4:	f7fd face 	bl	8006874 <HAL_GetTick>
 80092d8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80092da:	e009      	b.n	80092f0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80092dc:	f7fd faca 	bl	8006874 <HAL_GetTick>
 80092e0:	4602      	mov	r2, r0
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	1ad3      	subs	r3, r2, r3
 80092e6:	2b02      	cmp	r3, #2
 80092e8:	d902      	bls.n	80092f0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80092ea:	2303      	movs	r3, #3
 80092ec:	74fb      	strb	r3, [r7, #19]
        break;
 80092ee:	e005      	b.n	80092fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80092f0:	4b31      	ldr	r3, [pc, #196]	; (80093b8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d0ef      	beq.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80092fc:	7cfb      	ldrb	r3, [r7, #19]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d15c      	bne.n	80093bc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009302:	4b2c      	ldr	r3, [pc, #176]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009304:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009308:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800930c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800930e:	697b      	ldr	r3, [r7, #20]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d01f      	beq.n	8009354 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800931a:	697a      	ldr	r2, [r7, #20]
 800931c:	429a      	cmp	r2, r3
 800931e:	d019      	beq.n	8009354 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009320:	4b24      	ldr	r3, [pc, #144]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009322:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009326:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800932a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800932c:	4b21      	ldr	r3, [pc, #132]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800932e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009332:	4a20      	ldr	r2, [pc, #128]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009334:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009338:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800933c:	4b1d      	ldr	r3, [pc, #116]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800933e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009342:	4a1c      	ldr	r2, [pc, #112]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009344:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009348:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800934c:	4a19      	ldr	r2, [pc, #100]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800934e:	697b      	ldr	r3, [r7, #20]
 8009350:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	f003 0301 	and.w	r3, r3, #1
 800935a:	2b00      	cmp	r3, #0
 800935c:	d016      	beq.n	800938c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800935e:	f7fd fa89 	bl	8006874 <HAL_GetTick>
 8009362:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009364:	e00b      	b.n	800937e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009366:	f7fd fa85 	bl	8006874 <HAL_GetTick>
 800936a:	4602      	mov	r2, r0
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	1ad3      	subs	r3, r2, r3
 8009370:	f241 3288 	movw	r2, #5000	; 0x1388
 8009374:	4293      	cmp	r3, r2
 8009376:	d902      	bls.n	800937e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8009378:	2303      	movs	r3, #3
 800937a:	74fb      	strb	r3, [r7, #19]
            break;
 800937c:	e006      	b.n	800938c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800937e:	4b0d      	ldr	r3, [pc, #52]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009380:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009384:	f003 0302 	and.w	r3, r3, #2
 8009388:	2b00      	cmp	r3, #0
 800938a:	d0ec      	beq.n	8009366 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800938c:	7cfb      	ldrb	r3, [r7, #19]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d10c      	bne.n	80093ac <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009392:	4b08      	ldr	r3, [pc, #32]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009394:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009398:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80093a2:	4904      	ldr	r1, [pc, #16]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80093a4:	4313      	orrs	r3, r2
 80093a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80093aa:	e009      	b.n	80093c0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80093ac:	7cfb      	ldrb	r3, [r7, #19]
 80093ae:	74bb      	strb	r3, [r7, #18]
 80093b0:	e006      	b.n	80093c0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80093b2:	bf00      	nop
 80093b4:	40021000 	.word	0x40021000
 80093b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093bc:	7cfb      	ldrb	r3, [r7, #19]
 80093be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80093c0:	7c7b      	ldrb	r3, [r7, #17]
 80093c2:	2b01      	cmp	r3, #1
 80093c4:	d105      	bne.n	80093d2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80093c6:	4b9e      	ldr	r3, [pc, #632]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80093c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093ca:	4a9d      	ldr	r2, [pc, #628]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80093cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80093d0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f003 0301 	and.w	r3, r3, #1
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d00a      	beq.n	80093f4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80093de:	4b98      	ldr	r3, [pc, #608]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80093e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093e4:	f023 0203 	bic.w	r2, r3, #3
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093ec:	4994      	ldr	r1, [pc, #592]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80093ee:	4313      	orrs	r3, r2
 80093f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	f003 0302 	and.w	r3, r3, #2
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d00a      	beq.n	8009416 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009400:	4b8f      	ldr	r3, [pc, #572]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009402:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009406:	f023 020c 	bic.w	r2, r3, #12
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800940e:	498c      	ldr	r1, [pc, #560]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009410:	4313      	orrs	r3, r2
 8009412:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	f003 0304 	and.w	r3, r3, #4
 800941e:	2b00      	cmp	r3, #0
 8009420:	d00a      	beq.n	8009438 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009422:	4b87      	ldr	r3, [pc, #540]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009424:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009428:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009430:	4983      	ldr	r1, [pc, #524]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009432:	4313      	orrs	r3, r2
 8009434:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f003 0308 	and.w	r3, r3, #8
 8009440:	2b00      	cmp	r3, #0
 8009442:	d00a      	beq.n	800945a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009444:	4b7e      	ldr	r3, [pc, #504]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009446:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800944a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009452:	497b      	ldr	r1, [pc, #492]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009454:	4313      	orrs	r3, r2
 8009456:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f003 0310 	and.w	r3, r3, #16
 8009462:	2b00      	cmp	r3, #0
 8009464:	d00a      	beq.n	800947c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009466:	4b76      	ldr	r3, [pc, #472]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009468:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800946c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009474:	4972      	ldr	r1, [pc, #456]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009476:	4313      	orrs	r3, r2
 8009478:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f003 0320 	and.w	r3, r3, #32
 8009484:	2b00      	cmp	r3, #0
 8009486:	d00a      	beq.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009488:	4b6d      	ldr	r3, [pc, #436]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800948a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800948e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009496:	496a      	ldr	r1, [pc, #424]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009498:	4313      	orrs	r3, r2
 800949a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d00a      	beq.n	80094c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80094aa:	4b65      	ldr	r3, [pc, #404]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80094ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094b0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80094b8:	4961      	ldr	r1, [pc, #388]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80094ba:	4313      	orrs	r3, r2
 80094bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d00a      	beq.n	80094e2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80094cc:	4b5c      	ldr	r3, [pc, #368]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80094ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094d2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80094da:	4959      	ldr	r1, [pc, #356]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80094dc:	4313      	orrs	r3, r2
 80094de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d00a      	beq.n	8009504 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80094ee:	4b54      	ldr	r3, [pc, #336]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80094f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094f4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80094fc:	4950      	ldr	r1, [pc, #320]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80094fe:	4313      	orrs	r3, r2
 8009500:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800950c:	2b00      	cmp	r3, #0
 800950e:	d00a      	beq.n	8009526 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009510:	4b4b      	ldr	r3, [pc, #300]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009512:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009516:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800951e:	4948      	ldr	r1, [pc, #288]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009520:	4313      	orrs	r3, r2
 8009522:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800952e:	2b00      	cmp	r3, #0
 8009530:	d00a      	beq.n	8009548 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009532:	4b43      	ldr	r3, [pc, #268]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009534:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009538:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009540:	493f      	ldr	r1, [pc, #252]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009542:	4313      	orrs	r3, r2
 8009544:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009550:	2b00      	cmp	r3, #0
 8009552:	d028      	beq.n	80095a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009554:	4b3a      	ldr	r3, [pc, #232]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009556:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800955a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009562:	4937      	ldr	r1, [pc, #220]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009564:	4313      	orrs	r3, r2
 8009566:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800956e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009572:	d106      	bne.n	8009582 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009574:	4b32      	ldr	r3, [pc, #200]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009576:	68db      	ldr	r3, [r3, #12]
 8009578:	4a31      	ldr	r2, [pc, #196]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800957a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800957e:	60d3      	str	r3, [r2, #12]
 8009580:	e011      	b.n	80095a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009586:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800958a:	d10c      	bne.n	80095a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	3304      	adds	r3, #4
 8009590:	2101      	movs	r1, #1
 8009592:	4618      	mov	r0, r3
 8009594:	f000 f8d8 	bl	8009748 <RCCEx_PLLSAI1_Config>
 8009598:	4603      	mov	r3, r0
 800959a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800959c:	7cfb      	ldrb	r3, [r7, #19]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d001      	beq.n	80095a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80095a2:	7cfb      	ldrb	r3, [r7, #19]
 80095a4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d028      	beq.n	8009604 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80095b2:	4b23      	ldr	r3, [pc, #140]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80095b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80095b8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80095c0:	491f      	ldr	r1, [pc, #124]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80095c2:	4313      	orrs	r3, r2
 80095c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80095cc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80095d0:	d106      	bne.n	80095e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80095d2:	4b1b      	ldr	r3, [pc, #108]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80095d4:	68db      	ldr	r3, [r3, #12]
 80095d6:	4a1a      	ldr	r2, [pc, #104]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80095d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80095dc:	60d3      	str	r3, [r2, #12]
 80095de:	e011      	b.n	8009604 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80095e4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80095e8:	d10c      	bne.n	8009604 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	3304      	adds	r3, #4
 80095ee:	2101      	movs	r1, #1
 80095f0:	4618      	mov	r0, r3
 80095f2:	f000 f8a9 	bl	8009748 <RCCEx_PLLSAI1_Config>
 80095f6:	4603      	mov	r3, r0
 80095f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80095fa:	7cfb      	ldrb	r3, [r7, #19]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d001      	beq.n	8009604 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8009600:	7cfb      	ldrb	r3, [r7, #19]
 8009602:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800960c:	2b00      	cmp	r3, #0
 800960e:	d02b      	beq.n	8009668 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009610:	4b0b      	ldr	r3, [pc, #44]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009616:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800961e:	4908      	ldr	r1, [pc, #32]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009620:	4313      	orrs	r3, r2
 8009622:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800962a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800962e:	d109      	bne.n	8009644 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009630:	4b03      	ldr	r3, [pc, #12]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009632:	68db      	ldr	r3, [r3, #12]
 8009634:	4a02      	ldr	r2, [pc, #8]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009636:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800963a:	60d3      	str	r3, [r2, #12]
 800963c:	e014      	b.n	8009668 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800963e:	bf00      	nop
 8009640:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009648:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800964c:	d10c      	bne.n	8009668 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	3304      	adds	r3, #4
 8009652:	2101      	movs	r1, #1
 8009654:	4618      	mov	r0, r3
 8009656:	f000 f877 	bl	8009748 <RCCEx_PLLSAI1_Config>
 800965a:	4603      	mov	r3, r0
 800965c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800965e:	7cfb      	ldrb	r3, [r7, #19]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d001      	beq.n	8009668 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8009664:	7cfb      	ldrb	r3, [r7, #19]
 8009666:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009670:	2b00      	cmp	r3, #0
 8009672:	d02f      	beq.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009674:	4b2b      	ldr	r3, [pc, #172]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8009676:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800967a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009682:	4928      	ldr	r1, [pc, #160]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8009684:	4313      	orrs	r3, r2
 8009686:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800968e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009692:	d10d      	bne.n	80096b0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	3304      	adds	r3, #4
 8009698:	2102      	movs	r1, #2
 800969a:	4618      	mov	r0, r3
 800969c:	f000 f854 	bl	8009748 <RCCEx_PLLSAI1_Config>
 80096a0:	4603      	mov	r3, r0
 80096a2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80096a4:	7cfb      	ldrb	r3, [r7, #19]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d014      	beq.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80096aa:	7cfb      	ldrb	r3, [r7, #19]
 80096ac:	74bb      	strb	r3, [r7, #18]
 80096ae:	e011      	b.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80096b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80096b8:	d10c      	bne.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	3320      	adds	r3, #32
 80096be:	2102      	movs	r1, #2
 80096c0:	4618      	mov	r0, r3
 80096c2:	f000 f935 	bl	8009930 <RCCEx_PLLSAI2_Config>
 80096c6:	4603      	mov	r3, r0
 80096c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80096ca:	7cfb      	ldrb	r3, [r7, #19]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d001      	beq.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80096d0:	7cfb      	ldrb	r3, [r7, #19]
 80096d2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d00a      	beq.n	80096f6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80096e0:	4b10      	ldr	r3, [pc, #64]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80096e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096e6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80096ee:	490d      	ldr	r1, [pc, #52]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80096f0:	4313      	orrs	r3, r2
 80096f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d00b      	beq.n	800971a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009702:	4b08      	ldr	r3, [pc, #32]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8009704:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009708:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009712:	4904      	ldr	r1, [pc, #16]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8009714:	4313      	orrs	r3, r2
 8009716:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800971a:	7cbb      	ldrb	r3, [r7, #18]
}
 800971c:	4618      	mov	r0, r3
 800971e:	3718      	adds	r7, #24
 8009720:	46bd      	mov	sp, r7
 8009722:	bd80      	pop	{r7, pc}
 8009724:	40021000 	.word	0x40021000

08009728 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8009728:	b480      	push	{r7}
 800972a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800972c:	4b05      	ldr	r3, [pc, #20]	; (8009744 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	4a04      	ldr	r2, [pc, #16]	; (8009744 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8009732:	f043 0304 	orr.w	r3, r3, #4
 8009736:	6013      	str	r3, [r2, #0]
}
 8009738:	bf00      	nop
 800973a:	46bd      	mov	sp, r7
 800973c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009740:	4770      	bx	lr
 8009742:	bf00      	nop
 8009744:	40021000 	.word	0x40021000

08009748 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b084      	sub	sp, #16
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
 8009750:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009752:	2300      	movs	r3, #0
 8009754:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8009756:	4b75      	ldr	r3, [pc, #468]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 8009758:	68db      	ldr	r3, [r3, #12]
 800975a:	f003 0303 	and.w	r3, r3, #3
 800975e:	2b00      	cmp	r3, #0
 8009760:	d018      	beq.n	8009794 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8009762:	4b72      	ldr	r3, [pc, #456]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 8009764:	68db      	ldr	r3, [r3, #12]
 8009766:	f003 0203 	and.w	r2, r3, #3
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	429a      	cmp	r2, r3
 8009770:	d10d      	bne.n	800978e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
       ||
 8009776:	2b00      	cmp	r3, #0
 8009778:	d009      	beq.n	800978e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800977a:	4b6c      	ldr	r3, [pc, #432]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 800977c:	68db      	ldr	r3, [r3, #12]
 800977e:	091b      	lsrs	r3, r3, #4
 8009780:	f003 0307 	and.w	r3, r3, #7
 8009784:	1c5a      	adds	r2, r3, #1
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	685b      	ldr	r3, [r3, #4]
       ||
 800978a:	429a      	cmp	r2, r3
 800978c:	d047      	beq.n	800981e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800978e:	2301      	movs	r3, #1
 8009790:	73fb      	strb	r3, [r7, #15]
 8009792:	e044      	b.n	800981e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	2b03      	cmp	r3, #3
 800979a:	d018      	beq.n	80097ce <RCCEx_PLLSAI1_Config+0x86>
 800979c:	2b03      	cmp	r3, #3
 800979e:	d825      	bhi.n	80097ec <RCCEx_PLLSAI1_Config+0xa4>
 80097a0:	2b01      	cmp	r3, #1
 80097a2:	d002      	beq.n	80097aa <RCCEx_PLLSAI1_Config+0x62>
 80097a4:	2b02      	cmp	r3, #2
 80097a6:	d009      	beq.n	80097bc <RCCEx_PLLSAI1_Config+0x74>
 80097a8:	e020      	b.n	80097ec <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80097aa:	4b60      	ldr	r3, [pc, #384]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	f003 0302 	and.w	r3, r3, #2
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d11d      	bne.n	80097f2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80097b6:	2301      	movs	r3, #1
 80097b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80097ba:	e01a      	b.n	80097f2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80097bc:	4b5b      	ldr	r3, [pc, #364]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d116      	bne.n	80097f6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80097c8:	2301      	movs	r3, #1
 80097ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80097cc:	e013      	b.n	80097f6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80097ce:	4b57      	ldr	r3, [pc, #348]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d10f      	bne.n	80097fa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80097da:	4b54      	ldr	r3, [pc, #336]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d109      	bne.n	80097fa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80097e6:	2301      	movs	r3, #1
 80097e8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80097ea:	e006      	b.n	80097fa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80097ec:	2301      	movs	r3, #1
 80097ee:	73fb      	strb	r3, [r7, #15]
      break;
 80097f0:	e004      	b.n	80097fc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80097f2:	bf00      	nop
 80097f4:	e002      	b.n	80097fc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80097f6:	bf00      	nop
 80097f8:	e000      	b.n	80097fc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80097fa:	bf00      	nop
    }

    if(status == HAL_OK)
 80097fc:	7bfb      	ldrb	r3, [r7, #15]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d10d      	bne.n	800981e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8009802:	4b4a      	ldr	r3, [pc, #296]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 8009804:	68db      	ldr	r3, [r3, #12]
 8009806:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6819      	ldr	r1, [r3, #0]
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	685b      	ldr	r3, [r3, #4]
 8009812:	3b01      	subs	r3, #1
 8009814:	011b      	lsls	r3, r3, #4
 8009816:	430b      	orrs	r3, r1
 8009818:	4944      	ldr	r1, [pc, #272]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 800981a:	4313      	orrs	r3, r2
 800981c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800981e:	7bfb      	ldrb	r3, [r7, #15]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d17d      	bne.n	8009920 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8009824:	4b41      	ldr	r3, [pc, #260]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4a40      	ldr	r2, [pc, #256]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 800982a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800982e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009830:	f7fd f820 	bl	8006874 <HAL_GetTick>
 8009834:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8009836:	e009      	b.n	800984c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009838:	f7fd f81c 	bl	8006874 <HAL_GetTick>
 800983c:	4602      	mov	r2, r0
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	1ad3      	subs	r3, r2, r3
 8009842:	2b02      	cmp	r3, #2
 8009844:	d902      	bls.n	800984c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8009846:	2303      	movs	r3, #3
 8009848:	73fb      	strb	r3, [r7, #15]
        break;
 800984a:	e005      	b.n	8009858 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800984c:	4b37      	ldr	r3, [pc, #220]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009854:	2b00      	cmp	r3, #0
 8009856:	d1ef      	bne.n	8009838 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8009858:	7bfb      	ldrb	r3, [r7, #15]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d160      	bne.n	8009920 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d111      	bne.n	8009888 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8009864:	4b31      	ldr	r3, [pc, #196]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 8009866:	691b      	ldr	r3, [r3, #16]
 8009868:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800986c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009870:	687a      	ldr	r2, [r7, #4]
 8009872:	6892      	ldr	r2, [r2, #8]
 8009874:	0211      	lsls	r1, r2, #8
 8009876:	687a      	ldr	r2, [r7, #4]
 8009878:	68d2      	ldr	r2, [r2, #12]
 800987a:	0912      	lsrs	r2, r2, #4
 800987c:	0452      	lsls	r2, r2, #17
 800987e:	430a      	orrs	r2, r1
 8009880:	492a      	ldr	r1, [pc, #168]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 8009882:	4313      	orrs	r3, r2
 8009884:	610b      	str	r3, [r1, #16]
 8009886:	e027      	b.n	80098d8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	2b01      	cmp	r3, #1
 800988c:	d112      	bne.n	80098b4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800988e:	4b27      	ldr	r3, [pc, #156]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 8009890:	691b      	ldr	r3, [r3, #16]
 8009892:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8009896:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800989a:	687a      	ldr	r2, [r7, #4]
 800989c:	6892      	ldr	r2, [r2, #8]
 800989e:	0211      	lsls	r1, r2, #8
 80098a0:	687a      	ldr	r2, [r7, #4]
 80098a2:	6912      	ldr	r2, [r2, #16]
 80098a4:	0852      	lsrs	r2, r2, #1
 80098a6:	3a01      	subs	r2, #1
 80098a8:	0552      	lsls	r2, r2, #21
 80098aa:	430a      	orrs	r2, r1
 80098ac:	491f      	ldr	r1, [pc, #124]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 80098ae:	4313      	orrs	r3, r2
 80098b0:	610b      	str	r3, [r1, #16]
 80098b2:	e011      	b.n	80098d8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80098b4:	4b1d      	ldr	r3, [pc, #116]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 80098b6:	691b      	ldr	r3, [r3, #16]
 80098b8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80098bc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80098c0:	687a      	ldr	r2, [r7, #4]
 80098c2:	6892      	ldr	r2, [r2, #8]
 80098c4:	0211      	lsls	r1, r2, #8
 80098c6:	687a      	ldr	r2, [r7, #4]
 80098c8:	6952      	ldr	r2, [r2, #20]
 80098ca:	0852      	lsrs	r2, r2, #1
 80098cc:	3a01      	subs	r2, #1
 80098ce:	0652      	lsls	r2, r2, #25
 80098d0:	430a      	orrs	r2, r1
 80098d2:	4916      	ldr	r1, [pc, #88]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 80098d4:	4313      	orrs	r3, r2
 80098d6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80098d8:	4b14      	ldr	r3, [pc, #80]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	4a13      	ldr	r2, [pc, #76]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 80098de:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80098e2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098e4:	f7fc ffc6 	bl	8006874 <HAL_GetTick>
 80098e8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80098ea:	e009      	b.n	8009900 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80098ec:	f7fc ffc2 	bl	8006874 <HAL_GetTick>
 80098f0:	4602      	mov	r2, r0
 80098f2:	68bb      	ldr	r3, [r7, #8]
 80098f4:	1ad3      	subs	r3, r2, r3
 80098f6:	2b02      	cmp	r3, #2
 80098f8:	d902      	bls.n	8009900 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80098fa:	2303      	movs	r3, #3
 80098fc:	73fb      	strb	r3, [r7, #15]
          break;
 80098fe:	e005      	b.n	800990c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8009900:	4b0a      	ldr	r3, [pc, #40]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009908:	2b00      	cmp	r3, #0
 800990a:	d0ef      	beq.n	80098ec <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800990c:	7bfb      	ldrb	r3, [r7, #15]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d106      	bne.n	8009920 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8009912:	4b06      	ldr	r3, [pc, #24]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 8009914:	691a      	ldr	r2, [r3, #16]
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	699b      	ldr	r3, [r3, #24]
 800991a:	4904      	ldr	r1, [pc, #16]	; (800992c <RCCEx_PLLSAI1_Config+0x1e4>)
 800991c:	4313      	orrs	r3, r2
 800991e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8009920:	7bfb      	ldrb	r3, [r7, #15]
}
 8009922:	4618      	mov	r0, r3
 8009924:	3710      	adds	r7, #16
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}
 800992a:	bf00      	nop
 800992c:	40021000 	.word	0x40021000

08009930 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b084      	sub	sp, #16
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
 8009938:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800993a:	2300      	movs	r3, #0
 800993c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800993e:	4b6a      	ldr	r3, [pc, #424]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009940:	68db      	ldr	r3, [r3, #12]
 8009942:	f003 0303 	and.w	r3, r3, #3
 8009946:	2b00      	cmp	r3, #0
 8009948:	d018      	beq.n	800997c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800994a:	4b67      	ldr	r3, [pc, #412]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800994c:	68db      	ldr	r3, [r3, #12]
 800994e:	f003 0203 	and.w	r2, r3, #3
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	429a      	cmp	r2, r3
 8009958:	d10d      	bne.n	8009976 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
       ||
 800995e:	2b00      	cmp	r3, #0
 8009960:	d009      	beq.n	8009976 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8009962:	4b61      	ldr	r3, [pc, #388]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009964:	68db      	ldr	r3, [r3, #12]
 8009966:	091b      	lsrs	r3, r3, #4
 8009968:	f003 0307 	and.w	r3, r3, #7
 800996c:	1c5a      	adds	r2, r3, #1
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	685b      	ldr	r3, [r3, #4]
       ||
 8009972:	429a      	cmp	r2, r3
 8009974:	d047      	beq.n	8009a06 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8009976:	2301      	movs	r3, #1
 8009978:	73fb      	strb	r3, [r7, #15]
 800997a:	e044      	b.n	8009a06 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	2b03      	cmp	r3, #3
 8009982:	d018      	beq.n	80099b6 <RCCEx_PLLSAI2_Config+0x86>
 8009984:	2b03      	cmp	r3, #3
 8009986:	d825      	bhi.n	80099d4 <RCCEx_PLLSAI2_Config+0xa4>
 8009988:	2b01      	cmp	r3, #1
 800998a:	d002      	beq.n	8009992 <RCCEx_PLLSAI2_Config+0x62>
 800998c:	2b02      	cmp	r3, #2
 800998e:	d009      	beq.n	80099a4 <RCCEx_PLLSAI2_Config+0x74>
 8009990:	e020      	b.n	80099d4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8009992:	4b55      	ldr	r3, [pc, #340]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f003 0302 	and.w	r3, r3, #2
 800999a:	2b00      	cmp	r3, #0
 800999c:	d11d      	bne.n	80099da <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800999e:	2301      	movs	r3, #1
 80099a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80099a2:	e01a      	b.n	80099da <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80099a4:	4b50      	ldr	r3, [pc, #320]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d116      	bne.n	80099de <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80099b0:	2301      	movs	r3, #1
 80099b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80099b4:	e013      	b.n	80099de <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80099b6:	4b4c      	ldr	r3, [pc, #304]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d10f      	bne.n	80099e2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80099c2:	4b49      	ldr	r3, [pc, #292]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d109      	bne.n	80099e2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80099ce:	2301      	movs	r3, #1
 80099d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80099d2:	e006      	b.n	80099e2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80099d4:	2301      	movs	r3, #1
 80099d6:	73fb      	strb	r3, [r7, #15]
      break;
 80099d8:	e004      	b.n	80099e4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80099da:	bf00      	nop
 80099dc:	e002      	b.n	80099e4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80099de:	bf00      	nop
 80099e0:	e000      	b.n	80099e4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80099e2:	bf00      	nop
    }

    if(status == HAL_OK)
 80099e4:	7bfb      	ldrb	r3, [r7, #15]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d10d      	bne.n	8009a06 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80099ea:	4b3f      	ldr	r3, [pc, #252]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80099ec:	68db      	ldr	r3, [r3, #12]
 80099ee:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6819      	ldr	r1, [r3, #0]
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	685b      	ldr	r3, [r3, #4]
 80099fa:	3b01      	subs	r3, #1
 80099fc:	011b      	lsls	r3, r3, #4
 80099fe:	430b      	orrs	r3, r1
 8009a00:	4939      	ldr	r1, [pc, #228]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009a02:	4313      	orrs	r3, r2
 8009a04:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8009a06:	7bfb      	ldrb	r3, [r7, #15]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d167      	bne.n	8009adc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8009a0c:	4b36      	ldr	r3, [pc, #216]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	4a35      	ldr	r2, [pc, #212]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009a12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009a16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009a18:	f7fc ff2c 	bl	8006874 <HAL_GetTick>
 8009a1c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8009a1e:	e009      	b.n	8009a34 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8009a20:	f7fc ff28 	bl	8006874 <HAL_GetTick>
 8009a24:	4602      	mov	r2, r0
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	1ad3      	subs	r3, r2, r3
 8009a2a:	2b02      	cmp	r3, #2
 8009a2c:	d902      	bls.n	8009a34 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8009a2e:	2303      	movs	r3, #3
 8009a30:	73fb      	strb	r3, [r7, #15]
        break;
 8009a32:	e005      	b.n	8009a40 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8009a34:	4b2c      	ldr	r3, [pc, #176]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d1ef      	bne.n	8009a20 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8009a40:	7bfb      	ldrb	r3, [r7, #15]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d14a      	bne.n	8009adc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d111      	bne.n	8009a70 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8009a4c:	4b26      	ldr	r3, [pc, #152]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009a4e:	695b      	ldr	r3, [r3, #20]
 8009a50:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8009a54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a58:	687a      	ldr	r2, [r7, #4]
 8009a5a:	6892      	ldr	r2, [r2, #8]
 8009a5c:	0211      	lsls	r1, r2, #8
 8009a5e:	687a      	ldr	r2, [r7, #4]
 8009a60:	68d2      	ldr	r2, [r2, #12]
 8009a62:	0912      	lsrs	r2, r2, #4
 8009a64:	0452      	lsls	r2, r2, #17
 8009a66:	430a      	orrs	r2, r1
 8009a68:	491f      	ldr	r1, [pc, #124]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009a6a:	4313      	orrs	r3, r2
 8009a6c:	614b      	str	r3, [r1, #20]
 8009a6e:	e011      	b.n	8009a94 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8009a70:	4b1d      	ldr	r3, [pc, #116]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009a72:	695b      	ldr	r3, [r3, #20]
 8009a74:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8009a78:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8009a7c:	687a      	ldr	r2, [r7, #4]
 8009a7e:	6892      	ldr	r2, [r2, #8]
 8009a80:	0211      	lsls	r1, r2, #8
 8009a82:	687a      	ldr	r2, [r7, #4]
 8009a84:	6912      	ldr	r2, [r2, #16]
 8009a86:	0852      	lsrs	r2, r2, #1
 8009a88:	3a01      	subs	r2, #1
 8009a8a:	0652      	lsls	r2, r2, #25
 8009a8c:	430a      	orrs	r2, r1
 8009a8e:	4916      	ldr	r1, [pc, #88]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009a90:	4313      	orrs	r3, r2
 8009a92:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8009a94:	4b14      	ldr	r3, [pc, #80]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	4a13      	ldr	r2, [pc, #76]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009a9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009a9e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009aa0:	f7fc fee8 	bl	8006874 <HAL_GetTick>
 8009aa4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8009aa6:	e009      	b.n	8009abc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8009aa8:	f7fc fee4 	bl	8006874 <HAL_GetTick>
 8009aac:	4602      	mov	r2, r0
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	1ad3      	subs	r3, r2, r3
 8009ab2:	2b02      	cmp	r3, #2
 8009ab4:	d902      	bls.n	8009abc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8009ab6:	2303      	movs	r3, #3
 8009ab8:	73fb      	strb	r3, [r7, #15]
          break;
 8009aba:	e005      	b.n	8009ac8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8009abc:	4b0a      	ldr	r3, [pc, #40]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d0ef      	beq.n	8009aa8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8009ac8:	7bfb      	ldrb	r3, [r7, #15]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d106      	bne.n	8009adc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8009ace:	4b06      	ldr	r3, [pc, #24]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009ad0:	695a      	ldr	r2, [r3, #20]
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	695b      	ldr	r3, [r3, #20]
 8009ad6:	4904      	ldr	r1, [pc, #16]	; (8009ae8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009ad8:	4313      	orrs	r3, r2
 8009ada:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8009adc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ade:	4618      	mov	r0, r3
 8009ae0:	3710      	adds	r7, #16
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	bd80      	pop	{r7, pc}
 8009ae6:	bf00      	nop
 8009ae8:	40021000 	.word	0x40021000

08009aec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b084      	sub	sp, #16
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d101      	bne.n	8009afe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009afa:	2301      	movs	r3, #1
 8009afc:	e095      	b.n	8009c2a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d108      	bne.n	8009b18 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	685b      	ldr	r3, [r3, #4]
 8009b0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009b0e:	d009      	beq.n	8009b24 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2200      	movs	r2, #0
 8009b14:	61da      	str	r2, [r3, #28]
 8009b16:	e005      	b.n	8009b24 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	2200      	movs	r2, #0
 8009b22:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2200      	movs	r2, #0
 8009b28:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009b30:	b2db      	uxtb	r3, r3
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d106      	bne.n	8009b44 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	2200      	movs	r2, #0
 8009b3a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009b3e:	6878      	ldr	r0, [r7, #4]
 8009b40:	f7fb f966 	bl	8004e10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2202      	movs	r2, #2
 8009b48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	681a      	ldr	r2, [r3, #0]
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009b5a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	68db      	ldr	r3, [r3, #12]
 8009b60:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009b64:	d902      	bls.n	8009b6c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009b66:	2300      	movs	r3, #0
 8009b68:	60fb      	str	r3, [r7, #12]
 8009b6a:	e002      	b.n	8009b72 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009b6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009b70:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	68db      	ldr	r3, [r3, #12]
 8009b76:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009b7a:	d007      	beq.n	8009b8c <HAL_SPI_Init+0xa0>
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	68db      	ldr	r3, [r3, #12]
 8009b80:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009b84:	d002      	beq.n	8009b8c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	2200      	movs	r2, #0
 8009b8a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	685b      	ldr	r3, [r3, #4]
 8009b90:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	689b      	ldr	r3, [r3, #8]
 8009b98:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009b9c:	431a      	orrs	r2, r3
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	691b      	ldr	r3, [r3, #16]
 8009ba2:	f003 0302 	and.w	r3, r3, #2
 8009ba6:	431a      	orrs	r2, r3
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	695b      	ldr	r3, [r3, #20]
 8009bac:	f003 0301 	and.w	r3, r3, #1
 8009bb0:	431a      	orrs	r2, r3
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	699b      	ldr	r3, [r3, #24]
 8009bb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009bba:	431a      	orrs	r2, r3
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	69db      	ldr	r3, [r3, #28]
 8009bc0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009bc4:	431a      	orrs	r2, r3
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6a1b      	ldr	r3, [r3, #32]
 8009bca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009bce:	ea42 0103 	orr.w	r1, r2, r3
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bd6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	430a      	orrs	r2, r1
 8009be0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	699b      	ldr	r3, [r3, #24]
 8009be6:	0c1b      	lsrs	r3, r3, #16
 8009be8:	f003 0204 	and.w	r2, r3, #4
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bf0:	f003 0310 	and.w	r3, r3, #16
 8009bf4:	431a      	orrs	r2, r3
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bfa:	f003 0308 	and.w	r3, r3, #8
 8009bfe:	431a      	orrs	r2, r3
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	68db      	ldr	r3, [r3, #12]
 8009c04:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8009c08:	ea42 0103 	orr.w	r1, r2, r3
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	430a      	orrs	r2, r1
 8009c18:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2201      	movs	r2, #1
 8009c24:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009c28:	2300      	movs	r3, #0
}
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	3710      	adds	r7, #16
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	bd80      	pop	{r7, pc}

08009c32 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8009c32:	b580      	push	{r7, lr}
 8009c34:	b082      	sub	sp, #8
 8009c36:	af00      	add	r7, sp, #0
 8009c38:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d101      	bne.n	8009c44 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8009c40:	2301      	movs	r3, #1
 8009c42:	e01a      	b.n	8009c7a <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2202      	movs	r2, #2
 8009c48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	681a      	ldr	r2, [r3, #0]
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009c5a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8009c5c:	6878      	ldr	r0, [r7, #4]
 8009c5e:	f7fb f91b 	bl	8004e98 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	2200      	movs	r2, #0
 8009c66:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2200      	movs	r2, #0
 8009c74:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 8009c78:	2300      	movs	r3, #0
}
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	3708      	adds	r7, #8
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	bd80      	pop	{r7, pc}

08009c82 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009c82:	b580      	push	{r7, lr}
 8009c84:	b088      	sub	sp, #32
 8009c86:	af02      	add	r7, sp, #8
 8009c88:	60f8      	str	r0, [r7, #12]
 8009c8a:	60b9      	str	r1, [r7, #8]
 8009c8c:	603b      	str	r3, [r7, #0]
 8009c8e:	4613      	mov	r3, r2
 8009c90:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009c92:	2300      	movs	r3, #0
 8009c94:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	685b      	ldr	r3, [r3, #4]
 8009c9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009c9e:	d112      	bne.n	8009cc6 <HAL_SPI_Receive+0x44>
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	689b      	ldr	r3, [r3, #8]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d10e      	bne.n	8009cc6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	2204      	movs	r2, #4
 8009cac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009cb0:	88fa      	ldrh	r2, [r7, #6]
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	9300      	str	r3, [sp, #0]
 8009cb6:	4613      	mov	r3, r2
 8009cb8:	68ba      	ldr	r2, [r7, #8]
 8009cba:	68b9      	ldr	r1, [r7, #8]
 8009cbc:	68f8      	ldr	r0, [r7, #12]
 8009cbe:	f000 f910 	bl	8009ee2 <HAL_SPI_TransmitReceive>
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	e109      	b.n	8009eda <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009ccc:	2b01      	cmp	r3, #1
 8009cce:	d101      	bne.n	8009cd4 <HAL_SPI_Receive+0x52>
 8009cd0:	2302      	movs	r3, #2
 8009cd2:	e102      	b.n	8009eda <HAL_SPI_Receive+0x258>
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	2201      	movs	r2, #1
 8009cd8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009cdc:	f7fc fdca 	bl	8006874 <HAL_GetTick>
 8009ce0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009ce8:	b2db      	uxtb	r3, r3
 8009cea:	2b01      	cmp	r3, #1
 8009cec:	d002      	beq.n	8009cf4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8009cee:	2302      	movs	r3, #2
 8009cf0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009cf2:	e0e9      	b.n	8009ec8 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d002      	beq.n	8009d00 <HAL_SPI_Receive+0x7e>
 8009cfa:	88fb      	ldrh	r3, [r7, #6]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d102      	bne.n	8009d06 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8009d00:	2301      	movs	r3, #1
 8009d02:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009d04:	e0e0      	b.n	8009ec8 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	2204      	movs	r2, #4
 8009d0a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	2200      	movs	r2, #0
 8009d12:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	68ba      	ldr	r2, [r7, #8]
 8009d18:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	88fa      	ldrh	r2, [r7, #6]
 8009d1e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	88fa      	ldrh	r2, [r7, #6]
 8009d26:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	2200      	movs	r2, #0
 8009d34:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	2200      	movs	r2, #0
 8009d3a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	2200      	movs	r2, #0
 8009d40:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	2200      	movs	r2, #0
 8009d46:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	68db      	ldr	r3, [r3, #12]
 8009d4c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009d50:	d908      	bls.n	8009d64 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	685a      	ldr	r2, [r3, #4]
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009d60:	605a      	str	r2, [r3, #4]
 8009d62:	e007      	b.n	8009d74 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	685a      	ldr	r2, [r3, #4]
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009d72:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	689b      	ldr	r3, [r3, #8]
 8009d78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009d7c:	d10f      	bne.n	8009d9e <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	681a      	ldr	r2, [r3, #0]
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009d8c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	681a      	ldr	r2, [r3, #0]
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009d9c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009da8:	2b40      	cmp	r3, #64	; 0x40
 8009daa:	d007      	beq.n	8009dbc <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	681a      	ldr	r2, [r3, #0]
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009dba:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	68db      	ldr	r3, [r3, #12]
 8009dc0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009dc4:	d867      	bhi.n	8009e96 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009dc6:	e030      	b.n	8009e2a <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	689b      	ldr	r3, [r3, #8]
 8009dce:	f003 0301 	and.w	r3, r3, #1
 8009dd2:	2b01      	cmp	r3, #1
 8009dd4:	d117      	bne.n	8009e06 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	f103 020c 	add.w	r2, r3, #12
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009de2:	7812      	ldrb	r2, [r2, #0]
 8009de4:	b2d2      	uxtb	r2, r2
 8009de6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dec:	1c5a      	adds	r2, r3, #1
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009df8:	b29b      	uxth	r3, r3
 8009dfa:	3b01      	subs	r3, #1
 8009dfc:	b29a      	uxth	r2, r3
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8009e04:	e011      	b.n	8009e2a <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009e06:	f7fc fd35 	bl	8006874 <HAL_GetTick>
 8009e0a:	4602      	mov	r2, r0
 8009e0c:	693b      	ldr	r3, [r7, #16]
 8009e0e:	1ad3      	subs	r3, r2, r3
 8009e10:	683a      	ldr	r2, [r7, #0]
 8009e12:	429a      	cmp	r2, r3
 8009e14:	d803      	bhi.n	8009e1e <HAL_SPI_Receive+0x19c>
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e1c:	d102      	bne.n	8009e24 <HAL_SPI_Receive+0x1a2>
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d102      	bne.n	8009e2a <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8009e24:	2303      	movs	r3, #3
 8009e26:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009e28:	e04e      	b.n	8009ec8 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009e30:	b29b      	uxth	r3, r3
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d1c8      	bne.n	8009dc8 <HAL_SPI_Receive+0x146>
 8009e36:	e034      	b.n	8009ea2 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	689b      	ldr	r3, [r3, #8]
 8009e3e:	f003 0301 	and.w	r3, r3, #1
 8009e42:	2b01      	cmp	r3, #1
 8009e44:	d115      	bne.n	8009e72 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	68da      	ldr	r2, [r3, #12]
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e50:	b292      	uxth	r2, r2
 8009e52:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e58:	1c9a      	adds	r2, r3, #2
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009e64:	b29b      	uxth	r3, r3
 8009e66:	3b01      	subs	r3, #1
 8009e68:	b29a      	uxth	r2, r3
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8009e70:	e011      	b.n	8009e96 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009e72:	f7fc fcff 	bl	8006874 <HAL_GetTick>
 8009e76:	4602      	mov	r2, r0
 8009e78:	693b      	ldr	r3, [r7, #16]
 8009e7a:	1ad3      	subs	r3, r2, r3
 8009e7c:	683a      	ldr	r2, [r7, #0]
 8009e7e:	429a      	cmp	r2, r3
 8009e80:	d803      	bhi.n	8009e8a <HAL_SPI_Receive+0x208>
 8009e82:	683b      	ldr	r3, [r7, #0]
 8009e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e88:	d102      	bne.n	8009e90 <HAL_SPI_Receive+0x20e>
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d102      	bne.n	8009e96 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8009e90:	2303      	movs	r3, #3
 8009e92:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009e94:	e018      	b.n	8009ec8 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009e9c:	b29b      	uxth	r3, r3
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d1ca      	bne.n	8009e38 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009ea2:	693a      	ldr	r2, [r7, #16]
 8009ea4:	6839      	ldr	r1, [r7, #0]
 8009ea6:	68f8      	ldr	r0, [r7, #12]
 8009ea8:	f001 f802 	bl	800aeb0 <SPI_EndRxTransaction>
 8009eac:	4603      	mov	r3, r0
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d002      	beq.n	8009eb8 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	2220      	movs	r2, #32
 8009eb6:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d002      	beq.n	8009ec6 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	75fb      	strb	r3, [r7, #23]
 8009ec4:	e000      	b.n	8009ec8 <HAL_SPI_Receive+0x246>
  }

error :
 8009ec6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	2201      	movs	r2, #1
 8009ecc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8009ed8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009eda:	4618      	mov	r0, r3
 8009edc:	3718      	adds	r7, #24
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	bd80      	pop	{r7, pc}

08009ee2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009ee2:	b580      	push	{r7, lr}
 8009ee4:	b08a      	sub	sp, #40	; 0x28
 8009ee6:	af00      	add	r7, sp, #0
 8009ee8:	60f8      	str	r0, [r7, #12]
 8009eea:	60b9      	str	r1, [r7, #8]
 8009eec:	607a      	str	r2, [r7, #4]
 8009eee:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009ef0:	2301      	movs	r3, #1
 8009ef2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009f00:	2b01      	cmp	r3, #1
 8009f02:	d101      	bne.n	8009f08 <HAL_SPI_TransmitReceive+0x26>
 8009f04:	2302      	movs	r3, #2
 8009f06:	e1fb      	b.n	800a300 <HAL_SPI_TransmitReceive+0x41e>
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	2201      	movs	r2, #1
 8009f0c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009f10:	f7fc fcb0 	bl	8006874 <HAL_GetTick>
 8009f14:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009f1c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	685b      	ldr	r3, [r3, #4]
 8009f22:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8009f24:	887b      	ldrh	r3, [r7, #2]
 8009f26:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8009f28:	887b      	ldrh	r3, [r7, #2]
 8009f2a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009f2c:	7efb      	ldrb	r3, [r7, #27]
 8009f2e:	2b01      	cmp	r3, #1
 8009f30:	d00e      	beq.n	8009f50 <HAL_SPI_TransmitReceive+0x6e>
 8009f32:	697b      	ldr	r3, [r7, #20]
 8009f34:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009f38:	d106      	bne.n	8009f48 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	689b      	ldr	r3, [r3, #8]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d102      	bne.n	8009f48 <HAL_SPI_TransmitReceive+0x66>
 8009f42:	7efb      	ldrb	r3, [r7, #27]
 8009f44:	2b04      	cmp	r3, #4
 8009f46:	d003      	beq.n	8009f50 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8009f48:	2302      	movs	r3, #2
 8009f4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8009f4e:	e1cd      	b.n	800a2ec <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d005      	beq.n	8009f62 <HAL_SPI_TransmitReceive+0x80>
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d002      	beq.n	8009f62 <HAL_SPI_TransmitReceive+0x80>
 8009f5c:	887b      	ldrh	r3, [r7, #2]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d103      	bne.n	8009f6a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8009f62:	2301      	movs	r3, #1
 8009f64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8009f68:	e1c0      	b.n	800a2ec <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009f70:	b2db      	uxtb	r3, r3
 8009f72:	2b04      	cmp	r3, #4
 8009f74:	d003      	beq.n	8009f7e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	2205      	movs	r2, #5
 8009f7a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	2200      	movs	r2, #0
 8009f82:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	687a      	ldr	r2, [r7, #4]
 8009f88:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	887a      	ldrh	r2, [r7, #2]
 8009f8e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	887a      	ldrh	r2, [r7, #2]
 8009f96:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	68ba      	ldr	r2, [r7, #8]
 8009f9e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	887a      	ldrh	r2, [r7, #2]
 8009fa4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	887a      	ldrh	r2, [r7, #2]
 8009faa:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	2200      	movs	r2, #0
 8009fb0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	68db      	ldr	r3, [r3, #12]
 8009fbc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009fc0:	d802      	bhi.n	8009fc8 <HAL_SPI_TransmitReceive+0xe6>
 8009fc2:	8a3b      	ldrh	r3, [r7, #16]
 8009fc4:	2b01      	cmp	r3, #1
 8009fc6:	d908      	bls.n	8009fda <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	685a      	ldr	r2, [r3, #4]
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009fd6:	605a      	str	r2, [r3, #4]
 8009fd8:	e007      	b.n	8009fea <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	685a      	ldr	r2, [r3, #4]
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009fe8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ff4:	2b40      	cmp	r3, #64	; 0x40
 8009ff6:	d007      	beq.n	800a008 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	681a      	ldr	r2, [r3, #0]
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a006:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	68db      	ldr	r3, [r3, #12]
 800a00c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a010:	d97c      	bls.n	800a10c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	685b      	ldr	r3, [r3, #4]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d002      	beq.n	800a020 <HAL_SPI_TransmitReceive+0x13e>
 800a01a:	8a7b      	ldrh	r3, [r7, #18]
 800a01c:	2b01      	cmp	r3, #1
 800a01e:	d169      	bne.n	800a0f4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a024:	881a      	ldrh	r2, [r3, #0]
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a030:	1c9a      	adds	r2, r3, #2
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a03a:	b29b      	uxth	r3, r3
 800a03c:	3b01      	subs	r3, #1
 800a03e:	b29a      	uxth	r2, r3
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a044:	e056      	b.n	800a0f4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	689b      	ldr	r3, [r3, #8]
 800a04c:	f003 0302 	and.w	r3, r3, #2
 800a050:	2b02      	cmp	r3, #2
 800a052:	d11b      	bne.n	800a08c <HAL_SPI_TransmitReceive+0x1aa>
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a058:	b29b      	uxth	r3, r3
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d016      	beq.n	800a08c <HAL_SPI_TransmitReceive+0x1aa>
 800a05e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a060:	2b01      	cmp	r3, #1
 800a062:	d113      	bne.n	800a08c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a068:	881a      	ldrh	r2, [r3, #0]
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a074:	1c9a      	adds	r2, r3, #2
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a07e:	b29b      	uxth	r3, r3
 800a080:	3b01      	subs	r3, #1
 800a082:	b29a      	uxth	r2, r3
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a088:	2300      	movs	r3, #0
 800a08a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	689b      	ldr	r3, [r3, #8]
 800a092:	f003 0301 	and.w	r3, r3, #1
 800a096:	2b01      	cmp	r3, #1
 800a098:	d11c      	bne.n	800a0d4 <HAL_SPI_TransmitReceive+0x1f2>
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a0a0:	b29b      	uxth	r3, r3
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d016      	beq.n	800a0d4 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	68da      	ldr	r2, [r3, #12]
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0b0:	b292      	uxth	r2, r2
 800a0b2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0b8:	1c9a      	adds	r2, r3, #2
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a0c4:	b29b      	uxth	r3, r3
 800a0c6:	3b01      	subs	r3, #1
 800a0c8:	b29a      	uxth	r2, r3
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a0d4:	f7fc fbce 	bl	8006874 <HAL_GetTick>
 800a0d8:	4602      	mov	r2, r0
 800a0da:	69fb      	ldr	r3, [r7, #28]
 800a0dc:	1ad3      	subs	r3, r2, r3
 800a0de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a0e0:	429a      	cmp	r2, r3
 800a0e2:	d807      	bhi.n	800a0f4 <HAL_SPI_TransmitReceive+0x212>
 800a0e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0ea:	d003      	beq.n	800a0f4 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800a0ec:	2303      	movs	r3, #3
 800a0ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800a0f2:	e0fb      	b.n	800a2ec <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a0f8:	b29b      	uxth	r3, r3
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d1a3      	bne.n	800a046 <HAL_SPI_TransmitReceive+0x164>
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a104:	b29b      	uxth	r3, r3
 800a106:	2b00      	cmp	r3, #0
 800a108:	d19d      	bne.n	800a046 <HAL_SPI_TransmitReceive+0x164>
 800a10a:	e0df      	b.n	800a2cc <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	685b      	ldr	r3, [r3, #4]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d003      	beq.n	800a11c <HAL_SPI_TransmitReceive+0x23a>
 800a114:	8a7b      	ldrh	r3, [r7, #18]
 800a116:	2b01      	cmp	r3, #1
 800a118:	f040 80cb 	bne.w	800a2b2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a120:	b29b      	uxth	r3, r3
 800a122:	2b01      	cmp	r3, #1
 800a124:	d912      	bls.n	800a14c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a12a:	881a      	ldrh	r2, [r3, #0]
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a136:	1c9a      	adds	r2, r3, #2
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a140:	b29b      	uxth	r3, r3
 800a142:	3b02      	subs	r3, #2
 800a144:	b29a      	uxth	r2, r3
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a14a:	e0b2      	b.n	800a2b2 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	330c      	adds	r3, #12
 800a156:	7812      	ldrb	r2, [r2, #0]
 800a158:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a15e:	1c5a      	adds	r2, r3, #1
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a168:	b29b      	uxth	r3, r3
 800a16a:	3b01      	subs	r3, #1
 800a16c:	b29a      	uxth	r2, r3
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a172:	e09e      	b.n	800a2b2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	689b      	ldr	r3, [r3, #8]
 800a17a:	f003 0302 	and.w	r3, r3, #2
 800a17e:	2b02      	cmp	r3, #2
 800a180:	d134      	bne.n	800a1ec <HAL_SPI_TransmitReceive+0x30a>
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a186:	b29b      	uxth	r3, r3
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d02f      	beq.n	800a1ec <HAL_SPI_TransmitReceive+0x30a>
 800a18c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a18e:	2b01      	cmp	r3, #1
 800a190:	d12c      	bne.n	800a1ec <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a196:	b29b      	uxth	r3, r3
 800a198:	2b01      	cmp	r3, #1
 800a19a:	d912      	bls.n	800a1c2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1a0:	881a      	ldrh	r2, [r3, #0]
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1ac:	1c9a      	adds	r2, r3, #2
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a1b6:	b29b      	uxth	r3, r3
 800a1b8:	3b02      	subs	r3, #2
 800a1ba:	b29a      	uxth	r2, r3
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a1c0:	e012      	b.n	800a1e8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	330c      	adds	r3, #12
 800a1cc:	7812      	ldrb	r2, [r2, #0]
 800a1ce:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1d4:	1c5a      	adds	r2, r3, #1
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a1de:	b29b      	uxth	r3, r3
 800a1e0:	3b01      	subs	r3, #1
 800a1e2:	b29a      	uxth	r2, r3
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	689b      	ldr	r3, [r3, #8]
 800a1f2:	f003 0301 	and.w	r3, r3, #1
 800a1f6:	2b01      	cmp	r3, #1
 800a1f8:	d148      	bne.n	800a28c <HAL_SPI_TransmitReceive+0x3aa>
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a200:	b29b      	uxth	r3, r3
 800a202:	2b00      	cmp	r3, #0
 800a204:	d042      	beq.n	800a28c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a20c:	b29b      	uxth	r3, r3
 800a20e:	2b01      	cmp	r3, #1
 800a210:	d923      	bls.n	800a25a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	68da      	ldr	r2, [r3, #12]
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a21c:	b292      	uxth	r2, r2
 800a21e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a224:	1c9a      	adds	r2, r3, #2
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a230:	b29b      	uxth	r3, r3
 800a232:	3b02      	subs	r3, #2
 800a234:	b29a      	uxth	r2, r3
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a242:	b29b      	uxth	r3, r3
 800a244:	2b01      	cmp	r3, #1
 800a246:	d81f      	bhi.n	800a288 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	685a      	ldr	r2, [r3, #4]
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a256:	605a      	str	r2, [r3, #4]
 800a258:	e016      	b.n	800a288 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	f103 020c 	add.w	r2, r3, #12
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a266:	7812      	ldrb	r2, [r2, #0]
 800a268:	b2d2      	uxtb	r2, r2
 800a26a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a270:	1c5a      	adds	r2, r3, #1
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a27c:	b29b      	uxth	r3, r3
 800a27e:	3b01      	subs	r3, #1
 800a280:	b29a      	uxth	r2, r3
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a288:	2301      	movs	r3, #1
 800a28a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a28c:	f7fc faf2 	bl	8006874 <HAL_GetTick>
 800a290:	4602      	mov	r2, r0
 800a292:	69fb      	ldr	r3, [r7, #28]
 800a294:	1ad3      	subs	r3, r2, r3
 800a296:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a298:	429a      	cmp	r2, r3
 800a29a:	d803      	bhi.n	800a2a4 <HAL_SPI_TransmitReceive+0x3c2>
 800a29c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a29e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2a2:	d102      	bne.n	800a2aa <HAL_SPI_TransmitReceive+0x3c8>
 800a2a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d103      	bne.n	800a2b2 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800a2aa:	2303      	movs	r3, #3
 800a2ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800a2b0:	e01c      	b.n	800a2ec <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a2b6:	b29b      	uxth	r3, r3
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	f47f af5b 	bne.w	800a174 <HAL_SPI_TransmitReceive+0x292>
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a2c4:	b29b      	uxth	r3, r3
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	f47f af54 	bne.w	800a174 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a2cc:	69fa      	ldr	r2, [r7, #28]
 800a2ce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a2d0:	68f8      	ldr	r0, [r7, #12]
 800a2d2:	f000 fe45 	bl	800af60 <SPI_EndRxTxTransaction>
 800a2d6:	4603      	mov	r3, r0
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d006      	beq.n	800a2ea <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800a2dc:	2301      	movs	r3, #1
 800a2de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	2220      	movs	r2, #32
 800a2e6:	661a      	str	r2, [r3, #96]	; 0x60
 800a2e8:	e000      	b.n	800a2ec <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800a2ea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	2201      	movs	r2, #1
 800a2f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800a2fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800a300:	4618      	mov	r0, r3
 800a302:	3728      	adds	r7, #40	; 0x28
 800a304:	46bd      	mov	sp, r7
 800a306:	bd80      	pop	{r7, pc}

0800a308 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800a308:	b480      	push	{r7}
 800a30a:	b087      	sub	sp, #28
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	60f8      	str	r0, [r7, #12]
 800a310:	60b9      	str	r1, [r7, #8]
 800a312:	4613      	mov	r3, r2
 800a314:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a316:	2300      	movs	r3, #0
 800a318:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800a320:	2b01      	cmp	r3, #1
 800a322:	d101      	bne.n	800a328 <HAL_SPI_Transmit_IT+0x20>
 800a324:	2302      	movs	r3, #2
 800a326:	e072      	b.n	800a40e <HAL_SPI_Transmit_IT+0x106>
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	2201      	movs	r2, #1
 800a32c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if ((pData == NULL) || (Size == 0U))
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d002      	beq.n	800a33c <HAL_SPI_Transmit_IT+0x34>
 800a336:	88fb      	ldrh	r3, [r7, #6]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d102      	bne.n	800a342 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 800a33c:	2301      	movs	r3, #1
 800a33e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a340:	e060      	b.n	800a404 <HAL_SPI_Transmit_IT+0xfc>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a348:	b2db      	uxtb	r3, r3
 800a34a:	2b01      	cmp	r3, #1
 800a34c:	d002      	beq.n	800a354 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 800a34e:	2302      	movs	r3, #2
 800a350:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a352:	e057      	b.n	800a404 <HAL_SPI_Transmit_IT+0xfc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	2203      	movs	r2, #3
 800a358:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	2200      	movs	r2, #0
 800a360:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	68ba      	ldr	r2, [r7, #8]
 800a366:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	88fa      	ldrh	r2, [r7, #6]
 800a36c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	88fa      	ldrh	r2, [r7, #6]
 800a372:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	2200      	movs	r2, #0
 800a378:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	2200      	movs	r2, #0
 800a37e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	2200      	movs	r2, #0
 800a386:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxISR       = NULL;
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	2200      	movs	r2, #0
 800a38e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	68db      	ldr	r3, [r3, #12]
 800a394:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a398:	d903      	bls.n	800a3a2 <HAL_SPI_Transmit_IT+0x9a>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	4a1f      	ldr	r2, [pc, #124]	; (800a41c <HAL_SPI_Transmit_IT+0x114>)
 800a39e:	651a      	str	r2, [r3, #80]	; 0x50
 800a3a0:	e002      	b.n	800a3a8 <HAL_SPI_Transmit_IT+0xa0>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	4a1e      	ldr	r2, [pc, #120]	; (800a420 <HAL_SPI_Transmit_IT+0x118>)
 800a3a6:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	689b      	ldr	r3, [r3, #8]
 800a3ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a3b0:	d10f      	bne.n	800a3d2 <HAL_SPI_Transmit_IT+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	681a      	ldr	r2, [r3, #0]
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a3c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	681a      	ldr	r2, [r3, #0]
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a3d0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	685a      	ldr	r2, [r3, #4]
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800a3e0:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3ec:	2b40      	cmp	r3, #64	; 0x40
 800a3ee:	d008      	beq.n	800a402 <HAL_SPI_Transmit_IT+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	681a      	ldr	r2, [r3, #0]
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a3fe:	601a      	str	r2, [r3, #0]
 800a400:	e000      	b.n	800a404 <HAL_SPI_Transmit_IT+0xfc>
  }

error :
 800a402:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	2200      	movs	r2, #0
 800a408:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800a40c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a40e:	4618      	mov	r0, r3
 800a410:	371c      	adds	r7, #28
 800a412:	46bd      	mov	sp, r7
 800a414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a418:	4770      	bx	lr
 800a41a:	bf00      	nop
 800a41c:	0800ac2f 	.word	0x0800ac2f
 800a420:	0800abe9 	.word	0x0800abe9

0800a424 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b086      	sub	sp, #24
 800a428:	af00      	add	r7, sp, #0
 800a42a:	60f8      	str	r0, [r7, #12]
 800a42c:	60b9      	str	r1, [r7, #8]
 800a42e:	4613      	mov	r3, r2
 800a430:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a432:	2300      	movs	r3, #0
 800a434:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	689b      	ldr	r3, [r3, #8]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d110      	bne.n	800a460 <HAL_SPI_Receive_IT+0x3c>
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	685b      	ldr	r3, [r3, #4]
 800a442:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a446:	d10b      	bne.n	800a460 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	2204      	movs	r2, #4
 800a44c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800a450:	88fb      	ldrh	r3, [r7, #6]
 800a452:	68ba      	ldr	r2, [r7, #8]
 800a454:	68b9      	ldr	r1, [r7, #8]
 800a456:	68f8      	ldr	r0, [r7, #12]
 800a458:	f000 f894 	bl	800a584 <HAL_SPI_TransmitReceive_IT>
 800a45c:	4603      	mov	r3, r0
 800a45e:	e089      	b.n	800a574 <HAL_SPI_Receive_IT+0x150>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800a466:	2b01      	cmp	r3, #1
 800a468:	d101      	bne.n	800a46e <HAL_SPI_Receive_IT+0x4a>
 800a46a:	2302      	movs	r3, #2
 800a46c:	e082      	b.n	800a574 <HAL_SPI_Receive_IT+0x150>
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	2201      	movs	r2, #1
 800a472:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a47c:	b2db      	uxtb	r3, r3
 800a47e:	2b01      	cmp	r3, #1
 800a480:	d002      	beq.n	800a488 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800a482:	2302      	movs	r3, #2
 800a484:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a486:	e070      	b.n	800a56a <HAL_SPI_Receive_IT+0x146>
  }

  if ((pData == NULL) || (Size == 0U))
 800a488:	68bb      	ldr	r3, [r7, #8]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d002      	beq.n	800a494 <HAL_SPI_Receive_IT+0x70>
 800a48e:	88fb      	ldrh	r3, [r7, #6]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d102      	bne.n	800a49a <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 800a494:	2301      	movs	r3, #1
 800a496:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a498:	e067      	b.n	800a56a <HAL_SPI_Receive_IT+0x146>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	2204      	movs	r2, #4
 800a49e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	2200      	movs	r2, #0
 800a4a6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	68ba      	ldr	r2, [r7, #8]
 800a4ac:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	88fa      	ldrh	r2, [r7, #6]
 800a4b2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	88fa      	ldrh	r2, [r7, #6]
 800a4ba:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	68db      	ldr	r3, [r3, #12]
 800a4da:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a4de:	d90b      	bls.n	800a4f8 <HAL_SPI_Receive_IT+0xd4>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	685a      	ldr	r2, [r3, #4]
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a4ee:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	4a22      	ldr	r2, [pc, #136]	; (800a57c <HAL_SPI_Receive_IT+0x158>)
 800a4f4:	64da      	str	r2, [r3, #76]	; 0x4c
 800a4f6:	e00a      	b.n	800a50e <HAL_SPI_Receive_IT+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	685a      	ldr	r2, [r3, #4]
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a506:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	4a1d      	ldr	r2, [pc, #116]	; (800a580 <HAL_SPI_Receive_IT+0x15c>)
 800a50c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	689b      	ldr	r3, [r3, #8]
 800a512:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a516:	d10f      	bne.n	800a538 <HAL_SPI_Receive_IT+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	681a      	ldr	r2, [r3, #0]
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a526:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	681a      	ldr	r2, [r3, #0]
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a536:	601a      	str	r2, [r3, #0]
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	685a      	ldr	r2, [r3, #4]
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800a546:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a552:	2b40      	cmp	r3, #64	; 0x40
 800a554:	d008      	beq.n	800a568 <HAL_SPI_Receive_IT+0x144>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	681a      	ldr	r2, [r3, #0]
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a564:	601a      	str	r2, [r3, #0]
 800a566:	e000      	b.n	800a56a <HAL_SPI_Receive_IT+0x146>
  }

error :
 800a568:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	2200      	movs	r2, #0
 800a56e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800a572:	7dfb      	ldrb	r3, [r7, #23]
}
 800a574:	4618      	mov	r0, r3
 800a576:	3718      	adds	r7, #24
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}
 800a57c:	0800ab9d 	.word	0x0800ab9d
 800a580:	0800ab4d 	.word	0x0800ab4d

0800a584 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 800a584:	b480      	push	{r7}
 800a586:	b087      	sub	sp, #28
 800a588:	af00      	add	r7, sp, #0
 800a58a:	60f8      	str	r0, [r7, #12]
 800a58c:	60b9      	str	r1, [r7, #8]
 800a58e:	607a      	str	r2, [r7, #4]
 800a590:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a592:	2300      	movs	r3, #0
 800a594:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800a59c:	2b01      	cmp	r3, #1
 800a59e:	d101      	bne.n	800a5a4 <HAL_SPI_TransmitReceive_IT+0x20>
 800a5a0:	2302      	movs	r3, #2
 800a5a2:	e091      	b.n	800a6c8 <HAL_SPI_TransmitReceive_IT+0x144>
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	2201      	movs	r2, #1
 800a5a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a5b2:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	685b      	ldr	r3, [r3, #4]
 800a5b8:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a5ba:	7dbb      	ldrb	r3, [r7, #22]
 800a5bc:	2b01      	cmp	r3, #1
 800a5be:	d00d      	beq.n	800a5dc <HAL_SPI_TransmitReceive_IT+0x58>
 800a5c0:	693b      	ldr	r3, [r7, #16]
 800a5c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a5c6:	d106      	bne.n	800a5d6 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	689b      	ldr	r3, [r3, #8]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d102      	bne.n	800a5d6 <HAL_SPI_TransmitReceive_IT+0x52>
 800a5d0:	7dbb      	ldrb	r3, [r7, #22]
 800a5d2:	2b04      	cmp	r3, #4
 800a5d4:	d002      	beq.n	800a5dc <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800a5d6:	2302      	movs	r3, #2
 800a5d8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a5da:	e070      	b.n	800a6be <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a5dc:	68bb      	ldr	r3, [r7, #8]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d005      	beq.n	800a5ee <HAL_SPI_TransmitReceive_IT+0x6a>
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d002      	beq.n	800a5ee <HAL_SPI_TransmitReceive_IT+0x6a>
 800a5e8:	887b      	ldrh	r3, [r7, #2]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d102      	bne.n	800a5f4 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800a5ee:	2301      	movs	r3, #1
 800a5f0:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a5f2:	e064      	b.n	800a6be <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a5fa:	b2db      	uxtb	r3, r3
 800a5fc:	2b04      	cmp	r3, #4
 800a5fe:	d003      	beq.n	800a608 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	2205      	movs	r2, #5
 800a604:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	2200      	movs	r2, #0
 800a60c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	68ba      	ldr	r2, [r7, #8]
 800a612:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	887a      	ldrh	r2, [r7, #2]
 800a618:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	887a      	ldrh	r2, [r7, #2]
 800a61e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	687a      	ldr	r2, [r7, #4]
 800a624:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	887a      	ldrh	r2, [r7, #2]
 800a62a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	887a      	ldrh	r2, [r7, #2]
 800a632:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	68db      	ldr	r3, [r3, #12]
 800a63a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a63e:	d906      	bls.n	800a64e <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	4a24      	ldr	r2, [pc, #144]	; (800a6d4 <HAL_SPI_TransmitReceive_IT+0x150>)
 800a644:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	4a23      	ldr	r2, [pc, #140]	; (800a6d8 <HAL_SPI_TransmitReceive_IT+0x154>)
 800a64a:	651a      	str	r2, [r3, #80]	; 0x50
 800a64c:	e005      	b.n	800a65a <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	4a22      	ldr	r2, [pc, #136]	; (800a6dc <HAL_SPI_TransmitReceive_IT+0x158>)
 800a652:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	4a22      	ldr	r2, [pc, #136]	; (800a6e0 <HAL_SPI_TransmitReceive_IT+0x15c>)
 800a658:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	68db      	ldr	r3, [r3, #12]
 800a65e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a662:	d802      	bhi.n	800a66a <HAL_SPI_TransmitReceive_IT+0xe6>
 800a664:	887b      	ldrh	r3, [r7, #2]
 800a666:	2b01      	cmp	r3, #1
 800a668:	d908      	bls.n	800a67c <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	685a      	ldr	r2, [r3, #4]
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a678:	605a      	str	r2, [r3, #4]
 800a67a:	e007      	b.n	800a68c <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	685a      	ldr	r2, [r3, #4]
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a68a:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	685a      	ldr	r2, [r3, #4]
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800a69a:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6a6:	2b40      	cmp	r3, #64	; 0x40
 800a6a8:	d008      	beq.n	800a6bc <HAL_SPI_TransmitReceive_IT+0x138>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	681a      	ldr	r2, [r3, #0]
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a6b8:	601a      	str	r2, [r3, #0]
 800a6ba:	e000      	b.n	800a6be <HAL_SPI_TransmitReceive_IT+0x13a>
  }

error :
 800a6bc:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800a6c6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	371c      	adds	r7, #28
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d2:	4770      	bx	lr
 800a6d4:	0800aa87 	.word	0x0800aa87
 800a6d8:	0800aaed 	.word	0x0800aaed
 800a6dc:	0800a937 	.word	0x0800a937
 800a6e0:	0800a9f5 	.word	0x0800a9f5

0800a6e4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b088      	sub	sp, #32
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	685b      	ldr	r3, [r3, #4]
 800a6f2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	689b      	ldr	r3, [r3, #8]
 800a6fa:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a6fc:	69bb      	ldr	r3, [r7, #24]
 800a6fe:	099b      	lsrs	r3, r3, #6
 800a700:	f003 0301 	and.w	r3, r3, #1
 800a704:	2b00      	cmp	r3, #0
 800a706:	d10f      	bne.n	800a728 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a708:	69bb      	ldr	r3, [r7, #24]
 800a70a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d00a      	beq.n	800a728 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a712:	69fb      	ldr	r3, [r7, #28]
 800a714:	099b      	lsrs	r3, r3, #6
 800a716:	f003 0301 	and.w	r3, r3, #1
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d004      	beq.n	800a728 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a722:	6878      	ldr	r0, [r7, #4]
 800a724:	4798      	blx	r3
    return;
 800a726:	e0d7      	b.n	800a8d8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a728:	69bb      	ldr	r3, [r7, #24]
 800a72a:	085b      	lsrs	r3, r3, #1
 800a72c:	f003 0301 	and.w	r3, r3, #1
 800a730:	2b00      	cmp	r3, #0
 800a732:	d00a      	beq.n	800a74a <HAL_SPI_IRQHandler+0x66>
 800a734:	69fb      	ldr	r3, [r7, #28]
 800a736:	09db      	lsrs	r3, r3, #7
 800a738:	f003 0301 	and.w	r3, r3, #1
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d004      	beq.n	800a74a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a744:	6878      	ldr	r0, [r7, #4]
 800a746:	4798      	blx	r3
    return;
 800a748:	e0c6      	b.n	800a8d8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a74a:	69bb      	ldr	r3, [r7, #24]
 800a74c:	095b      	lsrs	r3, r3, #5
 800a74e:	f003 0301 	and.w	r3, r3, #1
 800a752:	2b00      	cmp	r3, #0
 800a754:	d10c      	bne.n	800a770 <HAL_SPI_IRQHandler+0x8c>
 800a756:	69bb      	ldr	r3, [r7, #24]
 800a758:	099b      	lsrs	r3, r3, #6
 800a75a:	f003 0301 	and.w	r3, r3, #1
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d106      	bne.n	800a770 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a762:	69bb      	ldr	r3, [r7, #24]
 800a764:	0a1b      	lsrs	r3, r3, #8
 800a766:	f003 0301 	and.w	r3, r3, #1
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	f000 80b4 	beq.w	800a8d8 <HAL_SPI_IRQHandler+0x1f4>
 800a770:	69fb      	ldr	r3, [r7, #28]
 800a772:	095b      	lsrs	r3, r3, #5
 800a774:	f003 0301 	and.w	r3, r3, #1
 800a778:	2b00      	cmp	r3, #0
 800a77a:	f000 80ad 	beq.w	800a8d8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a77e:	69bb      	ldr	r3, [r7, #24]
 800a780:	099b      	lsrs	r3, r3, #6
 800a782:	f003 0301 	and.w	r3, r3, #1
 800a786:	2b00      	cmp	r3, #0
 800a788:	d023      	beq.n	800a7d2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a790:	b2db      	uxtb	r3, r3
 800a792:	2b03      	cmp	r3, #3
 800a794:	d011      	beq.n	800a7ba <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a79a:	f043 0204 	orr.w	r2, r3, #4
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	617b      	str	r3, [r7, #20]
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	68db      	ldr	r3, [r3, #12]
 800a7ac:	617b      	str	r3, [r7, #20]
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	689b      	ldr	r3, [r3, #8]
 800a7b4:	617b      	str	r3, [r7, #20]
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	e00b      	b.n	800a7d2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	613b      	str	r3, [r7, #16]
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	68db      	ldr	r3, [r3, #12]
 800a7c4:	613b      	str	r3, [r7, #16]
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	689b      	ldr	r3, [r3, #8]
 800a7cc:	613b      	str	r3, [r7, #16]
 800a7ce:	693b      	ldr	r3, [r7, #16]
        return;
 800a7d0:	e082      	b.n	800a8d8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a7d2:	69bb      	ldr	r3, [r7, #24]
 800a7d4:	095b      	lsrs	r3, r3, #5
 800a7d6:	f003 0301 	and.w	r3, r3, #1
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d014      	beq.n	800a808 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a7e2:	f043 0201 	orr.w	r2, r3, #1
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	60fb      	str	r3, [r7, #12]
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	689b      	ldr	r3, [r3, #8]
 800a7f4:	60fb      	str	r3, [r7, #12]
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	681a      	ldr	r2, [r3, #0]
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a804:	601a      	str	r2, [r3, #0]
 800a806:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a808:	69bb      	ldr	r3, [r7, #24]
 800a80a:	0a1b      	lsrs	r3, r3, #8
 800a80c:	f003 0301 	and.w	r3, r3, #1
 800a810:	2b00      	cmp	r3, #0
 800a812:	d00c      	beq.n	800a82e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a818:	f043 0208 	orr.w	r2, r3, #8
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a820:	2300      	movs	r3, #0
 800a822:	60bb      	str	r3, [r7, #8]
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	689b      	ldr	r3, [r3, #8]
 800a82a:	60bb      	str	r3, [r7, #8]
 800a82c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a832:	2b00      	cmp	r3, #0
 800a834:	d04f      	beq.n	800a8d6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	685a      	ldr	r2, [r3, #4]
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a844:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	2201      	movs	r2, #1
 800a84a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a84e:	69fb      	ldr	r3, [r7, #28]
 800a850:	f003 0302 	and.w	r3, r3, #2
 800a854:	2b00      	cmp	r3, #0
 800a856:	d104      	bne.n	800a862 <HAL_SPI_IRQHandler+0x17e>
 800a858:	69fb      	ldr	r3, [r7, #28]
 800a85a:	f003 0301 	and.w	r3, r3, #1
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d034      	beq.n	800a8cc <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	685a      	ldr	r2, [r3, #4]
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	f022 0203 	bic.w	r2, r2, #3
 800a870:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a876:	2b00      	cmp	r3, #0
 800a878:	d011      	beq.n	800a89e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a87e:	4a18      	ldr	r2, [pc, #96]	; (800a8e0 <HAL_SPI_IRQHandler+0x1fc>)
 800a880:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a886:	4618      	mov	r0, r3
 800a888:	f7fc fa42 	bl	8006d10 <HAL_DMA_Abort_IT>
 800a88c:	4603      	mov	r3, r0
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d005      	beq.n	800a89e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a896:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d016      	beq.n	800a8d4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8aa:	4a0d      	ldr	r2, [pc, #52]	; (800a8e0 <HAL_SPI_IRQHandler+0x1fc>)
 800a8ac:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	f7fc fa2c 	bl	8006d10 <HAL_DMA_Abort_IT>
 800a8b8:	4603      	mov	r3, r0
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d00a      	beq.n	800a8d4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a8c2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800a8ca:	e003      	b.n	800a8d4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a8cc:	6878      	ldr	r0, [r7, #4]
 800a8ce:	f000 f813 	bl	800a8f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a8d2:	e000      	b.n	800a8d6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800a8d4:	bf00      	nop
    return;
 800a8d6:	bf00      	nop
  }
}
 800a8d8:	3720      	adds	r7, #32
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	bd80      	pop	{r7, pc}
 800a8de:	bf00      	nop
 800a8e0:	0800a90d 	.word	0x0800a90d

0800a8e4 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	b083      	sub	sp, #12
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800a8ec:	bf00      	nop
 800a8ee:	370c      	adds	r7, #12
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f6:	4770      	bx	lr

0800a8f8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a8f8:	b480      	push	{r7}
 800a8fa:	b083      	sub	sp, #12
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a900:	bf00      	nop
 800a902:	370c      	adds	r7, #12
 800a904:	46bd      	mov	sp, r7
 800a906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90a:	4770      	bx	lr

0800a90c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a90c:	b580      	push	{r7, lr}
 800a90e:	b084      	sub	sp, #16
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a918:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	2200      	movs	r2, #0
 800a91e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	2200      	movs	r2, #0
 800a926:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a928:	68f8      	ldr	r0, [r7, #12]
 800a92a:	f7ff ffe5 	bl	800a8f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a92e:	bf00      	nop
 800a930:	3710      	adds	r7, #16
 800a932:	46bd      	mov	sp, r7
 800a934:	bd80      	pop	{r7, pc}

0800a936 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a936:	b580      	push	{r7, lr}
 800a938:	b082      	sub	sp, #8
 800a93a:	af00      	add	r7, sp, #0
 800a93c:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a944:	b29b      	uxth	r3, r3
 800a946:	2b01      	cmp	r3, #1
 800a948:	d923      	bls.n	800a992 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	68da      	ldr	r2, [r3, #12]
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a954:	b292      	uxth	r2, r2
 800a956:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a95c:	1c9a      	adds	r2, r3, #2
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a968:	b29b      	uxth	r3, r3
 800a96a:	3b02      	subs	r3, #2
 800a96c:	b29a      	uxth	r2, r3
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a97a:	b29b      	uxth	r3, r3
 800a97c:	2b01      	cmp	r3, #1
 800a97e:	d11f      	bne.n	800a9c0 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	685a      	ldr	r2, [r3, #4]
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a98e:	605a      	str	r2, [r3, #4]
 800a990:	e016      	b.n	800a9c0 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	f103 020c 	add.w	r2, r3, #12
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a99e:	7812      	ldrb	r2, [r2, #0]
 800a9a0:	b2d2      	uxtb	r2, r2
 800a9a2:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9a8:	1c5a      	adds	r2, r3, #1
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a9b4:	b29b      	uxth	r3, r3
 800a9b6:	3b01      	subs	r3, #1
 800a9b8:	b29a      	uxth	r2, r3
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a9c6:	b29b      	uxth	r3, r3
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d10f      	bne.n	800a9ec <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	685a      	ldr	r2, [r3, #4]
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a9da:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a9e0:	b29b      	uxth	r3, r3
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d102      	bne.n	800a9ec <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f000 fb00 	bl	800afec <SPI_CloseRxTx_ISR>
    }
  }
}
 800a9ec:	bf00      	nop
 800a9ee:	3708      	adds	r7, #8
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	bd80      	pop	{r7, pc}

0800a9f4 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b082      	sub	sp, #8
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa00:	b29b      	uxth	r3, r3
 800aa02:	2b01      	cmp	r3, #1
 800aa04:	d912      	bls.n	800aa2c <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa0a:	881a      	ldrh	r2, [r3, #0]
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa16:	1c9a      	adds	r2, r3, #2
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa20:	b29b      	uxth	r3, r3
 800aa22:	3b02      	subs	r3, #2
 800aa24:	b29a      	uxth	r2, r3
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	87da      	strh	r2, [r3, #62]	; 0x3e
 800aa2a:	e012      	b.n	800aa52 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	330c      	adds	r3, #12
 800aa36:	7812      	ldrb	r2, [r2, #0]
 800aa38:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa3e:	1c5a      	adds	r2, r3, #1
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa48:	b29b      	uxth	r3, r3
 800aa4a:	3b01      	subs	r3, #1
 800aa4c:	b29a      	uxth	r2, r3
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa56:	b29b      	uxth	r3, r3
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d110      	bne.n	800aa7e <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	685a      	ldr	r2, [r3, #4]
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800aa6a:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800aa72:	b29b      	uxth	r3, r3
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d102      	bne.n	800aa7e <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f000 fab7 	bl	800afec <SPI_CloseRxTx_ISR>
    }
  }
}
 800aa7e:	bf00      	nop
 800aa80:	3708      	adds	r7, #8
 800aa82:	46bd      	mov	sp, r7
 800aa84:	bd80      	pop	{r7, pc}

0800aa86 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800aa86:	b580      	push	{r7, lr}
 800aa88:	b082      	sub	sp, #8
 800aa8a:	af00      	add	r7, sp, #0
 800aa8c:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	68da      	ldr	r2, [r3, #12]
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa98:	b292      	uxth	r2, r2
 800aa9a:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aaa0:	1c9a      	adds	r2, r3, #2
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800aaac:	b29b      	uxth	r3, r3
 800aaae:	3b01      	subs	r3, #1
 800aab0:	b29a      	uxth	r2, r3
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800aabe:	b29b      	uxth	r3, r3
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d10f      	bne.n	800aae4 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	685a      	ldr	r2, [r3, #4]
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aad2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aad8:	b29b      	uxth	r3, r3
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d102      	bne.n	800aae4 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 800aade:	6878      	ldr	r0, [r7, #4]
 800aae0:	f000 fa84 	bl	800afec <SPI_CloseRxTx_ISR>
    }
  }
}
 800aae4:	bf00      	nop
 800aae6:	3708      	adds	r7, #8
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}

0800aaec <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b082      	sub	sp, #8
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aaf8:	881a      	ldrh	r2, [r3, #0]
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab04:	1c9a      	adds	r2, r3, #2
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab0e:	b29b      	uxth	r3, r3
 800ab10:	3b01      	subs	r3, #1
 800ab12:	b29a      	uxth	r2, r3
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab1c:	b29b      	uxth	r3, r3
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d110      	bne.n	800ab44 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	685a      	ldr	r2, [r3, #4]
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ab30:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ab38:	b29b      	uxth	r3, r3
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d102      	bne.n	800ab44 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f000 fa54 	bl	800afec <SPI_CloseRxTx_ISR>
    }
  }
}
 800ab44:	bf00      	nop
 800ab46:	3708      	adds	r7, #8
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	bd80      	pop	{r7, pc}

0800ab4c <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800ab4c:	b580      	push	{r7, lr}
 800ab4e:	b082      	sub	sp, #8
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	f103 020c 	add.w	r2, r3, #12
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab60:	7812      	ldrb	r2, [r2, #0]
 800ab62:	b2d2      	uxtb	r2, r2
 800ab64:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab6a:	1c5a      	adds	r2, r3, #1
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ab76:	b29b      	uxth	r3, r3
 800ab78:	3b01      	subs	r3, #1
 800ab7a:	b29a      	uxth	r2, r3
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ab88:	b29b      	uxth	r3, r3
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d102      	bne.n	800ab94 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800ab8e:	6878      	ldr	r0, [r7, #4]
 800ab90:	f000 fa6e 	bl	800b070 <SPI_CloseRx_ISR>
  }
}
 800ab94:	bf00      	nop
 800ab96:	3708      	adds	r7, #8
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	bd80      	pop	{r7, pc}

0800ab9c <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b082      	sub	sp, #8
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	68da      	ldr	r2, [r3, #12]
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abae:	b292      	uxth	r2, r2
 800abb0:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abb6:	1c9a      	adds	r2, r3, #2
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800abc2:	b29b      	uxth	r3, r3
 800abc4:	3b01      	subs	r3, #1
 800abc6:	b29a      	uxth	r2, r3
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800abd4:	b29b      	uxth	r3, r3
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d102      	bne.n	800abe0 <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800abda:	6878      	ldr	r0, [r7, #4]
 800abdc:	f000 fa48 	bl	800b070 <SPI_CloseRx_ISR>
  }
}
 800abe0:	bf00      	nop
 800abe2:	3708      	adds	r7, #8
 800abe4:	46bd      	mov	sp, r7
 800abe6:	bd80      	pop	{r7, pc}

0800abe8 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	b082      	sub	sp, #8
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	330c      	adds	r3, #12
 800abfa:	7812      	ldrb	r2, [r2, #0]
 800abfc:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac02:	1c5a      	adds	r2, r3, #1
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac0c:	b29b      	uxth	r3, r3
 800ac0e:	3b01      	subs	r3, #1
 800ac10:	b29a      	uxth	r2, r3
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac1a:	b29b      	uxth	r3, r3
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d102      	bne.n	800ac26 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800ac20:	6878      	ldr	r0, [r7, #4]
 800ac22:	f000 fa55 	bl	800b0d0 <SPI_CloseTx_ISR>
  }
}
 800ac26:	bf00      	nop
 800ac28:	3708      	adds	r7, #8
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	bd80      	pop	{r7, pc}

0800ac2e <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800ac2e:	b580      	push	{r7, lr}
 800ac30:	b082      	sub	sp, #8
 800ac32:	af00      	add	r7, sp, #0
 800ac34:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac3a:	881a      	ldrh	r2, [r3, #0]
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac46:	1c9a      	adds	r2, r3, #2
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac50:	b29b      	uxth	r3, r3
 800ac52:	3b01      	subs	r3, #1
 800ac54:	b29a      	uxth	r2, r3
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac5e:	b29b      	uxth	r3, r3
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d102      	bne.n	800ac6a <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800ac64:	6878      	ldr	r0, [r7, #4]
 800ac66:	f000 fa33 	bl	800b0d0 <SPI_CloseTx_ISR>
  }
}
 800ac6a:	bf00      	nop
 800ac6c:	3708      	adds	r7, #8
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	bd80      	pop	{r7, pc}
	...

0800ac74 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b088      	sub	sp, #32
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	60f8      	str	r0, [r7, #12]
 800ac7c:	60b9      	str	r1, [r7, #8]
 800ac7e:	603b      	str	r3, [r7, #0]
 800ac80:	4613      	mov	r3, r2
 800ac82:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ac84:	f7fb fdf6 	bl	8006874 <HAL_GetTick>
 800ac88:	4602      	mov	r2, r0
 800ac8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac8c:	1a9b      	subs	r3, r3, r2
 800ac8e:	683a      	ldr	r2, [r7, #0]
 800ac90:	4413      	add	r3, r2
 800ac92:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ac94:	f7fb fdee 	bl	8006874 <HAL_GetTick>
 800ac98:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ac9a:	4b39      	ldr	r3, [pc, #228]	; (800ad80 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	015b      	lsls	r3, r3, #5
 800aca0:	0d1b      	lsrs	r3, r3, #20
 800aca2:	69fa      	ldr	r2, [r7, #28]
 800aca4:	fb02 f303 	mul.w	r3, r2, r3
 800aca8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800acaa:	e054      	b.n	800ad56 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acb2:	d050      	beq.n	800ad56 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800acb4:	f7fb fdde 	bl	8006874 <HAL_GetTick>
 800acb8:	4602      	mov	r2, r0
 800acba:	69bb      	ldr	r3, [r7, #24]
 800acbc:	1ad3      	subs	r3, r2, r3
 800acbe:	69fa      	ldr	r2, [r7, #28]
 800acc0:	429a      	cmp	r2, r3
 800acc2:	d902      	bls.n	800acca <SPI_WaitFlagStateUntilTimeout+0x56>
 800acc4:	69fb      	ldr	r3, [r7, #28]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d13d      	bne.n	800ad46 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	685a      	ldr	r2, [r3, #4]
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800acd8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	685b      	ldr	r3, [r3, #4]
 800acde:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ace2:	d111      	bne.n	800ad08 <SPI_WaitFlagStateUntilTimeout+0x94>
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	689b      	ldr	r3, [r3, #8]
 800ace8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800acec:	d004      	beq.n	800acf8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	689b      	ldr	r3, [r3, #8]
 800acf2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800acf6:	d107      	bne.n	800ad08 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	681a      	ldr	r2, [r3, #0]
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ad06:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad10:	d10f      	bne.n	800ad32 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	681a      	ldr	r2, [r3, #0]
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ad20:	601a      	str	r2, [r3, #0]
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	681a      	ldr	r2, [r3, #0]
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ad30:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	2201      	movs	r2, #1
 800ad36:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800ad42:	2303      	movs	r3, #3
 800ad44:	e017      	b.n	800ad76 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ad46:	697b      	ldr	r3, [r7, #20]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d101      	bne.n	800ad50 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800ad50:	697b      	ldr	r3, [r7, #20]
 800ad52:	3b01      	subs	r3, #1
 800ad54:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	689a      	ldr	r2, [r3, #8]
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	4013      	ands	r3, r2
 800ad60:	68ba      	ldr	r2, [r7, #8]
 800ad62:	429a      	cmp	r2, r3
 800ad64:	bf0c      	ite	eq
 800ad66:	2301      	moveq	r3, #1
 800ad68:	2300      	movne	r3, #0
 800ad6a:	b2db      	uxtb	r3, r3
 800ad6c:	461a      	mov	r2, r3
 800ad6e:	79fb      	ldrb	r3, [r7, #7]
 800ad70:	429a      	cmp	r2, r3
 800ad72:	d19b      	bne.n	800acac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800ad74:	2300      	movs	r3, #0
}
 800ad76:	4618      	mov	r0, r3
 800ad78:	3720      	adds	r7, #32
 800ad7a:	46bd      	mov	sp, r7
 800ad7c:	bd80      	pop	{r7, pc}
 800ad7e:	bf00      	nop
 800ad80:	2000000c 	.word	0x2000000c

0800ad84 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b08a      	sub	sp, #40	; 0x28
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	60f8      	str	r0, [r7, #12]
 800ad8c:	60b9      	str	r1, [r7, #8]
 800ad8e:	607a      	str	r2, [r7, #4]
 800ad90:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800ad92:	2300      	movs	r3, #0
 800ad94:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800ad96:	f7fb fd6d 	bl	8006874 <HAL_GetTick>
 800ad9a:	4602      	mov	r2, r0
 800ad9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad9e:	1a9b      	subs	r3, r3, r2
 800ada0:	683a      	ldr	r2, [r7, #0]
 800ada2:	4413      	add	r3, r2
 800ada4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800ada6:	f7fb fd65 	bl	8006874 <HAL_GetTick>
 800adaa:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	330c      	adds	r3, #12
 800adb2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800adb4:	4b3d      	ldr	r3, [pc, #244]	; (800aeac <SPI_WaitFifoStateUntilTimeout+0x128>)
 800adb6:	681a      	ldr	r2, [r3, #0]
 800adb8:	4613      	mov	r3, r2
 800adba:	009b      	lsls	r3, r3, #2
 800adbc:	4413      	add	r3, r2
 800adbe:	00da      	lsls	r2, r3, #3
 800adc0:	1ad3      	subs	r3, r2, r3
 800adc2:	0d1b      	lsrs	r3, r3, #20
 800adc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800adc6:	fb02 f303 	mul.w	r3, r2, r3
 800adca:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800adcc:	e060      	b.n	800ae90 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800adce:	68bb      	ldr	r3, [r7, #8]
 800add0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800add4:	d107      	bne.n	800ade6 <SPI_WaitFifoStateUntilTimeout+0x62>
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d104      	bne.n	800ade6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800addc:	69fb      	ldr	r3, [r7, #28]
 800adde:	781b      	ldrb	r3, [r3, #0]
 800ade0:	b2db      	uxtb	r3, r3
 800ade2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800ade4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adec:	d050      	beq.n	800ae90 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800adee:	f7fb fd41 	bl	8006874 <HAL_GetTick>
 800adf2:	4602      	mov	r2, r0
 800adf4:	6a3b      	ldr	r3, [r7, #32]
 800adf6:	1ad3      	subs	r3, r2, r3
 800adf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800adfa:	429a      	cmp	r2, r3
 800adfc:	d902      	bls.n	800ae04 <SPI_WaitFifoStateUntilTimeout+0x80>
 800adfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d13d      	bne.n	800ae80 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	685a      	ldr	r2, [r3, #4]
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ae12:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	685b      	ldr	r3, [r3, #4]
 800ae18:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ae1c:	d111      	bne.n	800ae42 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	689b      	ldr	r3, [r3, #8]
 800ae22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ae26:	d004      	beq.n	800ae32 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	689b      	ldr	r3, [r3, #8]
 800ae2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae30:	d107      	bne.n	800ae42 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	681a      	ldr	r2, [r3, #0]
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ae40:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ae4a:	d10f      	bne.n	800ae6c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	681a      	ldr	r2, [r3, #0]
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ae5a:	601a      	str	r2, [r3, #0]
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	681a      	ldr	r2, [r3, #0]
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ae6a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	2201      	movs	r2, #1
 800ae70:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	2200      	movs	r2, #0
 800ae78:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800ae7c:	2303      	movs	r3, #3
 800ae7e:	e010      	b.n	800aea2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ae80:	69bb      	ldr	r3, [r7, #24]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d101      	bne.n	800ae8a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800ae86:	2300      	movs	r3, #0
 800ae88:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800ae8a:	69bb      	ldr	r3, [r7, #24]
 800ae8c:	3b01      	subs	r3, #1
 800ae8e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	689a      	ldr	r2, [r3, #8]
 800ae96:	68bb      	ldr	r3, [r7, #8]
 800ae98:	4013      	ands	r3, r2
 800ae9a:	687a      	ldr	r2, [r7, #4]
 800ae9c:	429a      	cmp	r2, r3
 800ae9e:	d196      	bne.n	800adce <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800aea0:	2300      	movs	r3, #0
}
 800aea2:	4618      	mov	r0, r3
 800aea4:	3728      	adds	r7, #40	; 0x28
 800aea6:	46bd      	mov	sp, r7
 800aea8:	bd80      	pop	{r7, pc}
 800aeaa:	bf00      	nop
 800aeac:	2000000c 	.word	0x2000000c

0800aeb0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b086      	sub	sp, #24
 800aeb4:	af02      	add	r7, sp, #8
 800aeb6:	60f8      	str	r0, [r7, #12]
 800aeb8:	60b9      	str	r1, [r7, #8]
 800aeba:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	685b      	ldr	r3, [r3, #4]
 800aec0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aec4:	d111      	bne.n	800aeea <SPI_EndRxTransaction+0x3a>
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	689b      	ldr	r3, [r3, #8]
 800aeca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aece:	d004      	beq.n	800aeda <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	689b      	ldr	r3, [r3, #8]
 800aed4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aed8:	d107      	bne.n	800aeea <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	681a      	ldr	r2, [r3, #0]
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aee8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	9300      	str	r3, [sp, #0]
 800aeee:	68bb      	ldr	r3, [r7, #8]
 800aef0:	2200      	movs	r2, #0
 800aef2:	2180      	movs	r1, #128	; 0x80
 800aef4:	68f8      	ldr	r0, [r7, #12]
 800aef6:	f7ff febd 	bl	800ac74 <SPI_WaitFlagStateUntilTimeout>
 800aefa:	4603      	mov	r3, r0
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d007      	beq.n	800af10 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af04:	f043 0220 	orr.w	r2, r3, #32
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800af0c:	2303      	movs	r3, #3
 800af0e:	e023      	b.n	800af58 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	685b      	ldr	r3, [r3, #4]
 800af14:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800af18:	d11d      	bne.n	800af56 <SPI_EndRxTransaction+0xa6>
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	689b      	ldr	r3, [r3, #8]
 800af1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800af22:	d004      	beq.n	800af2e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	689b      	ldr	r3, [r3, #8]
 800af28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800af2c:	d113      	bne.n	800af56 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	9300      	str	r3, [sp, #0]
 800af32:	68bb      	ldr	r3, [r7, #8]
 800af34:	2200      	movs	r2, #0
 800af36:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800af3a:	68f8      	ldr	r0, [r7, #12]
 800af3c:	f7ff ff22 	bl	800ad84 <SPI_WaitFifoStateUntilTimeout>
 800af40:	4603      	mov	r3, r0
 800af42:	2b00      	cmp	r3, #0
 800af44:	d007      	beq.n	800af56 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af4a:	f043 0220 	orr.w	r2, r3, #32
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800af52:	2303      	movs	r3, #3
 800af54:	e000      	b.n	800af58 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800af56:	2300      	movs	r3, #0
}
 800af58:	4618      	mov	r0, r3
 800af5a:	3710      	adds	r7, #16
 800af5c:	46bd      	mov	sp, r7
 800af5e:	bd80      	pop	{r7, pc}

0800af60 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b086      	sub	sp, #24
 800af64:	af02      	add	r7, sp, #8
 800af66:	60f8      	str	r0, [r7, #12]
 800af68:	60b9      	str	r1, [r7, #8]
 800af6a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	9300      	str	r3, [sp, #0]
 800af70:	68bb      	ldr	r3, [r7, #8]
 800af72:	2200      	movs	r2, #0
 800af74:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800af78:	68f8      	ldr	r0, [r7, #12]
 800af7a:	f7ff ff03 	bl	800ad84 <SPI_WaitFifoStateUntilTimeout>
 800af7e:	4603      	mov	r3, r0
 800af80:	2b00      	cmp	r3, #0
 800af82:	d007      	beq.n	800af94 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af88:	f043 0220 	orr.w	r2, r3, #32
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800af90:	2303      	movs	r3, #3
 800af92:	e027      	b.n	800afe4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	9300      	str	r3, [sp, #0]
 800af98:	68bb      	ldr	r3, [r7, #8]
 800af9a:	2200      	movs	r2, #0
 800af9c:	2180      	movs	r1, #128	; 0x80
 800af9e:	68f8      	ldr	r0, [r7, #12]
 800afa0:	f7ff fe68 	bl	800ac74 <SPI_WaitFlagStateUntilTimeout>
 800afa4:	4603      	mov	r3, r0
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d007      	beq.n	800afba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800afae:	f043 0220 	orr.w	r2, r3, #32
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800afb6:	2303      	movs	r3, #3
 800afb8:	e014      	b.n	800afe4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	9300      	str	r3, [sp, #0]
 800afbe:	68bb      	ldr	r3, [r7, #8]
 800afc0:	2200      	movs	r2, #0
 800afc2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800afc6:	68f8      	ldr	r0, [r7, #12]
 800afc8:	f7ff fedc 	bl	800ad84 <SPI_WaitFifoStateUntilTimeout>
 800afcc:	4603      	mov	r3, r0
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d007      	beq.n	800afe2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800afd6:	f043 0220 	orr.w	r2, r3, #32
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800afde:	2303      	movs	r3, #3
 800afe0:	e000      	b.n	800afe4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800afe2:	2300      	movs	r3, #0
}
 800afe4:	4618      	mov	r0, r3
 800afe6:	3710      	adds	r7, #16
 800afe8:	46bd      	mov	sp, r7
 800afea:	bd80      	pop	{r7, pc}

0800afec <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b084      	sub	sp, #16
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800aff4:	f7fb fc3e 	bl	8006874 <HAL_GetTick>
 800aff8:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	685a      	ldr	r2, [r3, #4]
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	f022 0220 	bic.w	r2, r2, #32
 800b008:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800b00a:	68fa      	ldr	r2, [r7, #12]
 800b00c:	2164      	movs	r1, #100	; 0x64
 800b00e:	6878      	ldr	r0, [r7, #4]
 800b010:	f7ff ffa6 	bl	800af60 <SPI_EndRxTxTransaction>
 800b014:	4603      	mov	r3, r0
 800b016:	2b00      	cmp	r3, #0
 800b018:	d005      	beq.n	800b026 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b01e:	f043 0220 	orr.w	r2, r3, #32
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d115      	bne.n	800b05a <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b034:	b2db      	uxtb	r3, r3
 800b036:	2b04      	cmp	r3, #4
 800b038:	d107      	bne.n	800b04a <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	2201      	movs	r2, #1
 800b03e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800b042:	6878      	ldr	r0, [r7, #4]
 800b044:	f7f9 f8ea 	bl	800421c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800b048:	e00e      	b.n	800b068 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	2201      	movs	r2, #1
 800b04e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f7ff fc46 	bl	800a8e4 <HAL_SPI_TxRxCpltCallback>
}
 800b058:	e006      	b.n	800b068 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	2201      	movs	r2, #1
 800b05e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800b062:	6878      	ldr	r0, [r7, #4]
 800b064:	f7ff fc48 	bl	800a8f8 <HAL_SPI_ErrorCallback>
}
 800b068:	bf00      	nop
 800b06a:	3710      	adds	r7, #16
 800b06c:	46bd      	mov	sp, r7
 800b06e:	bd80      	pop	{r7, pc}

0800b070 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800b070:	b580      	push	{r7, lr}
 800b072:	b082      	sub	sp, #8
 800b074:	af00      	add	r7, sp, #0
 800b076:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	685a      	ldr	r2, [r3, #4]
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800b086:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800b088:	f7fb fbf4 	bl	8006874 <HAL_GetTick>
 800b08c:	4603      	mov	r3, r0
 800b08e:	461a      	mov	r2, r3
 800b090:	2164      	movs	r1, #100	; 0x64
 800b092:	6878      	ldr	r0, [r7, #4]
 800b094:	f7ff ff0c 	bl	800aeb0 <SPI_EndRxTransaction>
 800b098:	4603      	mov	r3, r0
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d005      	beq.n	800b0aa <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b0a2:	f043 0220 	orr.w	r2, r3, #32
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	661a      	str	r2, [r3, #96]	; 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	2201      	movs	r2, #1
 800b0ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d103      	bne.n	800b0c2 <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800b0ba:	6878      	ldr	r0, [r7, #4]
 800b0bc:	f7f9 f8ae 	bl	800421c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800b0c0:	e002      	b.n	800b0c8 <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 800b0c2:	6878      	ldr	r0, [r7, #4]
 800b0c4:	f7ff fc18 	bl	800a8f8 <HAL_SPI_ErrorCallback>
}
 800b0c8:	bf00      	nop
 800b0ca:	3708      	adds	r7, #8
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	bd80      	pop	{r7, pc}

0800b0d0 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b084      	sub	sp, #16
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b0d8:	f7fb fbcc 	bl	8006874 <HAL_GetTick>
 800b0dc:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	685a      	ldr	r2, [r3, #4]
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800b0ec:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800b0ee:	68fa      	ldr	r2, [r7, #12]
 800b0f0:	2164      	movs	r1, #100	; 0x64
 800b0f2:	6878      	ldr	r0, [r7, #4]
 800b0f4:	f7ff ff34 	bl	800af60 <SPI_EndRxTxTransaction>
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d005      	beq.n	800b10a <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b102:	f043 0220 	orr.w	r2, r3, #32
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	689b      	ldr	r3, [r3, #8]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d10a      	bne.n	800b128 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b112:	2300      	movs	r3, #0
 800b114:	60bb      	str	r3, [r7, #8]
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	68db      	ldr	r3, [r3, #12]
 800b11c:	60bb      	str	r3, [r7, #8]
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	689b      	ldr	r3, [r3, #8]
 800b124:	60bb      	str	r3, [r7, #8]
 800b126:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	2201      	movs	r2, #1
 800b12c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b134:	2b00      	cmp	r3, #0
 800b136:	d003      	beq.n	800b140 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800b138:	6878      	ldr	r0, [r7, #4]
 800b13a:	f7ff fbdd 	bl	800a8f8 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800b13e:	e002      	b.n	800b146 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 800b140:	6878      	ldr	r0, [r7, #4]
 800b142:	f7f9 f87f 	bl	8004244 <HAL_SPI_TxCpltCallback>
}
 800b146:	bf00      	nop
 800b148:	3710      	adds	r7, #16
 800b14a:	46bd      	mov	sp, r7
 800b14c:	bd80      	pop	{r7, pc}

0800b14e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b14e:	b580      	push	{r7, lr}
 800b150:	b082      	sub	sp, #8
 800b152:	af00      	add	r7, sp, #0
 800b154:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d101      	bne.n	800b160 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b15c:	2301      	movs	r3, #1
 800b15e:	e049      	b.n	800b1f4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b166:	b2db      	uxtb	r3, r3
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d106      	bne.n	800b17a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	2200      	movs	r2, #0
 800b170:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b174:	6878      	ldr	r0, [r7, #4]
 800b176:	f7f9 fead 	bl	8004ed4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	2202      	movs	r2, #2
 800b17e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681a      	ldr	r2, [r3, #0]
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	3304      	adds	r3, #4
 800b18a:	4619      	mov	r1, r3
 800b18c:	4610      	mov	r0, r2
 800b18e:	f000 fabf 	bl	800b710 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	2201      	movs	r2, #1
 800b196:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	2201      	movs	r2, #1
 800b19e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	2201      	movs	r2, #1
 800b1a6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	2201      	movs	r2, #1
 800b1ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	2201      	movs	r2, #1
 800b1b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	2201      	movs	r2, #1
 800b1be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	2201      	movs	r2, #1
 800b1c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	2201      	movs	r2, #1
 800b1ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	2201      	movs	r2, #1
 800b1d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	2201      	movs	r2, #1
 800b1de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	2201      	movs	r2, #1
 800b1e6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	2201      	movs	r2, #1
 800b1ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b1f2:	2300      	movs	r3, #0
}
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	3708      	adds	r7, #8
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	bd80      	pop	{r7, pc}

0800b1fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b1fc:	b480      	push	{r7}
 800b1fe:	b085      	sub	sp, #20
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b20a:	b2db      	uxtb	r3, r3
 800b20c:	2b01      	cmp	r3, #1
 800b20e:	d001      	beq.n	800b214 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b210:	2301      	movs	r3, #1
 800b212:	e04f      	b.n	800b2b4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	2202      	movs	r2, #2
 800b218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	68da      	ldr	r2, [r3, #12]
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	f042 0201 	orr.w	r2, r2, #1
 800b22a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	4a23      	ldr	r2, [pc, #140]	; (800b2c0 <HAL_TIM_Base_Start_IT+0xc4>)
 800b232:	4293      	cmp	r3, r2
 800b234:	d01d      	beq.n	800b272 <HAL_TIM_Base_Start_IT+0x76>
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b23e:	d018      	beq.n	800b272 <HAL_TIM_Base_Start_IT+0x76>
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	4a1f      	ldr	r2, [pc, #124]	; (800b2c4 <HAL_TIM_Base_Start_IT+0xc8>)
 800b246:	4293      	cmp	r3, r2
 800b248:	d013      	beq.n	800b272 <HAL_TIM_Base_Start_IT+0x76>
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	4a1e      	ldr	r2, [pc, #120]	; (800b2c8 <HAL_TIM_Base_Start_IT+0xcc>)
 800b250:	4293      	cmp	r3, r2
 800b252:	d00e      	beq.n	800b272 <HAL_TIM_Base_Start_IT+0x76>
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	4a1c      	ldr	r2, [pc, #112]	; (800b2cc <HAL_TIM_Base_Start_IT+0xd0>)
 800b25a:	4293      	cmp	r3, r2
 800b25c:	d009      	beq.n	800b272 <HAL_TIM_Base_Start_IT+0x76>
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	4a1b      	ldr	r2, [pc, #108]	; (800b2d0 <HAL_TIM_Base_Start_IT+0xd4>)
 800b264:	4293      	cmp	r3, r2
 800b266:	d004      	beq.n	800b272 <HAL_TIM_Base_Start_IT+0x76>
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	4a19      	ldr	r2, [pc, #100]	; (800b2d4 <HAL_TIM_Base_Start_IT+0xd8>)
 800b26e:	4293      	cmp	r3, r2
 800b270:	d115      	bne.n	800b29e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	689a      	ldr	r2, [r3, #8]
 800b278:	4b17      	ldr	r3, [pc, #92]	; (800b2d8 <HAL_TIM_Base_Start_IT+0xdc>)
 800b27a:	4013      	ands	r3, r2
 800b27c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	2b06      	cmp	r3, #6
 800b282:	d015      	beq.n	800b2b0 <HAL_TIM_Base_Start_IT+0xb4>
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b28a:	d011      	beq.n	800b2b0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	681a      	ldr	r2, [r3, #0]
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	f042 0201 	orr.w	r2, r2, #1
 800b29a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b29c:	e008      	b.n	800b2b0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	681a      	ldr	r2, [r3, #0]
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	f042 0201 	orr.w	r2, r2, #1
 800b2ac:	601a      	str	r2, [r3, #0]
 800b2ae:	e000      	b.n	800b2b2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b2b0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b2b2:	2300      	movs	r3, #0
}
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	3714      	adds	r7, #20
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2be:	4770      	bx	lr
 800b2c0:	40012c00 	.word	0x40012c00
 800b2c4:	40000400 	.word	0x40000400
 800b2c8:	40000800 	.word	0x40000800
 800b2cc:	40000c00 	.word	0x40000c00
 800b2d0:	40013400 	.word	0x40013400
 800b2d4:	40014000 	.word	0x40014000
 800b2d8:	00010007 	.word	0x00010007

0800b2dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b082      	sub	sp, #8
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	691b      	ldr	r3, [r3, #16]
 800b2ea:	f003 0302 	and.w	r3, r3, #2
 800b2ee:	2b02      	cmp	r3, #2
 800b2f0:	d122      	bne.n	800b338 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	68db      	ldr	r3, [r3, #12]
 800b2f8:	f003 0302 	and.w	r3, r3, #2
 800b2fc:	2b02      	cmp	r3, #2
 800b2fe:	d11b      	bne.n	800b338 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	f06f 0202 	mvn.w	r2, #2
 800b308:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	2201      	movs	r2, #1
 800b30e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	699b      	ldr	r3, [r3, #24]
 800b316:	f003 0303 	and.w	r3, r3, #3
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d003      	beq.n	800b326 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b31e:	6878      	ldr	r0, [r7, #4]
 800b320:	f000 f9d8 	bl	800b6d4 <HAL_TIM_IC_CaptureCallback>
 800b324:	e005      	b.n	800b332 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b326:	6878      	ldr	r0, [r7, #4]
 800b328:	f000 f9ca 	bl	800b6c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b32c:	6878      	ldr	r0, [r7, #4]
 800b32e:	f000 f9db 	bl	800b6e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	2200      	movs	r2, #0
 800b336:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	691b      	ldr	r3, [r3, #16]
 800b33e:	f003 0304 	and.w	r3, r3, #4
 800b342:	2b04      	cmp	r3, #4
 800b344:	d122      	bne.n	800b38c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	68db      	ldr	r3, [r3, #12]
 800b34c:	f003 0304 	and.w	r3, r3, #4
 800b350:	2b04      	cmp	r3, #4
 800b352:	d11b      	bne.n	800b38c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f06f 0204 	mvn.w	r2, #4
 800b35c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	2202      	movs	r2, #2
 800b362:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	699b      	ldr	r3, [r3, #24]
 800b36a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d003      	beq.n	800b37a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b372:	6878      	ldr	r0, [r7, #4]
 800b374:	f000 f9ae 	bl	800b6d4 <HAL_TIM_IC_CaptureCallback>
 800b378:	e005      	b.n	800b386 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b37a:	6878      	ldr	r0, [r7, #4]
 800b37c:	f000 f9a0 	bl	800b6c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b380:	6878      	ldr	r0, [r7, #4]
 800b382:	f000 f9b1 	bl	800b6e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	2200      	movs	r2, #0
 800b38a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	691b      	ldr	r3, [r3, #16]
 800b392:	f003 0308 	and.w	r3, r3, #8
 800b396:	2b08      	cmp	r3, #8
 800b398:	d122      	bne.n	800b3e0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	68db      	ldr	r3, [r3, #12]
 800b3a0:	f003 0308 	and.w	r3, r3, #8
 800b3a4:	2b08      	cmp	r3, #8
 800b3a6:	d11b      	bne.n	800b3e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	f06f 0208 	mvn.w	r2, #8
 800b3b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	2204      	movs	r2, #4
 800b3b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	69db      	ldr	r3, [r3, #28]
 800b3be:	f003 0303 	and.w	r3, r3, #3
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d003      	beq.n	800b3ce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b3c6:	6878      	ldr	r0, [r7, #4]
 800b3c8:	f000 f984 	bl	800b6d4 <HAL_TIM_IC_CaptureCallback>
 800b3cc:	e005      	b.n	800b3da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b3ce:	6878      	ldr	r0, [r7, #4]
 800b3d0:	f000 f976 	bl	800b6c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b3d4:	6878      	ldr	r0, [r7, #4]
 800b3d6:	f000 f987 	bl	800b6e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	2200      	movs	r2, #0
 800b3de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	691b      	ldr	r3, [r3, #16]
 800b3e6:	f003 0310 	and.w	r3, r3, #16
 800b3ea:	2b10      	cmp	r3, #16
 800b3ec:	d122      	bne.n	800b434 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	68db      	ldr	r3, [r3, #12]
 800b3f4:	f003 0310 	and.w	r3, r3, #16
 800b3f8:	2b10      	cmp	r3, #16
 800b3fa:	d11b      	bne.n	800b434 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	f06f 0210 	mvn.w	r2, #16
 800b404:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	2208      	movs	r2, #8
 800b40a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	69db      	ldr	r3, [r3, #28]
 800b412:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b416:	2b00      	cmp	r3, #0
 800b418:	d003      	beq.n	800b422 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b41a:	6878      	ldr	r0, [r7, #4]
 800b41c:	f000 f95a 	bl	800b6d4 <HAL_TIM_IC_CaptureCallback>
 800b420:	e005      	b.n	800b42e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b422:	6878      	ldr	r0, [r7, #4]
 800b424:	f000 f94c 	bl	800b6c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b428:	6878      	ldr	r0, [r7, #4]
 800b42a:	f000 f95d 	bl	800b6e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	2200      	movs	r2, #0
 800b432:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	691b      	ldr	r3, [r3, #16]
 800b43a:	f003 0301 	and.w	r3, r3, #1
 800b43e:	2b01      	cmp	r3, #1
 800b440:	d10e      	bne.n	800b460 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	68db      	ldr	r3, [r3, #12]
 800b448:	f003 0301 	and.w	r3, r3, #1
 800b44c:	2b01      	cmp	r3, #1
 800b44e:	d107      	bne.n	800b460 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	f06f 0201 	mvn.w	r2, #1
 800b458:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b45a:	6878      	ldr	r0, [r7, #4]
 800b45c:	f000 f926 	bl	800b6ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	691b      	ldr	r3, [r3, #16]
 800b466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b46a:	2b80      	cmp	r3, #128	; 0x80
 800b46c:	d10e      	bne.n	800b48c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	68db      	ldr	r3, [r3, #12]
 800b474:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b478:	2b80      	cmp	r3, #128	; 0x80
 800b47a:	d107      	bne.n	800b48c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b484:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b486:	6878      	ldr	r0, [r7, #4]
 800b488:	f000 fb08 	bl	800ba9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	691b      	ldr	r3, [r3, #16]
 800b492:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b496:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b49a:	d10e      	bne.n	800b4ba <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	68db      	ldr	r3, [r3, #12]
 800b4a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b4a6:	2b80      	cmp	r3, #128	; 0x80
 800b4a8:	d107      	bne.n	800b4ba <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800b4b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b4b4:	6878      	ldr	r0, [r7, #4]
 800b4b6:	f000 fafb 	bl	800bab0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	691b      	ldr	r3, [r3, #16]
 800b4c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4c4:	2b40      	cmp	r3, #64	; 0x40
 800b4c6:	d10e      	bne.n	800b4e6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	68db      	ldr	r3, [r3, #12]
 800b4ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4d2:	2b40      	cmp	r3, #64	; 0x40
 800b4d4:	d107      	bne.n	800b4e6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b4de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b4e0:	6878      	ldr	r0, [r7, #4]
 800b4e2:	f000 f90b 	bl	800b6fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	691b      	ldr	r3, [r3, #16]
 800b4ec:	f003 0320 	and.w	r3, r3, #32
 800b4f0:	2b20      	cmp	r3, #32
 800b4f2:	d10e      	bne.n	800b512 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	68db      	ldr	r3, [r3, #12]
 800b4fa:	f003 0320 	and.w	r3, r3, #32
 800b4fe:	2b20      	cmp	r3, #32
 800b500:	d107      	bne.n	800b512 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	f06f 0220 	mvn.w	r2, #32
 800b50a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b50c:	6878      	ldr	r0, [r7, #4]
 800b50e:	f000 fabb 	bl	800ba88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b512:	bf00      	nop
 800b514:	3708      	adds	r7, #8
 800b516:	46bd      	mov	sp, r7
 800b518:	bd80      	pop	{r7, pc}

0800b51a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b51a:	b580      	push	{r7, lr}
 800b51c:	b084      	sub	sp, #16
 800b51e:	af00      	add	r7, sp, #0
 800b520:	6078      	str	r0, [r7, #4]
 800b522:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b524:	2300      	movs	r3, #0
 800b526:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b52e:	2b01      	cmp	r3, #1
 800b530:	d101      	bne.n	800b536 <HAL_TIM_ConfigClockSource+0x1c>
 800b532:	2302      	movs	r3, #2
 800b534:	e0b6      	b.n	800b6a4 <HAL_TIM_ConfigClockSource+0x18a>
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	2201      	movs	r2, #1
 800b53a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	2202      	movs	r2, #2
 800b542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	689b      	ldr	r3, [r3, #8]
 800b54c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b54e:	68bb      	ldr	r3, [r7, #8]
 800b550:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b554:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b558:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b55a:	68bb      	ldr	r3, [r7, #8]
 800b55c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b560:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	68ba      	ldr	r2, [r7, #8]
 800b568:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b56a:	683b      	ldr	r3, [r7, #0]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b572:	d03e      	beq.n	800b5f2 <HAL_TIM_ConfigClockSource+0xd8>
 800b574:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b578:	f200 8087 	bhi.w	800b68a <HAL_TIM_ConfigClockSource+0x170>
 800b57c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b580:	f000 8086 	beq.w	800b690 <HAL_TIM_ConfigClockSource+0x176>
 800b584:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b588:	d87f      	bhi.n	800b68a <HAL_TIM_ConfigClockSource+0x170>
 800b58a:	2b70      	cmp	r3, #112	; 0x70
 800b58c:	d01a      	beq.n	800b5c4 <HAL_TIM_ConfigClockSource+0xaa>
 800b58e:	2b70      	cmp	r3, #112	; 0x70
 800b590:	d87b      	bhi.n	800b68a <HAL_TIM_ConfigClockSource+0x170>
 800b592:	2b60      	cmp	r3, #96	; 0x60
 800b594:	d050      	beq.n	800b638 <HAL_TIM_ConfigClockSource+0x11e>
 800b596:	2b60      	cmp	r3, #96	; 0x60
 800b598:	d877      	bhi.n	800b68a <HAL_TIM_ConfigClockSource+0x170>
 800b59a:	2b50      	cmp	r3, #80	; 0x50
 800b59c:	d03c      	beq.n	800b618 <HAL_TIM_ConfigClockSource+0xfe>
 800b59e:	2b50      	cmp	r3, #80	; 0x50
 800b5a0:	d873      	bhi.n	800b68a <HAL_TIM_ConfigClockSource+0x170>
 800b5a2:	2b40      	cmp	r3, #64	; 0x40
 800b5a4:	d058      	beq.n	800b658 <HAL_TIM_ConfigClockSource+0x13e>
 800b5a6:	2b40      	cmp	r3, #64	; 0x40
 800b5a8:	d86f      	bhi.n	800b68a <HAL_TIM_ConfigClockSource+0x170>
 800b5aa:	2b30      	cmp	r3, #48	; 0x30
 800b5ac:	d064      	beq.n	800b678 <HAL_TIM_ConfigClockSource+0x15e>
 800b5ae:	2b30      	cmp	r3, #48	; 0x30
 800b5b0:	d86b      	bhi.n	800b68a <HAL_TIM_ConfigClockSource+0x170>
 800b5b2:	2b20      	cmp	r3, #32
 800b5b4:	d060      	beq.n	800b678 <HAL_TIM_ConfigClockSource+0x15e>
 800b5b6:	2b20      	cmp	r3, #32
 800b5b8:	d867      	bhi.n	800b68a <HAL_TIM_ConfigClockSource+0x170>
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d05c      	beq.n	800b678 <HAL_TIM_ConfigClockSource+0x15e>
 800b5be:	2b10      	cmp	r3, #16
 800b5c0:	d05a      	beq.n	800b678 <HAL_TIM_ConfigClockSource+0x15e>
 800b5c2:	e062      	b.n	800b68a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	6818      	ldr	r0, [r3, #0]
 800b5c8:	683b      	ldr	r3, [r7, #0]
 800b5ca:	6899      	ldr	r1, [r3, #8]
 800b5cc:	683b      	ldr	r3, [r7, #0]
 800b5ce:	685a      	ldr	r2, [r3, #4]
 800b5d0:	683b      	ldr	r3, [r7, #0]
 800b5d2:	68db      	ldr	r3, [r3, #12]
 800b5d4:	f000 f9b0 	bl	800b938 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	689b      	ldr	r3, [r3, #8]
 800b5de:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b5e0:	68bb      	ldr	r3, [r7, #8]
 800b5e2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b5e6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	68ba      	ldr	r2, [r7, #8]
 800b5ee:	609a      	str	r2, [r3, #8]
      break;
 800b5f0:	e04f      	b.n	800b692 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	6818      	ldr	r0, [r3, #0]
 800b5f6:	683b      	ldr	r3, [r7, #0]
 800b5f8:	6899      	ldr	r1, [r3, #8]
 800b5fa:	683b      	ldr	r3, [r7, #0]
 800b5fc:	685a      	ldr	r2, [r3, #4]
 800b5fe:	683b      	ldr	r3, [r7, #0]
 800b600:	68db      	ldr	r3, [r3, #12]
 800b602:	f000 f999 	bl	800b938 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	689a      	ldr	r2, [r3, #8]
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b614:	609a      	str	r2, [r3, #8]
      break;
 800b616:	e03c      	b.n	800b692 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	6818      	ldr	r0, [r3, #0]
 800b61c:	683b      	ldr	r3, [r7, #0]
 800b61e:	6859      	ldr	r1, [r3, #4]
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	68db      	ldr	r3, [r3, #12]
 800b624:	461a      	mov	r2, r3
 800b626:	f000 f90d 	bl	800b844 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	2150      	movs	r1, #80	; 0x50
 800b630:	4618      	mov	r0, r3
 800b632:	f000 f966 	bl	800b902 <TIM_ITRx_SetConfig>
      break;
 800b636:	e02c      	b.n	800b692 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	6818      	ldr	r0, [r3, #0]
 800b63c:	683b      	ldr	r3, [r7, #0]
 800b63e:	6859      	ldr	r1, [r3, #4]
 800b640:	683b      	ldr	r3, [r7, #0]
 800b642:	68db      	ldr	r3, [r3, #12]
 800b644:	461a      	mov	r2, r3
 800b646:	f000 f92c 	bl	800b8a2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	2160      	movs	r1, #96	; 0x60
 800b650:	4618      	mov	r0, r3
 800b652:	f000 f956 	bl	800b902 <TIM_ITRx_SetConfig>
      break;
 800b656:	e01c      	b.n	800b692 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	6818      	ldr	r0, [r3, #0]
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	6859      	ldr	r1, [r3, #4]
 800b660:	683b      	ldr	r3, [r7, #0]
 800b662:	68db      	ldr	r3, [r3, #12]
 800b664:	461a      	mov	r2, r3
 800b666:	f000 f8ed 	bl	800b844 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	2140      	movs	r1, #64	; 0x40
 800b670:	4618      	mov	r0, r3
 800b672:	f000 f946 	bl	800b902 <TIM_ITRx_SetConfig>
      break;
 800b676:	e00c      	b.n	800b692 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681a      	ldr	r2, [r3, #0]
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	4619      	mov	r1, r3
 800b682:	4610      	mov	r0, r2
 800b684:	f000 f93d 	bl	800b902 <TIM_ITRx_SetConfig>
      break;
 800b688:	e003      	b.n	800b692 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800b68a:	2301      	movs	r3, #1
 800b68c:	73fb      	strb	r3, [r7, #15]
      break;
 800b68e:	e000      	b.n	800b692 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800b690:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	2201      	movs	r2, #1
 800b696:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	2200      	movs	r2, #0
 800b69e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b6a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	3710      	adds	r7, #16
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	bd80      	pop	{r7, pc}

0800b6ac <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b6ac:	b480      	push	{r7}
 800b6ae:	b083      	sub	sp, #12
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800b6b4:	bf00      	nop
 800b6b6:	370c      	adds	r7, #12
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6be:	4770      	bx	lr

0800b6c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b6c0:	b480      	push	{r7}
 800b6c2:	b083      	sub	sp, #12
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b6c8:	bf00      	nop
 800b6ca:	370c      	adds	r7, #12
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d2:	4770      	bx	lr

0800b6d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b6d4:	b480      	push	{r7}
 800b6d6:	b083      	sub	sp, #12
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b6dc:	bf00      	nop
 800b6de:	370c      	adds	r7, #12
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e6:	4770      	bx	lr

0800b6e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b6e8:	b480      	push	{r7}
 800b6ea:	b083      	sub	sp, #12
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b6f0:	bf00      	nop
 800b6f2:	370c      	adds	r7, #12
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fa:	4770      	bx	lr

0800b6fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	b083      	sub	sp, #12
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b704:	bf00      	nop
 800b706:	370c      	adds	r7, #12
 800b708:	46bd      	mov	sp, r7
 800b70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70e:	4770      	bx	lr

0800b710 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b710:	b480      	push	{r7}
 800b712:	b085      	sub	sp, #20
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
 800b718:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	4a40      	ldr	r2, [pc, #256]	; (800b824 <TIM_Base_SetConfig+0x114>)
 800b724:	4293      	cmp	r3, r2
 800b726:	d013      	beq.n	800b750 <TIM_Base_SetConfig+0x40>
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b72e:	d00f      	beq.n	800b750 <TIM_Base_SetConfig+0x40>
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	4a3d      	ldr	r2, [pc, #244]	; (800b828 <TIM_Base_SetConfig+0x118>)
 800b734:	4293      	cmp	r3, r2
 800b736:	d00b      	beq.n	800b750 <TIM_Base_SetConfig+0x40>
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	4a3c      	ldr	r2, [pc, #240]	; (800b82c <TIM_Base_SetConfig+0x11c>)
 800b73c:	4293      	cmp	r3, r2
 800b73e:	d007      	beq.n	800b750 <TIM_Base_SetConfig+0x40>
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	4a3b      	ldr	r2, [pc, #236]	; (800b830 <TIM_Base_SetConfig+0x120>)
 800b744:	4293      	cmp	r3, r2
 800b746:	d003      	beq.n	800b750 <TIM_Base_SetConfig+0x40>
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	4a3a      	ldr	r2, [pc, #232]	; (800b834 <TIM_Base_SetConfig+0x124>)
 800b74c:	4293      	cmp	r3, r2
 800b74e:	d108      	bne.n	800b762 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b756:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	685b      	ldr	r3, [r3, #4]
 800b75c:	68fa      	ldr	r2, [r7, #12]
 800b75e:	4313      	orrs	r3, r2
 800b760:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	4a2f      	ldr	r2, [pc, #188]	; (800b824 <TIM_Base_SetConfig+0x114>)
 800b766:	4293      	cmp	r3, r2
 800b768:	d01f      	beq.n	800b7aa <TIM_Base_SetConfig+0x9a>
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b770:	d01b      	beq.n	800b7aa <TIM_Base_SetConfig+0x9a>
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	4a2c      	ldr	r2, [pc, #176]	; (800b828 <TIM_Base_SetConfig+0x118>)
 800b776:	4293      	cmp	r3, r2
 800b778:	d017      	beq.n	800b7aa <TIM_Base_SetConfig+0x9a>
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	4a2b      	ldr	r2, [pc, #172]	; (800b82c <TIM_Base_SetConfig+0x11c>)
 800b77e:	4293      	cmp	r3, r2
 800b780:	d013      	beq.n	800b7aa <TIM_Base_SetConfig+0x9a>
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	4a2a      	ldr	r2, [pc, #168]	; (800b830 <TIM_Base_SetConfig+0x120>)
 800b786:	4293      	cmp	r3, r2
 800b788:	d00f      	beq.n	800b7aa <TIM_Base_SetConfig+0x9a>
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	4a29      	ldr	r2, [pc, #164]	; (800b834 <TIM_Base_SetConfig+0x124>)
 800b78e:	4293      	cmp	r3, r2
 800b790:	d00b      	beq.n	800b7aa <TIM_Base_SetConfig+0x9a>
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	4a28      	ldr	r2, [pc, #160]	; (800b838 <TIM_Base_SetConfig+0x128>)
 800b796:	4293      	cmp	r3, r2
 800b798:	d007      	beq.n	800b7aa <TIM_Base_SetConfig+0x9a>
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	4a27      	ldr	r2, [pc, #156]	; (800b83c <TIM_Base_SetConfig+0x12c>)
 800b79e:	4293      	cmp	r3, r2
 800b7a0:	d003      	beq.n	800b7aa <TIM_Base_SetConfig+0x9a>
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	4a26      	ldr	r2, [pc, #152]	; (800b840 <TIM_Base_SetConfig+0x130>)
 800b7a6:	4293      	cmp	r3, r2
 800b7a8:	d108      	bne.n	800b7bc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b7b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b7b2:	683b      	ldr	r3, [r7, #0]
 800b7b4:	68db      	ldr	r3, [r3, #12]
 800b7b6:	68fa      	ldr	r2, [r7, #12]
 800b7b8:	4313      	orrs	r3, r2
 800b7ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b7c2:	683b      	ldr	r3, [r7, #0]
 800b7c4:	695b      	ldr	r3, [r3, #20]
 800b7c6:	4313      	orrs	r3, r2
 800b7c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	68fa      	ldr	r2, [r7, #12]
 800b7ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b7d0:	683b      	ldr	r3, [r7, #0]
 800b7d2:	689a      	ldr	r2, [r3, #8]
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b7d8:	683b      	ldr	r3, [r7, #0]
 800b7da:	681a      	ldr	r2, [r3, #0]
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	4a10      	ldr	r2, [pc, #64]	; (800b824 <TIM_Base_SetConfig+0x114>)
 800b7e4:	4293      	cmp	r3, r2
 800b7e6:	d00f      	beq.n	800b808 <TIM_Base_SetConfig+0xf8>
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	4a12      	ldr	r2, [pc, #72]	; (800b834 <TIM_Base_SetConfig+0x124>)
 800b7ec:	4293      	cmp	r3, r2
 800b7ee:	d00b      	beq.n	800b808 <TIM_Base_SetConfig+0xf8>
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	4a11      	ldr	r2, [pc, #68]	; (800b838 <TIM_Base_SetConfig+0x128>)
 800b7f4:	4293      	cmp	r3, r2
 800b7f6:	d007      	beq.n	800b808 <TIM_Base_SetConfig+0xf8>
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	4a10      	ldr	r2, [pc, #64]	; (800b83c <TIM_Base_SetConfig+0x12c>)
 800b7fc:	4293      	cmp	r3, r2
 800b7fe:	d003      	beq.n	800b808 <TIM_Base_SetConfig+0xf8>
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	4a0f      	ldr	r2, [pc, #60]	; (800b840 <TIM_Base_SetConfig+0x130>)
 800b804:	4293      	cmp	r3, r2
 800b806:	d103      	bne.n	800b810 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b808:	683b      	ldr	r3, [r7, #0]
 800b80a:	691a      	ldr	r2, [r3, #16]
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	2201      	movs	r2, #1
 800b814:	615a      	str	r2, [r3, #20]
}
 800b816:	bf00      	nop
 800b818:	3714      	adds	r7, #20
 800b81a:	46bd      	mov	sp, r7
 800b81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b820:	4770      	bx	lr
 800b822:	bf00      	nop
 800b824:	40012c00 	.word	0x40012c00
 800b828:	40000400 	.word	0x40000400
 800b82c:	40000800 	.word	0x40000800
 800b830:	40000c00 	.word	0x40000c00
 800b834:	40013400 	.word	0x40013400
 800b838:	40014000 	.word	0x40014000
 800b83c:	40014400 	.word	0x40014400
 800b840:	40014800 	.word	0x40014800

0800b844 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b844:	b480      	push	{r7}
 800b846:	b087      	sub	sp, #28
 800b848:	af00      	add	r7, sp, #0
 800b84a:	60f8      	str	r0, [r7, #12]
 800b84c:	60b9      	str	r1, [r7, #8]
 800b84e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	6a1b      	ldr	r3, [r3, #32]
 800b854:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	6a1b      	ldr	r3, [r3, #32]
 800b85a:	f023 0201 	bic.w	r2, r3, #1
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	699b      	ldr	r3, [r3, #24]
 800b866:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b86e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	011b      	lsls	r3, r3, #4
 800b874:	693a      	ldr	r2, [r7, #16]
 800b876:	4313      	orrs	r3, r2
 800b878:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b87a:	697b      	ldr	r3, [r7, #20]
 800b87c:	f023 030a 	bic.w	r3, r3, #10
 800b880:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b882:	697a      	ldr	r2, [r7, #20]
 800b884:	68bb      	ldr	r3, [r7, #8]
 800b886:	4313      	orrs	r3, r2
 800b888:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	693a      	ldr	r2, [r7, #16]
 800b88e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	697a      	ldr	r2, [r7, #20]
 800b894:	621a      	str	r2, [r3, #32]
}
 800b896:	bf00      	nop
 800b898:	371c      	adds	r7, #28
 800b89a:	46bd      	mov	sp, r7
 800b89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a0:	4770      	bx	lr

0800b8a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b8a2:	b480      	push	{r7}
 800b8a4:	b087      	sub	sp, #28
 800b8a6:	af00      	add	r7, sp, #0
 800b8a8:	60f8      	str	r0, [r7, #12]
 800b8aa:	60b9      	str	r1, [r7, #8]
 800b8ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	6a1b      	ldr	r3, [r3, #32]
 800b8b2:	f023 0210 	bic.w	r2, r3, #16
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	699b      	ldr	r3, [r3, #24]
 800b8be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	6a1b      	ldr	r3, [r3, #32]
 800b8c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b8c6:	697b      	ldr	r3, [r7, #20]
 800b8c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b8cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	031b      	lsls	r3, r3, #12
 800b8d2:	697a      	ldr	r2, [r7, #20]
 800b8d4:	4313      	orrs	r3, r2
 800b8d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b8d8:	693b      	ldr	r3, [r7, #16]
 800b8da:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b8de:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	011b      	lsls	r3, r3, #4
 800b8e4:	693a      	ldr	r2, [r7, #16]
 800b8e6:	4313      	orrs	r3, r2
 800b8e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	697a      	ldr	r2, [r7, #20]
 800b8ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	693a      	ldr	r2, [r7, #16]
 800b8f4:	621a      	str	r2, [r3, #32]
}
 800b8f6:	bf00      	nop
 800b8f8:	371c      	adds	r7, #28
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b900:	4770      	bx	lr

0800b902 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b902:	b480      	push	{r7}
 800b904:	b085      	sub	sp, #20
 800b906:	af00      	add	r7, sp, #0
 800b908:	6078      	str	r0, [r7, #4]
 800b90a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	689b      	ldr	r3, [r3, #8]
 800b910:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b918:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b91a:	683a      	ldr	r2, [r7, #0]
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	4313      	orrs	r3, r2
 800b920:	f043 0307 	orr.w	r3, r3, #7
 800b924:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	68fa      	ldr	r2, [r7, #12]
 800b92a:	609a      	str	r2, [r3, #8]
}
 800b92c:	bf00      	nop
 800b92e:	3714      	adds	r7, #20
 800b930:	46bd      	mov	sp, r7
 800b932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b936:	4770      	bx	lr

0800b938 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b938:	b480      	push	{r7}
 800b93a:	b087      	sub	sp, #28
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	60f8      	str	r0, [r7, #12]
 800b940:	60b9      	str	r1, [r7, #8]
 800b942:	607a      	str	r2, [r7, #4]
 800b944:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	689b      	ldr	r3, [r3, #8]
 800b94a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b94c:	697b      	ldr	r3, [r7, #20]
 800b94e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b952:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	021a      	lsls	r2, r3, #8
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	431a      	orrs	r2, r3
 800b95c:	68bb      	ldr	r3, [r7, #8]
 800b95e:	4313      	orrs	r3, r2
 800b960:	697a      	ldr	r2, [r7, #20]
 800b962:	4313      	orrs	r3, r2
 800b964:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	697a      	ldr	r2, [r7, #20]
 800b96a:	609a      	str	r2, [r3, #8]
}
 800b96c:	bf00      	nop
 800b96e:	371c      	adds	r7, #28
 800b970:	46bd      	mov	sp, r7
 800b972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b976:	4770      	bx	lr

0800b978 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b978:	b480      	push	{r7}
 800b97a:	b085      	sub	sp, #20
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]
 800b980:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b988:	2b01      	cmp	r3, #1
 800b98a:	d101      	bne.n	800b990 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b98c:	2302      	movs	r3, #2
 800b98e:	e068      	b.n	800ba62 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	2201      	movs	r2, #1
 800b994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	2202      	movs	r2, #2
 800b99c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	685b      	ldr	r3, [r3, #4]
 800b9a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	689b      	ldr	r3, [r3, #8]
 800b9ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	4a2e      	ldr	r2, [pc, #184]	; (800ba70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800b9b6:	4293      	cmp	r3, r2
 800b9b8:	d004      	beq.n	800b9c4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	4a2d      	ldr	r2, [pc, #180]	; (800ba74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800b9c0:	4293      	cmp	r3, r2
 800b9c2:	d108      	bne.n	800b9d6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b9ca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b9cc:	683b      	ldr	r3, [r7, #0]
 800b9ce:	685b      	ldr	r3, [r3, #4]
 800b9d0:	68fa      	ldr	r2, [r7, #12]
 800b9d2:	4313      	orrs	r3, r2
 800b9d4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b9dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b9de:	683b      	ldr	r3, [r7, #0]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	68fa      	ldr	r2, [r7, #12]
 800b9e4:	4313      	orrs	r3, r2
 800b9e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	68fa      	ldr	r2, [r7, #12]
 800b9ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	4a1e      	ldr	r2, [pc, #120]	; (800ba70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800b9f6:	4293      	cmp	r3, r2
 800b9f8:	d01d      	beq.n	800ba36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ba02:	d018      	beq.n	800ba36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	4a1b      	ldr	r2, [pc, #108]	; (800ba78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ba0a:	4293      	cmp	r3, r2
 800ba0c:	d013      	beq.n	800ba36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	4a1a      	ldr	r2, [pc, #104]	; (800ba7c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ba14:	4293      	cmp	r3, r2
 800ba16:	d00e      	beq.n	800ba36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	4a18      	ldr	r2, [pc, #96]	; (800ba80 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800ba1e:	4293      	cmp	r3, r2
 800ba20:	d009      	beq.n	800ba36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	4a13      	ldr	r2, [pc, #76]	; (800ba74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800ba28:	4293      	cmp	r3, r2
 800ba2a:	d004      	beq.n	800ba36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	4a14      	ldr	r2, [pc, #80]	; (800ba84 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800ba32:	4293      	cmp	r3, r2
 800ba34:	d10c      	bne.n	800ba50 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ba36:	68bb      	ldr	r3, [r7, #8]
 800ba38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ba3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ba3e:	683b      	ldr	r3, [r7, #0]
 800ba40:	689b      	ldr	r3, [r3, #8]
 800ba42:	68ba      	ldr	r2, [r7, #8]
 800ba44:	4313      	orrs	r3, r2
 800ba46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	68ba      	ldr	r2, [r7, #8]
 800ba4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2201      	movs	r2, #1
 800ba54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ba60:	2300      	movs	r3, #0
}
 800ba62:	4618      	mov	r0, r3
 800ba64:	3714      	adds	r7, #20
 800ba66:	46bd      	mov	sp, r7
 800ba68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6c:	4770      	bx	lr
 800ba6e:	bf00      	nop
 800ba70:	40012c00 	.word	0x40012c00
 800ba74:	40013400 	.word	0x40013400
 800ba78:	40000400 	.word	0x40000400
 800ba7c:	40000800 	.word	0x40000800
 800ba80:	40000c00 	.word	0x40000c00
 800ba84:	40014000 	.word	0x40014000

0800ba88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ba88:	b480      	push	{r7}
 800ba8a:	b083      	sub	sp, #12
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ba90:	bf00      	nop
 800ba92:	370c      	adds	r7, #12
 800ba94:	46bd      	mov	sp, r7
 800ba96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9a:	4770      	bx	lr

0800ba9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ba9c:	b480      	push	{r7}
 800ba9e:	b083      	sub	sp, #12
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800baa4:	bf00      	nop
 800baa6:	370c      	adds	r7, #12
 800baa8:	46bd      	mov	sp, r7
 800baaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baae:	4770      	bx	lr

0800bab0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800bab0:	b480      	push	{r7}
 800bab2:	b083      	sub	sp, #12
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800bab8:	bf00      	nop
 800baba:	370c      	adds	r7, #12
 800babc:	46bd      	mov	sp, r7
 800babe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac2:	4770      	bx	lr

0800bac4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bac4:	b580      	push	{r7, lr}
 800bac6:	b082      	sub	sp, #8
 800bac8:	af00      	add	r7, sp, #0
 800baca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d101      	bne.n	800bad6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bad2:	2301      	movs	r3, #1
 800bad4:	e040      	b.n	800bb58 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bada:	2b00      	cmp	r3, #0
 800badc:	d106      	bne.n	800baec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	2200      	movs	r2, #0
 800bae2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bae6:	6878      	ldr	r0, [r7, #4]
 800bae8:	f7f9 fa3c 	bl	8004f64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	2224      	movs	r2, #36	; 0x24
 800baf0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	681a      	ldr	r2, [r3, #0]
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	f022 0201 	bic.w	r2, r2, #1
 800bb00:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bb02:	6878      	ldr	r0, [r7, #4]
 800bb04:	f000 f8c0 	bl	800bc88 <UART_SetConfig>
 800bb08:	4603      	mov	r3, r0
 800bb0a:	2b01      	cmp	r3, #1
 800bb0c:	d101      	bne.n	800bb12 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800bb0e:	2301      	movs	r3, #1
 800bb10:	e022      	b.n	800bb58 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d002      	beq.n	800bb20 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800bb1a:	6878      	ldr	r0, [r7, #4]
 800bb1c:	f000 fb6c 	bl	800c1f8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	685a      	ldr	r2, [r3, #4]
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bb2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	689a      	ldr	r2, [r3, #8]
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bb3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	681a      	ldr	r2, [r3, #0]
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	f042 0201 	orr.w	r2, r2, #1
 800bb4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bb50:	6878      	ldr	r0, [r7, #4]
 800bb52:	f000 fbf3 	bl	800c33c <UART_CheckIdleState>
 800bb56:	4603      	mov	r3, r0
}
 800bb58:	4618      	mov	r0, r3
 800bb5a:	3708      	adds	r7, #8
 800bb5c:	46bd      	mov	sp, r7
 800bb5e:	bd80      	pop	{r7, pc}

0800bb60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b08a      	sub	sp, #40	; 0x28
 800bb64:	af02      	add	r7, sp, #8
 800bb66:	60f8      	str	r0, [r7, #12]
 800bb68:	60b9      	str	r1, [r7, #8]
 800bb6a:	603b      	str	r3, [r7, #0]
 800bb6c:	4613      	mov	r3, r2
 800bb6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bb74:	2b20      	cmp	r3, #32
 800bb76:	f040 8082 	bne.w	800bc7e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800bb7a:	68bb      	ldr	r3, [r7, #8]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d002      	beq.n	800bb86 <HAL_UART_Transmit+0x26>
 800bb80:	88fb      	ldrh	r3, [r7, #6]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d101      	bne.n	800bb8a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800bb86:	2301      	movs	r3, #1
 800bb88:	e07a      	b.n	800bc80 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800bb90:	2b01      	cmp	r3, #1
 800bb92:	d101      	bne.n	800bb98 <HAL_UART_Transmit+0x38>
 800bb94:	2302      	movs	r3, #2
 800bb96:	e073      	b.n	800bc80 <HAL_UART_Transmit+0x120>
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	2201      	movs	r2, #1
 800bb9c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	2200      	movs	r2, #0
 800bba4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	2221      	movs	r2, #33	; 0x21
 800bbac:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bbae:	f7fa fe61 	bl	8006874 <HAL_GetTick>
 800bbb2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	88fa      	ldrh	r2, [r7, #6]
 800bbb8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	88fa      	ldrh	r2, [r7, #6]
 800bbc0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	689b      	ldr	r3, [r3, #8]
 800bbc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bbcc:	d108      	bne.n	800bbe0 <HAL_UART_Transmit+0x80>
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	691b      	ldr	r3, [r3, #16]
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d104      	bne.n	800bbe0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800bbda:	68bb      	ldr	r3, [r7, #8]
 800bbdc:	61bb      	str	r3, [r7, #24]
 800bbde:	e003      	b.n	800bbe8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800bbe0:	68bb      	ldr	r3, [r7, #8]
 800bbe2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	2200      	movs	r2, #0
 800bbec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800bbf0:	e02d      	b.n	800bc4e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bbf2:	683b      	ldr	r3, [r7, #0]
 800bbf4:	9300      	str	r3, [sp, #0]
 800bbf6:	697b      	ldr	r3, [r7, #20]
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	2180      	movs	r1, #128	; 0x80
 800bbfc:	68f8      	ldr	r0, [r7, #12]
 800bbfe:	f000 fbe6 	bl	800c3ce <UART_WaitOnFlagUntilTimeout>
 800bc02:	4603      	mov	r3, r0
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d001      	beq.n	800bc0c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800bc08:	2303      	movs	r3, #3
 800bc0a:	e039      	b.n	800bc80 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800bc0c:	69fb      	ldr	r3, [r7, #28]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d10b      	bne.n	800bc2a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800bc12:	69bb      	ldr	r3, [r7, #24]
 800bc14:	881a      	ldrh	r2, [r3, #0]
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bc1e:	b292      	uxth	r2, r2
 800bc20:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800bc22:	69bb      	ldr	r3, [r7, #24]
 800bc24:	3302      	adds	r3, #2
 800bc26:	61bb      	str	r3, [r7, #24]
 800bc28:	e008      	b.n	800bc3c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800bc2a:	69fb      	ldr	r3, [r7, #28]
 800bc2c:	781a      	ldrb	r2, [r3, #0]
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	b292      	uxth	r2, r2
 800bc34:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800bc36:	69fb      	ldr	r3, [r7, #28]
 800bc38:	3301      	adds	r3, #1
 800bc3a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800bc42:	b29b      	uxth	r3, r3
 800bc44:	3b01      	subs	r3, #1
 800bc46:	b29a      	uxth	r2, r3
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800bc54:	b29b      	uxth	r3, r3
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d1cb      	bne.n	800bbf2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bc5a:	683b      	ldr	r3, [r7, #0]
 800bc5c:	9300      	str	r3, [sp, #0]
 800bc5e:	697b      	ldr	r3, [r7, #20]
 800bc60:	2200      	movs	r2, #0
 800bc62:	2140      	movs	r1, #64	; 0x40
 800bc64:	68f8      	ldr	r0, [r7, #12]
 800bc66:	f000 fbb2 	bl	800c3ce <UART_WaitOnFlagUntilTimeout>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d001      	beq.n	800bc74 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800bc70:	2303      	movs	r3, #3
 800bc72:	e005      	b.n	800bc80 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	2220      	movs	r2, #32
 800bc78:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	e000      	b.n	800bc80 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800bc7e:	2302      	movs	r3, #2
  }
}
 800bc80:	4618      	mov	r0, r3
 800bc82:	3720      	adds	r7, #32
 800bc84:	46bd      	mov	sp, r7
 800bc86:	bd80      	pop	{r7, pc}

0800bc88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bc88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bc8c:	b08a      	sub	sp, #40	; 0x28
 800bc8e:	af00      	add	r7, sp, #0
 800bc90:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bc92:	2300      	movs	r3, #0
 800bc94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	689a      	ldr	r2, [r3, #8]
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	691b      	ldr	r3, [r3, #16]
 800bca0:	431a      	orrs	r2, r3
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	695b      	ldr	r3, [r3, #20]
 800bca6:	431a      	orrs	r2, r3
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	69db      	ldr	r3, [r3, #28]
 800bcac:	4313      	orrs	r3, r2
 800bcae:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	681a      	ldr	r2, [r3, #0]
 800bcb6:	4ba4      	ldr	r3, [pc, #656]	; (800bf48 <UART_SetConfig+0x2c0>)
 800bcb8:	4013      	ands	r3, r2
 800bcba:	68fa      	ldr	r2, [r7, #12]
 800bcbc:	6812      	ldr	r2, [r2, #0]
 800bcbe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bcc0:	430b      	orrs	r3, r1
 800bcc2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	685b      	ldr	r3, [r3, #4]
 800bcca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	68da      	ldr	r2, [r3, #12]
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	430a      	orrs	r2, r1
 800bcd8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	699b      	ldr	r3, [r3, #24]
 800bcde:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	4a99      	ldr	r2, [pc, #612]	; (800bf4c <UART_SetConfig+0x2c4>)
 800bce6:	4293      	cmp	r3, r2
 800bce8:	d004      	beq.n	800bcf4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	6a1b      	ldr	r3, [r3, #32]
 800bcee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bcf0:	4313      	orrs	r3, r2
 800bcf2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	689b      	ldr	r3, [r3, #8]
 800bcfa:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bd04:	430a      	orrs	r2, r1
 800bd06:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	4a90      	ldr	r2, [pc, #576]	; (800bf50 <UART_SetConfig+0x2c8>)
 800bd0e:	4293      	cmp	r3, r2
 800bd10:	d126      	bne.n	800bd60 <UART_SetConfig+0xd8>
 800bd12:	4b90      	ldr	r3, [pc, #576]	; (800bf54 <UART_SetConfig+0x2cc>)
 800bd14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd18:	f003 0303 	and.w	r3, r3, #3
 800bd1c:	2b03      	cmp	r3, #3
 800bd1e:	d81b      	bhi.n	800bd58 <UART_SetConfig+0xd0>
 800bd20:	a201      	add	r2, pc, #4	; (adr r2, 800bd28 <UART_SetConfig+0xa0>)
 800bd22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd26:	bf00      	nop
 800bd28:	0800bd39 	.word	0x0800bd39
 800bd2c:	0800bd49 	.word	0x0800bd49
 800bd30:	0800bd41 	.word	0x0800bd41
 800bd34:	0800bd51 	.word	0x0800bd51
 800bd38:	2301      	movs	r3, #1
 800bd3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd3e:	e116      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bd40:	2302      	movs	r3, #2
 800bd42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd46:	e112      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bd48:	2304      	movs	r3, #4
 800bd4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd4e:	e10e      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bd50:	2308      	movs	r3, #8
 800bd52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd56:	e10a      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bd58:	2310      	movs	r3, #16
 800bd5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd5e:	e106      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	4a7c      	ldr	r2, [pc, #496]	; (800bf58 <UART_SetConfig+0x2d0>)
 800bd66:	4293      	cmp	r3, r2
 800bd68:	d138      	bne.n	800bddc <UART_SetConfig+0x154>
 800bd6a:	4b7a      	ldr	r3, [pc, #488]	; (800bf54 <UART_SetConfig+0x2cc>)
 800bd6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd70:	f003 030c 	and.w	r3, r3, #12
 800bd74:	2b0c      	cmp	r3, #12
 800bd76:	d82d      	bhi.n	800bdd4 <UART_SetConfig+0x14c>
 800bd78:	a201      	add	r2, pc, #4	; (adr r2, 800bd80 <UART_SetConfig+0xf8>)
 800bd7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd7e:	bf00      	nop
 800bd80:	0800bdb5 	.word	0x0800bdb5
 800bd84:	0800bdd5 	.word	0x0800bdd5
 800bd88:	0800bdd5 	.word	0x0800bdd5
 800bd8c:	0800bdd5 	.word	0x0800bdd5
 800bd90:	0800bdc5 	.word	0x0800bdc5
 800bd94:	0800bdd5 	.word	0x0800bdd5
 800bd98:	0800bdd5 	.word	0x0800bdd5
 800bd9c:	0800bdd5 	.word	0x0800bdd5
 800bda0:	0800bdbd 	.word	0x0800bdbd
 800bda4:	0800bdd5 	.word	0x0800bdd5
 800bda8:	0800bdd5 	.word	0x0800bdd5
 800bdac:	0800bdd5 	.word	0x0800bdd5
 800bdb0:	0800bdcd 	.word	0x0800bdcd
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bdba:	e0d8      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bdbc:	2302      	movs	r3, #2
 800bdbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bdc2:	e0d4      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bdc4:	2304      	movs	r3, #4
 800bdc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bdca:	e0d0      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bdcc:	2308      	movs	r3, #8
 800bdce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bdd2:	e0cc      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bdd4:	2310      	movs	r3, #16
 800bdd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bdda:	e0c8      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	4a5e      	ldr	r2, [pc, #376]	; (800bf5c <UART_SetConfig+0x2d4>)
 800bde2:	4293      	cmp	r3, r2
 800bde4:	d125      	bne.n	800be32 <UART_SetConfig+0x1aa>
 800bde6:	4b5b      	ldr	r3, [pc, #364]	; (800bf54 <UART_SetConfig+0x2cc>)
 800bde8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bdec:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800bdf0:	2b30      	cmp	r3, #48	; 0x30
 800bdf2:	d016      	beq.n	800be22 <UART_SetConfig+0x19a>
 800bdf4:	2b30      	cmp	r3, #48	; 0x30
 800bdf6:	d818      	bhi.n	800be2a <UART_SetConfig+0x1a2>
 800bdf8:	2b20      	cmp	r3, #32
 800bdfa:	d00a      	beq.n	800be12 <UART_SetConfig+0x18a>
 800bdfc:	2b20      	cmp	r3, #32
 800bdfe:	d814      	bhi.n	800be2a <UART_SetConfig+0x1a2>
 800be00:	2b00      	cmp	r3, #0
 800be02:	d002      	beq.n	800be0a <UART_SetConfig+0x182>
 800be04:	2b10      	cmp	r3, #16
 800be06:	d008      	beq.n	800be1a <UART_SetConfig+0x192>
 800be08:	e00f      	b.n	800be2a <UART_SetConfig+0x1a2>
 800be0a:	2300      	movs	r3, #0
 800be0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be10:	e0ad      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800be12:	2302      	movs	r3, #2
 800be14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be18:	e0a9      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800be1a:	2304      	movs	r3, #4
 800be1c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be20:	e0a5      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800be22:	2308      	movs	r3, #8
 800be24:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be28:	e0a1      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800be2a:	2310      	movs	r3, #16
 800be2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be30:	e09d      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	4a4a      	ldr	r2, [pc, #296]	; (800bf60 <UART_SetConfig+0x2d8>)
 800be38:	4293      	cmp	r3, r2
 800be3a:	d125      	bne.n	800be88 <UART_SetConfig+0x200>
 800be3c:	4b45      	ldr	r3, [pc, #276]	; (800bf54 <UART_SetConfig+0x2cc>)
 800be3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be42:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800be46:	2bc0      	cmp	r3, #192	; 0xc0
 800be48:	d016      	beq.n	800be78 <UART_SetConfig+0x1f0>
 800be4a:	2bc0      	cmp	r3, #192	; 0xc0
 800be4c:	d818      	bhi.n	800be80 <UART_SetConfig+0x1f8>
 800be4e:	2b80      	cmp	r3, #128	; 0x80
 800be50:	d00a      	beq.n	800be68 <UART_SetConfig+0x1e0>
 800be52:	2b80      	cmp	r3, #128	; 0x80
 800be54:	d814      	bhi.n	800be80 <UART_SetConfig+0x1f8>
 800be56:	2b00      	cmp	r3, #0
 800be58:	d002      	beq.n	800be60 <UART_SetConfig+0x1d8>
 800be5a:	2b40      	cmp	r3, #64	; 0x40
 800be5c:	d008      	beq.n	800be70 <UART_SetConfig+0x1e8>
 800be5e:	e00f      	b.n	800be80 <UART_SetConfig+0x1f8>
 800be60:	2300      	movs	r3, #0
 800be62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be66:	e082      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800be68:	2302      	movs	r3, #2
 800be6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be6e:	e07e      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800be70:	2304      	movs	r3, #4
 800be72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be76:	e07a      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800be78:	2308      	movs	r3, #8
 800be7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be7e:	e076      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800be80:	2310      	movs	r3, #16
 800be82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be86:	e072      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	4a35      	ldr	r2, [pc, #212]	; (800bf64 <UART_SetConfig+0x2dc>)
 800be8e:	4293      	cmp	r3, r2
 800be90:	d12a      	bne.n	800bee8 <UART_SetConfig+0x260>
 800be92:	4b30      	ldr	r3, [pc, #192]	; (800bf54 <UART_SetConfig+0x2cc>)
 800be94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be98:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800be9c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bea0:	d01a      	beq.n	800bed8 <UART_SetConfig+0x250>
 800bea2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bea6:	d81b      	bhi.n	800bee0 <UART_SetConfig+0x258>
 800bea8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800beac:	d00c      	beq.n	800bec8 <UART_SetConfig+0x240>
 800beae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800beb2:	d815      	bhi.n	800bee0 <UART_SetConfig+0x258>
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d003      	beq.n	800bec0 <UART_SetConfig+0x238>
 800beb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bebc:	d008      	beq.n	800bed0 <UART_SetConfig+0x248>
 800bebe:	e00f      	b.n	800bee0 <UART_SetConfig+0x258>
 800bec0:	2300      	movs	r3, #0
 800bec2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bec6:	e052      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bec8:	2302      	movs	r3, #2
 800beca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bece:	e04e      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bed0:	2304      	movs	r3, #4
 800bed2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bed6:	e04a      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bed8:	2308      	movs	r3, #8
 800beda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bede:	e046      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bee0:	2310      	movs	r3, #16
 800bee2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bee6:	e042      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	4a17      	ldr	r2, [pc, #92]	; (800bf4c <UART_SetConfig+0x2c4>)
 800beee:	4293      	cmp	r3, r2
 800bef0:	d13a      	bne.n	800bf68 <UART_SetConfig+0x2e0>
 800bef2:	4b18      	ldr	r3, [pc, #96]	; (800bf54 <UART_SetConfig+0x2cc>)
 800bef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bef8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800befc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bf00:	d01a      	beq.n	800bf38 <UART_SetConfig+0x2b0>
 800bf02:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bf06:	d81b      	bhi.n	800bf40 <UART_SetConfig+0x2b8>
 800bf08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bf0c:	d00c      	beq.n	800bf28 <UART_SetConfig+0x2a0>
 800bf0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bf12:	d815      	bhi.n	800bf40 <UART_SetConfig+0x2b8>
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d003      	beq.n	800bf20 <UART_SetConfig+0x298>
 800bf18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bf1c:	d008      	beq.n	800bf30 <UART_SetConfig+0x2a8>
 800bf1e:	e00f      	b.n	800bf40 <UART_SetConfig+0x2b8>
 800bf20:	2300      	movs	r3, #0
 800bf22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bf26:	e022      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bf28:	2302      	movs	r3, #2
 800bf2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bf2e:	e01e      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bf30:	2304      	movs	r3, #4
 800bf32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bf36:	e01a      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bf38:	2308      	movs	r3, #8
 800bf3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bf3e:	e016      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bf40:	2310      	movs	r3, #16
 800bf42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bf46:	e012      	b.n	800bf6e <UART_SetConfig+0x2e6>
 800bf48:	efff69f3 	.word	0xefff69f3
 800bf4c:	40008000 	.word	0x40008000
 800bf50:	40013800 	.word	0x40013800
 800bf54:	40021000 	.word	0x40021000
 800bf58:	40004400 	.word	0x40004400
 800bf5c:	40004800 	.word	0x40004800
 800bf60:	40004c00 	.word	0x40004c00
 800bf64:	40005000 	.word	0x40005000
 800bf68:	2310      	movs	r3, #16
 800bf6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	4a9f      	ldr	r2, [pc, #636]	; (800c1f0 <UART_SetConfig+0x568>)
 800bf74:	4293      	cmp	r3, r2
 800bf76:	d17a      	bne.n	800c06e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bf78:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bf7c:	2b08      	cmp	r3, #8
 800bf7e:	d824      	bhi.n	800bfca <UART_SetConfig+0x342>
 800bf80:	a201      	add	r2, pc, #4	; (adr r2, 800bf88 <UART_SetConfig+0x300>)
 800bf82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf86:	bf00      	nop
 800bf88:	0800bfad 	.word	0x0800bfad
 800bf8c:	0800bfcb 	.word	0x0800bfcb
 800bf90:	0800bfb5 	.word	0x0800bfb5
 800bf94:	0800bfcb 	.word	0x0800bfcb
 800bf98:	0800bfbb 	.word	0x0800bfbb
 800bf9c:	0800bfcb 	.word	0x0800bfcb
 800bfa0:	0800bfcb 	.word	0x0800bfcb
 800bfa4:	0800bfcb 	.word	0x0800bfcb
 800bfa8:	0800bfc3 	.word	0x0800bfc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bfac:	f7fd f846 	bl	800903c <HAL_RCC_GetPCLK1Freq>
 800bfb0:	61f8      	str	r0, [r7, #28]
        break;
 800bfb2:	e010      	b.n	800bfd6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bfb4:	4b8f      	ldr	r3, [pc, #572]	; (800c1f4 <UART_SetConfig+0x56c>)
 800bfb6:	61fb      	str	r3, [r7, #28]
        break;
 800bfb8:	e00d      	b.n	800bfd6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bfba:	f7fc ffa7 	bl	8008f0c <HAL_RCC_GetSysClockFreq>
 800bfbe:	61f8      	str	r0, [r7, #28]
        break;
 800bfc0:	e009      	b.n	800bfd6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bfc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bfc6:	61fb      	str	r3, [r7, #28]
        break;
 800bfc8:	e005      	b.n	800bfd6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800bfca:	2300      	movs	r3, #0
 800bfcc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800bfce:	2301      	movs	r3, #1
 800bfd0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800bfd4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bfd6:	69fb      	ldr	r3, [r7, #28]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	f000 80fb 	beq.w	800c1d4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	685a      	ldr	r2, [r3, #4]
 800bfe2:	4613      	mov	r3, r2
 800bfe4:	005b      	lsls	r3, r3, #1
 800bfe6:	4413      	add	r3, r2
 800bfe8:	69fa      	ldr	r2, [r7, #28]
 800bfea:	429a      	cmp	r2, r3
 800bfec:	d305      	bcc.n	800bffa <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	685b      	ldr	r3, [r3, #4]
 800bff2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800bff4:	69fa      	ldr	r2, [r7, #28]
 800bff6:	429a      	cmp	r2, r3
 800bff8:	d903      	bls.n	800c002 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800bffa:	2301      	movs	r3, #1
 800bffc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800c000:	e0e8      	b.n	800c1d4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800c002:	69fb      	ldr	r3, [r7, #28]
 800c004:	2200      	movs	r2, #0
 800c006:	461c      	mov	r4, r3
 800c008:	4615      	mov	r5, r2
 800c00a:	f04f 0200 	mov.w	r2, #0
 800c00e:	f04f 0300 	mov.w	r3, #0
 800c012:	022b      	lsls	r3, r5, #8
 800c014:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800c018:	0222      	lsls	r2, r4, #8
 800c01a:	68f9      	ldr	r1, [r7, #12]
 800c01c:	6849      	ldr	r1, [r1, #4]
 800c01e:	0849      	lsrs	r1, r1, #1
 800c020:	2000      	movs	r0, #0
 800c022:	4688      	mov	r8, r1
 800c024:	4681      	mov	r9, r0
 800c026:	eb12 0a08 	adds.w	sl, r2, r8
 800c02a:	eb43 0b09 	adc.w	fp, r3, r9
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	685b      	ldr	r3, [r3, #4]
 800c032:	2200      	movs	r2, #0
 800c034:	603b      	str	r3, [r7, #0]
 800c036:	607a      	str	r2, [r7, #4]
 800c038:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c03c:	4650      	mov	r0, sl
 800c03e:	4659      	mov	r1, fp
 800c040:	f7f4 f91e 	bl	8000280 <__aeabi_uldivmod>
 800c044:	4602      	mov	r2, r0
 800c046:	460b      	mov	r3, r1
 800c048:	4613      	mov	r3, r2
 800c04a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c04c:	69bb      	ldr	r3, [r7, #24]
 800c04e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c052:	d308      	bcc.n	800c066 <UART_SetConfig+0x3de>
 800c054:	69bb      	ldr	r3, [r7, #24]
 800c056:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c05a:	d204      	bcs.n	800c066 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	69ba      	ldr	r2, [r7, #24]
 800c062:	60da      	str	r2, [r3, #12]
 800c064:	e0b6      	b.n	800c1d4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800c066:	2301      	movs	r3, #1
 800c068:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800c06c:	e0b2      	b.n	800c1d4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	69db      	ldr	r3, [r3, #28]
 800c072:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c076:	d15e      	bne.n	800c136 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800c078:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c07c:	2b08      	cmp	r3, #8
 800c07e:	d828      	bhi.n	800c0d2 <UART_SetConfig+0x44a>
 800c080:	a201      	add	r2, pc, #4	; (adr r2, 800c088 <UART_SetConfig+0x400>)
 800c082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c086:	bf00      	nop
 800c088:	0800c0ad 	.word	0x0800c0ad
 800c08c:	0800c0b5 	.word	0x0800c0b5
 800c090:	0800c0bd 	.word	0x0800c0bd
 800c094:	0800c0d3 	.word	0x0800c0d3
 800c098:	0800c0c3 	.word	0x0800c0c3
 800c09c:	0800c0d3 	.word	0x0800c0d3
 800c0a0:	0800c0d3 	.word	0x0800c0d3
 800c0a4:	0800c0d3 	.word	0x0800c0d3
 800c0a8:	0800c0cb 	.word	0x0800c0cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c0ac:	f7fc ffc6 	bl	800903c <HAL_RCC_GetPCLK1Freq>
 800c0b0:	61f8      	str	r0, [r7, #28]
        break;
 800c0b2:	e014      	b.n	800c0de <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c0b4:	f7fc ffd8 	bl	8009068 <HAL_RCC_GetPCLK2Freq>
 800c0b8:	61f8      	str	r0, [r7, #28]
        break;
 800c0ba:	e010      	b.n	800c0de <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c0bc:	4b4d      	ldr	r3, [pc, #308]	; (800c1f4 <UART_SetConfig+0x56c>)
 800c0be:	61fb      	str	r3, [r7, #28]
        break;
 800c0c0:	e00d      	b.n	800c0de <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c0c2:	f7fc ff23 	bl	8008f0c <HAL_RCC_GetSysClockFreq>
 800c0c6:	61f8      	str	r0, [r7, #28]
        break;
 800c0c8:	e009      	b.n	800c0de <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c0ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c0ce:	61fb      	str	r3, [r7, #28]
        break;
 800c0d0:	e005      	b.n	800c0de <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800c0d2:	2300      	movs	r3, #0
 800c0d4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800c0d6:	2301      	movs	r3, #1
 800c0d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800c0dc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c0de:	69fb      	ldr	r3, [r7, #28]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d077      	beq.n	800c1d4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c0e4:	69fb      	ldr	r3, [r7, #28]
 800c0e6:	005a      	lsls	r2, r3, #1
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	685b      	ldr	r3, [r3, #4]
 800c0ec:	085b      	lsrs	r3, r3, #1
 800c0ee:	441a      	add	r2, r3
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	685b      	ldr	r3, [r3, #4]
 800c0f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0f8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c0fa:	69bb      	ldr	r3, [r7, #24]
 800c0fc:	2b0f      	cmp	r3, #15
 800c0fe:	d916      	bls.n	800c12e <UART_SetConfig+0x4a6>
 800c100:	69bb      	ldr	r3, [r7, #24]
 800c102:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c106:	d212      	bcs.n	800c12e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c108:	69bb      	ldr	r3, [r7, #24]
 800c10a:	b29b      	uxth	r3, r3
 800c10c:	f023 030f 	bic.w	r3, r3, #15
 800c110:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c112:	69bb      	ldr	r3, [r7, #24]
 800c114:	085b      	lsrs	r3, r3, #1
 800c116:	b29b      	uxth	r3, r3
 800c118:	f003 0307 	and.w	r3, r3, #7
 800c11c:	b29a      	uxth	r2, r3
 800c11e:	8afb      	ldrh	r3, [r7, #22]
 800c120:	4313      	orrs	r3, r2
 800c122:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	8afa      	ldrh	r2, [r7, #22]
 800c12a:	60da      	str	r2, [r3, #12]
 800c12c:	e052      	b.n	800c1d4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800c12e:	2301      	movs	r3, #1
 800c130:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800c134:	e04e      	b.n	800c1d4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c136:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c13a:	2b08      	cmp	r3, #8
 800c13c:	d827      	bhi.n	800c18e <UART_SetConfig+0x506>
 800c13e:	a201      	add	r2, pc, #4	; (adr r2, 800c144 <UART_SetConfig+0x4bc>)
 800c140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c144:	0800c169 	.word	0x0800c169
 800c148:	0800c171 	.word	0x0800c171
 800c14c:	0800c179 	.word	0x0800c179
 800c150:	0800c18f 	.word	0x0800c18f
 800c154:	0800c17f 	.word	0x0800c17f
 800c158:	0800c18f 	.word	0x0800c18f
 800c15c:	0800c18f 	.word	0x0800c18f
 800c160:	0800c18f 	.word	0x0800c18f
 800c164:	0800c187 	.word	0x0800c187
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c168:	f7fc ff68 	bl	800903c <HAL_RCC_GetPCLK1Freq>
 800c16c:	61f8      	str	r0, [r7, #28]
        break;
 800c16e:	e014      	b.n	800c19a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c170:	f7fc ff7a 	bl	8009068 <HAL_RCC_GetPCLK2Freq>
 800c174:	61f8      	str	r0, [r7, #28]
        break;
 800c176:	e010      	b.n	800c19a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c178:	4b1e      	ldr	r3, [pc, #120]	; (800c1f4 <UART_SetConfig+0x56c>)
 800c17a:	61fb      	str	r3, [r7, #28]
        break;
 800c17c:	e00d      	b.n	800c19a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c17e:	f7fc fec5 	bl	8008f0c <HAL_RCC_GetSysClockFreq>
 800c182:	61f8      	str	r0, [r7, #28]
        break;
 800c184:	e009      	b.n	800c19a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c186:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c18a:	61fb      	str	r3, [r7, #28]
        break;
 800c18c:	e005      	b.n	800c19a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800c18e:	2300      	movs	r3, #0
 800c190:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800c192:	2301      	movs	r3, #1
 800c194:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800c198:	bf00      	nop
    }

    if (pclk != 0U)
 800c19a:	69fb      	ldr	r3, [r7, #28]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d019      	beq.n	800c1d4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	685b      	ldr	r3, [r3, #4]
 800c1a4:	085a      	lsrs	r2, r3, #1
 800c1a6:	69fb      	ldr	r3, [r7, #28]
 800c1a8:	441a      	add	r2, r3
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	685b      	ldr	r3, [r3, #4]
 800c1ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1b2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c1b4:	69bb      	ldr	r3, [r7, #24]
 800c1b6:	2b0f      	cmp	r3, #15
 800c1b8:	d909      	bls.n	800c1ce <UART_SetConfig+0x546>
 800c1ba:	69bb      	ldr	r3, [r7, #24]
 800c1bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c1c0:	d205      	bcs.n	800c1ce <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c1c2:	69bb      	ldr	r3, [r7, #24]
 800c1c4:	b29a      	uxth	r2, r3
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	60da      	str	r2, [r3, #12]
 800c1cc:	e002      	b.n	800c1d4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800c1ce:	2301      	movs	r3, #1
 800c1d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	2200      	movs	r2, #0
 800c1de:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800c1e0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	3728      	adds	r7, #40	; 0x28
 800c1e8:	46bd      	mov	sp, r7
 800c1ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c1ee:	bf00      	nop
 800c1f0:	40008000 	.word	0x40008000
 800c1f4:	00f42400 	.word	0x00f42400

0800c1f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c1f8:	b480      	push	{r7}
 800c1fa:	b083      	sub	sp, #12
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c204:	f003 0301 	and.w	r3, r3, #1
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d00a      	beq.n	800c222 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	685b      	ldr	r3, [r3, #4]
 800c212:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	430a      	orrs	r2, r1
 800c220:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c226:	f003 0302 	and.w	r3, r3, #2
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d00a      	beq.n	800c244 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	685b      	ldr	r3, [r3, #4]
 800c234:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	430a      	orrs	r2, r1
 800c242:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c248:	f003 0304 	and.w	r3, r3, #4
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d00a      	beq.n	800c266 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	685b      	ldr	r3, [r3, #4]
 800c256:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	430a      	orrs	r2, r1
 800c264:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c26a:	f003 0308 	and.w	r3, r3, #8
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d00a      	beq.n	800c288 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	685b      	ldr	r3, [r3, #4]
 800c278:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	430a      	orrs	r2, r1
 800c286:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c28c:	f003 0310 	and.w	r3, r3, #16
 800c290:	2b00      	cmp	r3, #0
 800c292:	d00a      	beq.n	800c2aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	689b      	ldr	r3, [r3, #8]
 800c29a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	430a      	orrs	r2, r1
 800c2a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2ae:	f003 0320 	and.w	r3, r3, #32
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d00a      	beq.n	800c2cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	689b      	ldr	r3, [r3, #8]
 800c2bc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	430a      	orrs	r2, r1
 800c2ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d01a      	beq.n	800c30e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	685b      	ldr	r3, [r3, #4]
 800c2de:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	430a      	orrs	r2, r1
 800c2ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c2f6:	d10a      	bne.n	800c30e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	685b      	ldr	r3, [r3, #4]
 800c2fe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	430a      	orrs	r2, r1
 800c30c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c316:	2b00      	cmp	r3, #0
 800c318:	d00a      	beq.n	800c330 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	685b      	ldr	r3, [r3, #4]
 800c320:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	430a      	orrs	r2, r1
 800c32e:	605a      	str	r2, [r3, #4]
  }
}
 800c330:	bf00      	nop
 800c332:	370c      	adds	r7, #12
 800c334:	46bd      	mov	sp, r7
 800c336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c33a:	4770      	bx	lr

0800c33c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b086      	sub	sp, #24
 800c340:	af02      	add	r7, sp, #8
 800c342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	2200      	movs	r2, #0
 800c348:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c34c:	f7fa fa92 	bl	8006874 <HAL_GetTick>
 800c350:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	f003 0308 	and.w	r3, r3, #8
 800c35c:	2b08      	cmp	r3, #8
 800c35e:	d10e      	bne.n	800c37e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c360:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c364:	9300      	str	r3, [sp, #0]
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	2200      	movs	r2, #0
 800c36a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c36e:	6878      	ldr	r0, [r7, #4]
 800c370:	f000 f82d 	bl	800c3ce <UART_WaitOnFlagUntilTimeout>
 800c374:	4603      	mov	r3, r0
 800c376:	2b00      	cmp	r3, #0
 800c378:	d001      	beq.n	800c37e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c37a:	2303      	movs	r3, #3
 800c37c:	e023      	b.n	800c3c6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	f003 0304 	and.w	r3, r3, #4
 800c388:	2b04      	cmp	r3, #4
 800c38a:	d10e      	bne.n	800c3aa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c38c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c390:	9300      	str	r3, [sp, #0]
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	2200      	movs	r2, #0
 800c396:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c39a:	6878      	ldr	r0, [r7, #4]
 800c39c:	f000 f817 	bl	800c3ce <UART_WaitOnFlagUntilTimeout>
 800c3a0:	4603      	mov	r3, r0
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d001      	beq.n	800c3aa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c3a6:	2303      	movs	r3, #3
 800c3a8:	e00d      	b.n	800c3c6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	2220      	movs	r2, #32
 800c3ae:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	2220      	movs	r2, #32
 800c3b4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	2200      	movs	r2, #0
 800c3c0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800c3c4:	2300      	movs	r3, #0
}
 800c3c6:	4618      	mov	r0, r3
 800c3c8:	3710      	adds	r7, #16
 800c3ca:	46bd      	mov	sp, r7
 800c3cc:	bd80      	pop	{r7, pc}

0800c3ce <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c3ce:	b580      	push	{r7, lr}
 800c3d0:	b09c      	sub	sp, #112	; 0x70
 800c3d2:	af00      	add	r7, sp, #0
 800c3d4:	60f8      	str	r0, [r7, #12]
 800c3d6:	60b9      	str	r1, [r7, #8]
 800c3d8:	603b      	str	r3, [r7, #0]
 800c3da:	4613      	mov	r3, r2
 800c3dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c3de:	e0a5      	b.n	800c52c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c3e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c3e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3e6:	f000 80a1 	beq.w	800c52c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c3ea:	f7fa fa43 	bl	8006874 <HAL_GetTick>
 800c3ee:	4602      	mov	r2, r0
 800c3f0:	683b      	ldr	r3, [r7, #0]
 800c3f2:	1ad3      	subs	r3, r2, r3
 800c3f4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c3f6:	429a      	cmp	r2, r3
 800c3f8:	d302      	bcc.n	800c400 <UART_WaitOnFlagUntilTimeout+0x32>
 800c3fa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d13e      	bne.n	800c47e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c406:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c408:	e853 3f00 	ldrex	r3, [r3]
 800c40c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800c40e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c410:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c414:	667b      	str	r3, [r7, #100]	; 0x64
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	461a      	mov	r2, r3
 800c41c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c41e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c420:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c422:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c424:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c426:	e841 2300 	strex	r3, r2, [r1]
 800c42a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800c42c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d1e6      	bne.n	800c400 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	3308      	adds	r3, #8
 800c438:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c43a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c43c:	e853 3f00 	ldrex	r3, [r3]
 800c440:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c444:	f023 0301 	bic.w	r3, r3, #1
 800c448:	663b      	str	r3, [r7, #96]	; 0x60
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	3308      	adds	r3, #8
 800c450:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c452:	64ba      	str	r2, [r7, #72]	; 0x48
 800c454:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c456:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c458:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c45a:	e841 2300 	strex	r3, r2, [r1]
 800c45e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800c460:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c462:	2b00      	cmp	r3, #0
 800c464:	d1e5      	bne.n	800c432 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	2220      	movs	r2, #32
 800c46a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	2220      	movs	r2, #32
 800c470:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	2200      	movs	r2, #0
 800c476:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800c47a:	2303      	movs	r3, #3
 800c47c:	e067      	b.n	800c54e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	f003 0304 	and.w	r3, r3, #4
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d04f      	beq.n	800c52c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	69db      	ldr	r3, [r3, #28]
 800c492:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c496:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c49a:	d147      	bne.n	800c52c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c4a4:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4ae:	e853 3f00 	ldrex	r3, [r3]
 800c4b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c4b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4b6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c4ba:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	461a      	mov	r2, r3
 800c4c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c4c4:	637b      	str	r3, [r7, #52]	; 0x34
 800c4c6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c4ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c4cc:	e841 2300 	strex	r3, r2, [r1]
 800c4d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c4d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d1e6      	bne.n	800c4a6 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	3308      	adds	r3, #8
 800c4de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4e0:	697b      	ldr	r3, [r7, #20]
 800c4e2:	e853 3f00 	ldrex	r3, [r3]
 800c4e6:	613b      	str	r3, [r7, #16]
   return(result);
 800c4e8:	693b      	ldr	r3, [r7, #16]
 800c4ea:	f023 0301 	bic.w	r3, r3, #1
 800c4ee:	66bb      	str	r3, [r7, #104]	; 0x68
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	3308      	adds	r3, #8
 800c4f6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800c4f8:	623a      	str	r2, [r7, #32]
 800c4fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4fc:	69f9      	ldr	r1, [r7, #28]
 800c4fe:	6a3a      	ldr	r2, [r7, #32]
 800c500:	e841 2300 	strex	r3, r2, [r1]
 800c504:	61bb      	str	r3, [r7, #24]
   return(result);
 800c506:	69bb      	ldr	r3, [r7, #24]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d1e5      	bne.n	800c4d8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	2220      	movs	r2, #32
 800c510:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	2220      	movs	r2, #32
 800c516:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	2220      	movs	r2, #32
 800c51c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	2200      	movs	r2, #0
 800c524:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800c528:	2303      	movs	r3, #3
 800c52a:	e010      	b.n	800c54e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	69da      	ldr	r2, [r3, #28]
 800c532:	68bb      	ldr	r3, [r7, #8]
 800c534:	4013      	ands	r3, r2
 800c536:	68ba      	ldr	r2, [r7, #8]
 800c538:	429a      	cmp	r2, r3
 800c53a:	bf0c      	ite	eq
 800c53c:	2301      	moveq	r3, #1
 800c53e:	2300      	movne	r3, #0
 800c540:	b2db      	uxtb	r3, r3
 800c542:	461a      	mov	r2, r3
 800c544:	79fb      	ldrb	r3, [r7, #7]
 800c546:	429a      	cmp	r2, r3
 800c548:	f43f af4a 	beq.w	800c3e0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c54c:	2300      	movs	r3, #0
}
 800c54e:	4618      	mov	r0, r3
 800c550:	3770      	adds	r7, #112	; 0x70
 800c552:	46bd      	mov	sp, r7
 800c554:	bd80      	pop	{r7, pc}

0800c556 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c556:	b084      	sub	sp, #16
 800c558:	b580      	push	{r7, lr}
 800c55a:	b084      	sub	sp, #16
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	6078      	str	r0, [r7, #4]
 800c560:	f107 001c 	add.w	r0, r7, #28
 800c564:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	68db      	ldr	r3, [r3, #12]
 800c56c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800c574:	6878      	ldr	r0, [r7, #4]
 800c576:	f000 fa6f 	bl	800ca58 <USB_CoreReset>
 800c57a:	4603      	mov	r3, r0
 800c57c:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800c57e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c580:	2b00      	cmp	r3, #0
 800c582:	d106      	bne.n	800c592 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c588:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	639a      	str	r2, [r3, #56]	; 0x38
 800c590:	e005      	b.n	800c59e <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c596:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 800c59e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	3710      	adds	r7, #16
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c5aa:	b004      	add	sp, #16
 800c5ac:	4770      	bx	lr

0800c5ae <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c5ae:	b480      	push	{r7}
 800c5b0:	b083      	sub	sp, #12
 800c5b2:	af00      	add	r7, sp, #0
 800c5b4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	689b      	ldr	r3, [r3, #8]
 800c5ba:	f023 0201 	bic.w	r2, r3, #1
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c5c2:	2300      	movs	r3, #0
}
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	370c      	adds	r7, #12
 800c5c8:	46bd      	mov	sp, r7
 800c5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ce:	4770      	bx	lr

0800c5d0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800c5d0:	b580      	push	{r7, lr}
 800c5d2:	b084      	sub	sp, #16
 800c5d4:	af00      	add	r7, sp, #0
 800c5d6:	6078      	str	r0, [r7, #4]
 800c5d8:	460b      	mov	r3, r1
 800c5da:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800c5dc:	2300      	movs	r3, #0
 800c5de:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	68db      	ldr	r3, [r3, #12]
 800c5e4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c5ec:	78fb      	ldrb	r3, [r7, #3]
 800c5ee:	2b01      	cmp	r3, #1
 800c5f0:	d115      	bne.n	800c61e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	68db      	ldr	r3, [r3, #12]
 800c5f6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800c5fe:	2001      	movs	r0, #1
 800c600:	f7fa f944 	bl	800688c <HAL_Delay>
      ms++;
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	3301      	adds	r3, #1
 800c608:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800c60a:	6878      	ldr	r0, [r7, #4]
 800c60c:	f000 fa16 	bl	800ca3c <USB_GetMode>
 800c610:	4603      	mov	r3, r0
 800c612:	2b01      	cmp	r3, #1
 800c614:	d01e      	beq.n	800c654 <USB_SetCurrentMode+0x84>
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	2b31      	cmp	r3, #49	; 0x31
 800c61a:	d9f0      	bls.n	800c5fe <USB_SetCurrentMode+0x2e>
 800c61c:	e01a      	b.n	800c654 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800c61e:	78fb      	ldrb	r3, [r7, #3]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d115      	bne.n	800c650 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	68db      	ldr	r3, [r3, #12]
 800c628:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800c630:	2001      	movs	r0, #1
 800c632:	f7fa f92b 	bl	800688c <HAL_Delay>
      ms++;
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	3301      	adds	r3, #1
 800c63a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800c63c:	6878      	ldr	r0, [r7, #4]
 800c63e:	f000 f9fd 	bl	800ca3c <USB_GetMode>
 800c642:	4603      	mov	r3, r0
 800c644:	2b00      	cmp	r3, #0
 800c646:	d005      	beq.n	800c654 <USB_SetCurrentMode+0x84>
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	2b31      	cmp	r3, #49	; 0x31
 800c64c:	d9f0      	bls.n	800c630 <USB_SetCurrentMode+0x60>
 800c64e:	e001      	b.n	800c654 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800c650:	2301      	movs	r3, #1
 800c652:	e005      	b.n	800c660 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	2b32      	cmp	r3, #50	; 0x32
 800c658:	d101      	bne.n	800c65e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800c65a:	2301      	movs	r3, #1
 800c65c:	e000      	b.n	800c660 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800c65e:	2300      	movs	r3, #0
}
 800c660:	4618      	mov	r0, r3
 800c662:	3710      	adds	r7, #16
 800c664:	46bd      	mov	sp, r7
 800c666:	bd80      	pop	{r7, pc}

0800c668 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c668:	b084      	sub	sp, #16
 800c66a:	b580      	push	{r7, lr}
 800c66c:	b086      	sub	sp, #24
 800c66e:	af00      	add	r7, sp, #0
 800c670:	6078      	str	r0, [r7, #4]
 800c672:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800c676:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c67a:	2300      	movs	r3, #0
 800c67c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c682:	2300      	movs	r3, #0
 800c684:	613b      	str	r3, [r7, #16]
 800c686:	e009      	b.n	800c69c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c688:	687a      	ldr	r2, [r7, #4]
 800c68a:	693b      	ldr	r3, [r7, #16]
 800c68c:	3340      	adds	r3, #64	; 0x40
 800c68e:	009b      	lsls	r3, r3, #2
 800c690:	4413      	add	r3, r2
 800c692:	2200      	movs	r2, #0
 800c694:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c696:	693b      	ldr	r3, [r7, #16]
 800c698:	3301      	adds	r3, #1
 800c69a:	613b      	str	r3, [r7, #16]
 800c69c:	693b      	ldr	r3, [r7, #16]
 800c69e:	2b0e      	cmp	r3, #14
 800c6a0:	d9f2      	bls.n	800c688 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c6a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d11c      	bne.n	800c6e2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c6ae:	685b      	ldr	r3, [r3, #4]
 800c6b0:	68fa      	ldr	r2, [r7, #12]
 800c6b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c6b6:	f043 0302 	orr.w	r3, r3, #2
 800c6ba:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6c0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	601a      	str	r2, [r3, #0]
 800c6e0:	e005      	b.n	800c6ee <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6e6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c6f4:	461a      	mov	r2, r3
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c700:	4619      	mov	r1, r3
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c708:	461a      	mov	r2, r3
 800c70a:	680b      	ldr	r3, [r1, #0]
 800c70c:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c70e:	2103      	movs	r1, #3
 800c710:	6878      	ldr	r0, [r7, #4]
 800c712:	f000 f959 	bl	800c9c8 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c716:	2110      	movs	r1, #16
 800c718:	6878      	ldr	r0, [r7, #4]
 800c71a:	f000 f8f1 	bl	800c900 <USB_FlushTxFifo>
 800c71e:	4603      	mov	r3, r0
 800c720:	2b00      	cmp	r3, #0
 800c722:	d001      	beq.n	800c728 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 800c724:	2301      	movs	r3, #1
 800c726:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c728:	6878      	ldr	r0, [r7, #4]
 800c72a:	f000 f91d 	bl	800c968 <USB_FlushRxFifo>
 800c72e:	4603      	mov	r3, r0
 800c730:	2b00      	cmp	r3, #0
 800c732:	d001      	beq.n	800c738 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 800c734:	2301      	movs	r3, #1
 800c736:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c73e:	461a      	mov	r2, r3
 800c740:	2300      	movs	r3, #0
 800c742:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c74a:	461a      	mov	r2, r3
 800c74c:	2300      	movs	r3, #0
 800c74e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c756:	461a      	mov	r2, r3
 800c758:	2300      	movs	r3, #0
 800c75a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c75c:	2300      	movs	r3, #0
 800c75e:	613b      	str	r3, [r7, #16]
 800c760:	e043      	b.n	800c7ea <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c762:	693b      	ldr	r3, [r7, #16]
 800c764:	015a      	lsls	r2, r3, #5
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	4413      	add	r3, r2
 800c76a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c774:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c778:	d118      	bne.n	800c7ac <USB_DevInit+0x144>
    {
      if (i == 0U)
 800c77a:	693b      	ldr	r3, [r7, #16]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d10a      	bne.n	800c796 <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c780:	693b      	ldr	r3, [r7, #16]
 800c782:	015a      	lsls	r2, r3, #5
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	4413      	add	r3, r2
 800c788:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c78c:	461a      	mov	r2, r3
 800c78e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c792:	6013      	str	r3, [r2, #0]
 800c794:	e013      	b.n	800c7be <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c796:	693b      	ldr	r3, [r7, #16]
 800c798:	015a      	lsls	r2, r3, #5
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	4413      	add	r3, r2
 800c79e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7a2:	461a      	mov	r2, r3
 800c7a4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c7a8:	6013      	str	r3, [r2, #0]
 800c7aa:	e008      	b.n	800c7be <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c7ac:	693b      	ldr	r3, [r7, #16]
 800c7ae:	015a      	lsls	r2, r3, #5
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	4413      	add	r3, r2
 800c7b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7b8:	461a      	mov	r2, r3
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c7be:	693b      	ldr	r3, [r7, #16]
 800c7c0:	015a      	lsls	r2, r3, #5
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	4413      	add	r3, r2
 800c7c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7ca:	461a      	mov	r2, r3
 800c7cc:	2300      	movs	r3, #0
 800c7ce:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c7d0:	693b      	ldr	r3, [r7, #16]
 800c7d2:	015a      	lsls	r2, r3, #5
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	4413      	add	r3, r2
 800c7d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7dc:	461a      	mov	r2, r3
 800c7de:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c7e2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c7e4:	693b      	ldr	r3, [r7, #16]
 800c7e6:	3301      	adds	r3, #1
 800c7e8:	613b      	str	r3, [r7, #16]
 800c7ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7ec:	693a      	ldr	r2, [r7, #16]
 800c7ee:	429a      	cmp	r2, r3
 800c7f0:	d3b7      	bcc.n	800c762 <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	613b      	str	r3, [r7, #16]
 800c7f6:	e043      	b.n	800c880 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c7f8:	693b      	ldr	r3, [r7, #16]
 800c7fa:	015a      	lsls	r2, r3, #5
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	4413      	add	r3, r2
 800c800:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c80a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c80e:	d118      	bne.n	800c842 <USB_DevInit+0x1da>
    {
      if (i == 0U)
 800c810:	693b      	ldr	r3, [r7, #16]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d10a      	bne.n	800c82c <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c816:	693b      	ldr	r3, [r7, #16]
 800c818:	015a      	lsls	r2, r3, #5
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	4413      	add	r3, r2
 800c81e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c822:	461a      	mov	r2, r3
 800c824:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c828:	6013      	str	r3, [r2, #0]
 800c82a:	e013      	b.n	800c854 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c82c:	693b      	ldr	r3, [r7, #16]
 800c82e:	015a      	lsls	r2, r3, #5
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	4413      	add	r3, r2
 800c834:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c838:	461a      	mov	r2, r3
 800c83a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c83e:	6013      	str	r3, [r2, #0]
 800c840:	e008      	b.n	800c854 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c842:	693b      	ldr	r3, [r7, #16]
 800c844:	015a      	lsls	r2, r3, #5
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	4413      	add	r3, r2
 800c84a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c84e:	461a      	mov	r2, r3
 800c850:	2300      	movs	r3, #0
 800c852:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c854:	693b      	ldr	r3, [r7, #16]
 800c856:	015a      	lsls	r2, r3, #5
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	4413      	add	r3, r2
 800c85c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c860:	461a      	mov	r2, r3
 800c862:	2300      	movs	r3, #0
 800c864:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c866:	693b      	ldr	r3, [r7, #16]
 800c868:	015a      	lsls	r2, r3, #5
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	4413      	add	r3, r2
 800c86e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c872:	461a      	mov	r2, r3
 800c874:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c878:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c87a:	693b      	ldr	r3, [r7, #16]
 800c87c:	3301      	adds	r3, #1
 800c87e:	613b      	str	r3, [r7, #16]
 800c880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c882:	693a      	ldr	r2, [r7, #16]
 800c884:	429a      	cmp	r2, r3
 800c886:	d3b7      	bcc.n	800c7f8 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c88e:	691b      	ldr	r3, [r3, #16]
 800c890:	68fa      	ldr	r2, [r7, #12]
 800c892:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c896:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c89a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	2200      	movs	r2, #0
 800c8a0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800c8a8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	699b      	ldr	r3, [r3, #24]
 800c8ae:	f043 0210 	orr.w	r2, r3, #16
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	699a      	ldr	r2, [r3, #24]
 800c8ba:	4b10      	ldr	r3, [pc, #64]	; (800c8fc <USB_DevInit+0x294>)
 800c8bc:	4313      	orrs	r3, r2
 800c8be:	687a      	ldr	r2, [r7, #4]
 800c8c0:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c8c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d005      	beq.n	800c8d4 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	699b      	ldr	r3, [r3, #24]
 800c8cc:	f043 0208 	orr.w	r2, r3, #8
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c8d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c8d6:	2b01      	cmp	r3, #1
 800c8d8:	d107      	bne.n	800c8ea <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	699b      	ldr	r3, [r3, #24]
 800c8de:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c8e2:	f043 0304 	orr.w	r3, r3, #4
 800c8e6:	687a      	ldr	r2, [r7, #4]
 800c8e8:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c8ea:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	3718      	adds	r7, #24
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c8f6:	b004      	add	sp, #16
 800c8f8:	4770      	bx	lr
 800c8fa:	bf00      	nop
 800c8fc:	803c3800 	.word	0x803c3800

0800c900 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c900:	b480      	push	{r7}
 800c902:	b085      	sub	sp, #20
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
 800c908:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c90a:	2300      	movs	r3, #0
 800c90c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	3301      	adds	r3, #1
 800c912:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	4a13      	ldr	r2, [pc, #76]	; (800c964 <USB_FlushTxFifo+0x64>)
 800c918:	4293      	cmp	r3, r2
 800c91a:	d901      	bls.n	800c920 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800c91c:	2303      	movs	r3, #3
 800c91e:	e01b      	b.n	800c958 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	691b      	ldr	r3, [r3, #16]
 800c924:	2b00      	cmp	r3, #0
 800c926:	daf2      	bge.n	800c90e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800c928:	2300      	movs	r3, #0
 800c92a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c92c:	683b      	ldr	r3, [r7, #0]
 800c92e:	019b      	lsls	r3, r3, #6
 800c930:	f043 0220 	orr.w	r2, r3, #32
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	3301      	adds	r3, #1
 800c93c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	4a08      	ldr	r2, [pc, #32]	; (800c964 <USB_FlushTxFifo+0x64>)
 800c942:	4293      	cmp	r3, r2
 800c944:	d901      	bls.n	800c94a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800c946:	2303      	movs	r3, #3
 800c948:	e006      	b.n	800c958 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	691b      	ldr	r3, [r3, #16]
 800c94e:	f003 0320 	and.w	r3, r3, #32
 800c952:	2b20      	cmp	r3, #32
 800c954:	d0f0      	beq.n	800c938 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800c956:	2300      	movs	r3, #0
}
 800c958:	4618      	mov	r0, r3
 800c95a:	3714      	adds	r7, #20
 800c95c:	46bd      	mov	sp, r7
 800c95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c962:	4770      	bx	lr
 800c964:	00030d40 	.word	0x00030d40

0800c968 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c968:	b480      	push	{r7}
 800c96a:	b085      	sub	sp, #20
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c970:	2300      	movs	r3, #0
 800c972:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	3301      	adds	r3, #1
 800c978:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	4a11      	ldr	r2, [pc, #68]	; (800c9c4 <USB_FlushRxFifo+0x5c>)
 800c97e:	4293      	cmp	r3, r2
 800c980:	d901      	bls.n	800c986 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800c982:	2303      	movs	r3, #3
 800c984:	e018      	b.n	800c9b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	691b      	ldr	r3, [r3, #16]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	daf2      	bge.n	800c974 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800c98e:	2300      	movs	r3, #0
 800c990:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	2210      	movs	r2, #16
 800c996:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	3301      	adds	r3, #1
 800c99c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	4a08      	ldr	r2, [pc, #32]	; (800c9c4 <USB_FlushRxFifo+0x5c>)
 800c9a2:	4293      	cmp	r3, r2
 800c9a4:	d901      	bls.n	800c9aa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800c9a6:	2303      	movs	r3, #3
 800c9a8:	e006      	b.n	800c9b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	691b      	ldr	r3, [r3, #16]
 800c9ae:	f003 0310 	and.w	r3, r3, #16
 800c9b2:	2b10      	cmp	r3, #16
 800c9b4:	d0f0      	beq.n	800c998 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800c9b6:	2300      	movs	r3, #0
}
 800c9b8:	4618      	mov	r0, r3
 800c9ba:	3714      	adds	r7, #20
 800c9bc:	46bd      	mov	sp, r7
 800c9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c2:	4770      	bx	lr
 800c9c4:	00030d40 	.word	0x00030d40

0800c9c8 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c9c8:	b480      	push	{r7}
 800c9ca:	b085      	sub	sp, #20
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	6078      	str	r0, [r7, #4]
 800c9d0:	460b      	mov	r3, r1
 800c9d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c9de:	681a      	ldr	r2, [r3, #0]
 800c9e0:	78fb      	ldrb	r3, [r7, #3]
 800c9e2:	68f9      	ldr	r1, [r7, #12]
 800c9e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c9e8:	4313      	orrs	r3, r2
 800c9ea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c9ec:	2300      	movs	r3, #0
}
 800c9ee:	4618      	mov	r0, r3
 800c9f0:	3714      	adds	r7, #20
 800c9f2:	46bd      	mov	sp, r7
 800c9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f8:	4770      	bx	lr

0800c9fa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c9fa:	b480      	push	{r7}
 800c9fc:	b085      	sub	sp, #20
 800c9fe:	af00      	add	r7, sp, #0
 800ca00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	68fa      	ldr	r2, [r7, #12]
 800ca10:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ca14:	f023 0303 	bic.w	r3, r3, #3
 800ca18:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca20:	685b      	ldr	r3, [r3, #4]
 800ca22:	68fa      	ldr	r2, [r7, #12]
 800ca24:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ca28:	f043 0302 	orr.w	r3, r3, #2
 800ca2c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ca2e:	2300      	movs	r3, #0
}
 800ca30:	4618      	mov	r0, r3
 800ca32:	3714      	adds	r7, #20
 800ca34:	46bd      	mov	sp, r7
 800ca36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca3a:	4770      	bx	lr

0800ca3c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800ca3c:	b480      	push	{r7}
 800ca3e:	b083      	sub	sp, #12
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	695b      	ldr	r3, [r3, #20]
 800ca48:	f003 0301 	and.w	r3, r3, #1
}
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	370c      	adds	r7, #12
 800ca50:	46bd      	mov	sp, r7
 800ca52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca56:	4770      	bx	lr

0800ca58 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ca58:	b480      	push	{r7}
 800ca5a:	b085      	sub	sp, #20
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ca60:	2300      	movs	r3, #0
 800ca62:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	3301      	adds	r3, #1
 800ca68:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	4a13      	ldr	r2, [pc, #76]	; (800cabc <USB_CoreReset+0x64>)
 800ca6e:	4293      	cmp	r3, r2
 800ca70:	d901      	bls.n	800ca76 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ca72:	2303      	movs	r3, #3
 800ca74:	e01b      	b.n	800caae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	691b      	ldr	r3, [r3, #16]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	daf2      	bge.n	800ca64 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ca7e:	2300      	movs	r3, #0
 800ca80:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	691b      	ldr	r3, [r3, #16]
 800ca86:	f043 0201 	orr.w	r2, r3, #1
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	3301      	adds	r3, #1
 800ca92:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	4a09      	ldr	r2, [pc, #36]	; (800cabc <USB_CoreReset+0x64>)
 800ca98:	4293      	cmp	r3, r2
 800ca9a:	d901      	bls.n	800caa0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ca9c:	2303      	movs	r3, #3
 800ca9e:	e006      	b.n	800caae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	691b      	ldr	r3, [r3, #16]
 800caa4:	f003 0301 	and.w	r3, r3, #1
 800caa8:	2b01      	cmp	r3, #1
 800caaa:	d0f0      	beq.n	800ca8e <USB_CoreReset+0x36>

  return HAL_OK;
 800caac:	2300      	movs	r3, #0
}
 800caae:	4618      	mov	r0, r3
 800cab0:	3714      	adds	r7, #20
 800cab2:	46bd      	mov	sp, r7
 800cab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab8:	4770      	bx	lr
 800caba:	bf00      	nop
 800cabc:	00030d40 	.word	0x00030d40

0800cac0 <__assert_func>:
 800cac0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cac2:	4614      	mov	r4, r2
 800cac4:	461a      	mov	r2, r3
 800cac6:	4b09      	ldr	r3, [pc, #36]	; (800caec <__assert_func+0x2c>)
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	4605      	mov	r5, r0
 800cacc:	68d8      	ldr	r0, [r3, #12]
 800cace:	b14c      	cbz	r4, 800cae4 <__assert_func+0x24>
 800cad0:	4b07      	ldr	r3, [pc, #28]	; (800caf0 <__assert_func+0x30>)
 800cad2:	9100      	str	r1, [sp, #0]
 800cad4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cad8:	4906      	ldr	r1, [pc, #24]	; (800caf4 <__assert_func+0x34>)
 800cada:	462b      	mov	r3, r5
 800cadc:	f000 f814 	bl	800cb08 <fiprintf>
 800cae0:	f000 fd40 	bl	800d564 <abort>
 800cae4:	4b04      	ldr	r3, [pc, #16]	; (800caf8 <__assert_func+0x38>)
 800cae6:	461c      	mov	r4, r3
 800cae8:	e7f3      	b.n	800cad2 <__assert_func+0x12>
 800caea:	bf00      	nop
 800caec:	20000018 	.word	0x20000018
 800caf0:	0800f3dc 	.word	0x0800f3dc
 800caf4:	0800f3e9 	.word	0x0800f3e9
 800caf8:	0800f417 	.word	0x0800f417

0800cafc <__errno>:
 800cafc:	4b01      	ldr	r3, [pc, #4]	; (800cb04 <__errno+0x8>)
 800cafe:	6818      	ldr	r0, [r3, #0]
 800cb00:	4770      	bx	lr
 800cb02:	bf00      	nop
 800cb04:	20000018 	.word	0x20000018

0800cb08 <fiprintf>:
 800cb08:	b40e      	push	{r1, r2, r3}
 800cb0a:	b503      	push	{r0, r1, lr}
 800cb0c:	4601      	mov	r1, r0
 800cb0e:	ab03      	add	r3, sp, #12
 800cb10:	4805      	ldr	r0, [pc, #20]	; (800cb28 <fiprintf+0x20>)
 800cb12:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb16:	6800      	ldr	r0, [r0, #0]
 800cb18:	9301      	str	r3, [sp, #4]
 800cb1a:	f000 f86b 	bl	800cbf4 <_vfiprintf_r>
 800cb1e:	b002      	add	sp, #8
 800cb20:	f85d eb04 	ldr.w	lr, [sp], #4
 800cb24:	b003      	add	sp, #12
 800cb26:	4770      	bx	lr
 800cb28:	20000018 	.word	0x20000018

0800cb2c <__libc_init_array>:
 800cb2c:	b570      	push	{r4, r5, r6, lr}
 800cb2e:	4d0d      	ldr	r5, [pc, #52]	; (800cb64 <__libc_init_array+0x38>)
 800cb30:	4c0d      	ldr	r4, [pc, #52]	; (800cb68 <__libc_init_array+0x3c>)
 800cb32:	1b64      	subs	r4, r4, r5
 800cb34:	10a4      	asrs	r4, r4, #2
 800cb36:	2600      	movs	r6, #0
 800cb38:	42a6      	cmp	r6, r4
 800cb3a:	d109      	bne.n	800cb50 <__libc_init_array+0x24>
 800cb3c:	4d0b      	ldr	r5, [pc, #44]	; (800cb6c <__libc_init_array+0x40>)
 800cb3e:	4c0c      	ldr	r4, [pc, #48]	; (800cb70 <__libc_init_array+0x44>)
 800cb40:	f001 fad8 	bl	800e0f4 <_init>
 800cb44:	1b64      	subs	r4, r4, r5
 800cb46:	10a4      	asrs	r4, r4, #2
 800cb48:	2600      	movs	r6, #0
 800cb4a:	42a6      	cmp	r6, r4
 800cb4c:	d105      	bne.n	800cb5a <__libc_init_array+0x2e>
 800cb4e:	bd70      	pop	{r4, r5, r6, pc}
 800cb50:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb54:	4798      	blx	r3
 800cb56:	3601      	adds	r6, #1
 800cb58:	e7ee      	b.n	800cb38 <__libc_init_array+0xc>
 800cb5a:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb5e:	4798      	blx	r3
 800cb60:	3601      	adds	r6, #1
 800cb62:	e7f2      	b.n	800cb4a <__libc_init_array+0x1e>
 800cb64:	0800f52c 	.word	0x0800f52c
 800cb68:	0800f52c 	.word	0x0800f52c
 800cb6c:	0800f52c 	.word	0x0800f52c
 800cb70:	0800f530 	.word	0x0800f530

0800cb74 <memcpy>:
 800cb74:	440a      	add	r2, r1
 800cb76:	4291      	cmp	r1, r2
 800cb78:	f100 33ff 	add.w	r3, r0, #4294967295
 800cb7c:	d100      	bne.n	800cb80 <memcpy+0xc>
 800cb7e:	4770      	bx	lr
 800cb80:	b510      	push	{r4, lr}
 800cb82:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb86:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cb8a:	4291      	cmp	r1, r2
 800cb8c:	d1f9      	bne.n	800cb82 <memcpy+0xe>
 800cb8e:	bd10      	pop	{r4, pc}

0800cb90 <memset>:
 800cb90:	4402      	add	r2, r0
 800cb92:	4603      	mov	r3, r0
 800cb94:	4293      	cmp	r3, r2
 800cb96:	d100      	bne.n	800cb9a <memset+0xa>
 800cb98:	4770      	bx	lr
 800cb9a:	f803 1b01 	strb.w	r1, [r3], #1
 800cb9e:	e7f9      	b.n	800cb94 <memset+0x4>

0800cba0 <__sfputc_r>:
 800cba0:	6893      	ldr	r3, [r2, #8]
 800cba2:	3b01      	subs	r3, #1
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	b410      	push	{r4}
 800cba8:	6093      	str	r3, [r2, #8]
 800cbaa:	da08      	bge.n	800cbbe <__sfputc_r+0x1e>
 800cbac:	6994      	ldr	r4, [r2, #24]
 800cbae:	42a3      	cmp	r3, r4
 800cbb0:	db01      	blt.n	800cbb6 <__sfputc_r+0x16>
 800cbb2:	290a      	cmp	r1, #10
 800cbb4:	d103      	bne.n	800cbbe <__sfputc_r+0x1e>
 800cbb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cbba:	f000 bc13 	b.w	800d3e4 <__swbuf_r>
 800cbbe:	6813      	ldr	r3, [r2, #0]
 800cbc0:	1c58      	adds	r0, r3, #1
 800cbc2:	6010      	str	r0, [r2, #0]
 800cbc4:	7019      	strb	r1, [r3, #0]
 800cbc6:	4608      	mov	r0, r1
 800cbc8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cbcc:	4770      	bx	lr

0800cbce <__sfputs_r>:
 800cbce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbd0:	4606      	mov	r6, r0
 800cbd2:	460f      	mov	r7, r1
 800cbd4:	4614      	mov	r4, r2
 800cbd6:	18d5      	adds	r5, r2, r3
 800cbd8:	42ac      	cmp	r4, r5
 800cbda:	d101      	bne.n	800cbe0 <__sfputs_r+0x12>
 800cbdc:	2000      	movs	r0, #0
 800cbde:	e007      	b.n	800cbf0 <__sfputs_r+0x22>
 800cbe0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbe4:	463a      	mov	r2, r7
 800cbe6:	4630      	mov	r0, r6
 800cbe8:	f7ff ffda 	bl	800cba0 <__sfputc_r>
 800cbec:	1c43      	adds	r3, r0, #1
 800cbee:	d1f3      	bne.n	800cbd8 <__sfputs_r+0xa>
 800cbf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cbf4 <_vfiprintf_r>:
 800cbf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbf8:	460d      	mov	r5, r1
 800cbfa:	b09d      	sub	sp, #116	; 0x74
 800cbfc:	4614      	mov	r4, r2
 800cbfe:	4698      	mov	r8, r3
 800cc00:	4606      	mov	r6, r0
 800cc02:	b118      	cbz	r0, 800cc0c <_vfiprintf_r+0x18>
 800cc04:	6983      	ldr	r3, [r0, #24]
 800cc06:	b90b      	cbnz	r3, 800cc0c <_vfiprintf_r+0x18>
 800cc08:	f000 fdce 	bl	800d7a8 <__sinit>
 800cc0c:	4b89      	ldr	r3, [pc, #548]	; (800ce34 <_vfiprintf_r+0x240>)
 800cc0e:	429d      	cmp	r5, r3
 800cc10:	d11b      	bne.n	800cc4a <_vfiprintf_r+0x56>
 800cc12:	6875      	ldr	r5, [r6, #4]
 800cc14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cc16:	07d9      	lsls	r1, r3, #31
 800cc18:	d405      	bmi.n	800cc26 <_vfiprintf_r+0x32>
 800cc1a:	89ab      	ldrh	r3, [r5, #12]
 800cc1c:	059a      	lsls	r2, r3, #22
 800cc1e:	d402      	bmi.n	800cc26 <_vfiprintf_r+0x32>
 800cc20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cc22:	f000 fe5f 	bl	800d8e4 <__retarget_lock_acquire_recursive>
 800cc26:	89ab      	ldrh	r3, [r5, #12]
 800cc28:	071b      	lsls	r3, r3, #28
 800cc2a:	d501      	bpl.n	800cc30 <_vfiprintf_r+0x3c>
 800cc2c:	692b      	ldr	r3, [r5, #16]
 800cc2e:	b9eb      	cbnz	r3, 800cc6c <_vfiprintf_r+0x78>
 800cc30:	4629      	mov	r1, r5
 800cc32:	4630      	mov	r0, r6
 800cc34:	f000 fc28 	bl	800d488 <__swsetup_r>
 800cc38:	b1c0      	cbz	r0, 800cc6c <_vfiprintf_r+0x78>
 800cc3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cc3c:	07dc      	lsls	r4, r3, #31
 800cc3e:	d50e      	bpl.n	800cc5e <_vfiprintf_r+0x6a>
 800cc40:	f04f 30ff 	mov.w	r0, #4294967295
 800cc44:	b01d      	add	sp, #116	; 0x74
 800cc46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc4a:	4b7b      	ldr	r3, [pc, #492]	; (800ce38 <_vfiprintf_r+0x244>)
 800cc4c:	429d      	cmp	r5, r3
 800cc4e:	d101      	bne.n	800cc54 <_vfiprintf_r+0x60>
 800cc50:	68b5      	ldr	r5, [r6, #8]
 800cc52:	e7df      	b.n	800cc14 <_vfiprintf_r+0x20>
 800cc54:	4b79      	ldr	r3, [pc, #484]	; (800ce3c <_vfiprintf_r+0x248>)
 800cc56:	429d      	cmp	r5, r3
 800cc58:	bf08      	it	eq
 800cc5a:	68f5      	ldreq	r5, [r6, #12]
 800cc5c:	e7da      	b.n	800cc14 <_vfiprintf_r+0x20>
 800cc5e:	89ab      	ldrh	r3, [r5, #12]
 800cc60:	0598      	lsls	r0, r3, #22
 800cc62:	d4ed      	bmi.n	800cc40 <_vfiprintf_r+0x4c>
 800cc64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cc66:	f000 fe3e 	bl	800d8e6 <__retarget_lock_release_recursive>
 800cc6a:	e7e9      	b.n	800cc40 <_vfiprintf_r+0x4c>
 800cc6c:	2300      	movs	r3, #0
 800cc6e:	9309      	str	r3, [sp, #36]	; 0x24
 800cc70:	2320      	movs	r3, #32
 800cc72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cc76:	f8cd 800c 	str.w	r8, [sp, #12]
 800cc7a:	2330      	movs	r3, #48	; 0x30
 800cc7c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ce40 <_vfiprintf_r+0x24c>
 800cc80:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cc84:	f04f 0901 	mov.w	r9, #1
 800cc88:	4623      	mov	r3, r4
 800cc8a:	469a      	mov	sl, r3
 800cc8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cc90:	b10a      	cbz	r2, 800cc96 <_vfiprintf_r+0xa2>
 800cc92:	2a25      	cmp	r2, #37	; 0x25
 800cc94:	d1f9      	bne.n	800cc8a <_vfiprintf_r+0x96>
 800cc96:	ebba 0b04 	subs.w	fp, sl, r4
 800cc9a:	d00b      	beq.n	800ccb4 <_vfiprintf_r+0xc0>
 800cc9c:	465b      	mov	r3, fp
 800cc9e:	4622      	mov	r2, r4
 800cca0:	4629      	mov	r1, r5
 800cca2:	4630      	mov	r0, r6
 800cca4:	f7ff ff93 	bl	800cbce <__sfputs_r>
 800cca8:	3001      	adds	r0, #1
 800ccaa:	f000 80aa 	beq.w	800ce02 <_vfiprintf_r+0x20e>
 800ccae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ccb0:	445a      	add	r2, fp
 800ccb2:	9209      	str	r2, [sp, #36]	; 0x24
 800ccb4:	f89a 3000 	ldrb.w	r3, [sl]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	f000 80a2 	beq.w	800ce02 <_vfiprintf_r+0x20e>
 800ccbe:	2300      	movs	r3, #0
 800ccc0:	f04f 32ff 	mov.w	r2, #4294967295
 800ccc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ccc8:	f10a 0a01 	add.w	sl, sl, #1
 800cccc:	9304      	str	r3, [sp, #16]
 800ccce:	9307      	str	r3, [sp, #28]
 800ccd0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ccd4:	931a      	str	r3, [sp, #104]	; 0x68
 800ccd6:	4654      	mov	r4, sl
 800ccd8:	2205      	movs	r2, #5
 800ccda:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ccde:	4858      	ldr	r0, [pc, #352]	; (800ce40 <_vfiprintf_r+0x24c>)
 800cce0:	f7f3 fa7e 	bl	80001e0 <memchr>
 800cce4:	9a04      	ldr	r2, [sp, #16]
 800cce6:	b9d8      	cbnz	r0, 800cd20 <_vfiprintf_r+0x12c>
 800cce8:	06d1      	lsls	r1, r2, #27
 800ccea:	bf44      	itt	mi
 800ccec:	2320      	movmi	r3, #32
 800ccee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ccf2:	0713      	lsls	r3, r2, #28
 800ccf4:	bf44      	itt	mi
 800ccf6:	232b      	movmi	r3, #43	; 0x2b
 800ccf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ccfc:	f89a 3000 	ldrb.w	r3, [sl]
 800cd00:	2b2a      	cmp	r3, #42	; 0x2a
 800cd02:	d015      	beq.n	800cd30 <_vfiprintf_r+0x13c>
 800cd04:	9a07      	ldr	r2, [sp, #28]
 800cd06:	4654      	mov	r4, sl
 800cd08:	2000      	movs	r0, #0
 800cd0a:	f04f 0c0a 	mov.w	ip, #10
 800cd0e:	4621      	mov	r1, r4
 800cd10:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cd14:	3b30      	subs	r3, #48	; 0x30
 800cd16:	2b09      	cmp	r3, #9
 800cd18:	d94e      	bls.n	800cdb8 <_vfiprintf_r+0x1c4>
 800cd1a:	b1b0      	cbz	r0, 800cd4a <_vfiprintf_r+0x156>
 800cd1c:	9207      	str	r2, [sp, #28]
 800cd1e:	e014      	b.n	800cd4a <_vfiprintf_r+0x156>
 800cd20:	eba0 0308 	sub.w	r3, r0, r8
 800cd24:	fa09 f303 	lsl.w	r3, r9, r3
 800cd28:	4313      	orrs	r3, r2
 800cd2a:	9304      	str	r3, [sp, #16]
 800cd2c:	46a2      	mov	sl, r4
 800cd2e:	e7d2      	b.n	800ccd6 <_vfiprintf_r+0xe2>
 800cd30:	9b03      	ldr	r3, [sp, #12]
 800cd32:	1d19      	adds	r1, r3, #4
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	9103      	str	r1, [sp, #12]
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	bfbb      	ittet	lt
 800cd3c:	425b      	neglt	r3, r3
 800cd3e:	f042 0202 	orrlt.w	r2, r2, #2
 800cd42:	9307      	strge	r3, [sp, #28]
 800cd44:	9307      	strlt	r3, [sp, #28]
 800cd46:	bfb8      	it	lt
 800cd48:	9204      	strlt	r2, [sp, #16]
 800cd4a:	7823      	ldrb	r3, [r4, #0]
 800cd4c:	2b2e      	cmp	r3, #46	; 0x2e
 800cd4e:	d10c      	bne.n	800cd6a <_vfiprintf_r+0x176>
 800cd50:	7863      	ldrb	r3, [r4, #1]
 800cd52:	2b2a      	cmp	r3, #42	; 0x2a
 800cd54:	d135      	bne.n	800cdc2 <_vfiprintf_r+0x1ce>
 800cd56:	9b03      	ldr	r3, [sp, #12]
 800cd58:	1d1a      	adds	r2, r3, #4
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	9203      	str	r2, [sp, #12]
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	bfb8      	it	lt
 800cd62:	f04f 33ff 	movlt.w	r3, #4294967295
 800cd66:	3402      	adds	r4, #2
 800cd68:	9305      	str	r3, [sp, #20]
 800cd6a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ce50 <_vfiprintf_r+0x25c>
 800cd6e:	7821      	ldrb	r1, [r4, #0]
 800cd70:	2203      	movs	r2, #3
 800cd72:	4650      	mov	r0, sl
 800cd74:	f7f3 fa34 	bl	80001e0 <memchr>
 800cd78:	b140      	cbz	r0, 800cd8c <_vfiprintf_r+0x198>
 800cd7a:	2340      	movs	r3, #64	; 0x40
 800cd7c:	eba0 000a 	sub.w	r0, r0, sl
 800cd80:	fa03 f000 	lsl.w	r0, r3, r0
 800cd84:	9b04      	ldr	r3, [sp, #16]
 800cd86:	4303      	orrs	r3, r0
 800cd88:	3401      	adds	r4, #1
 800cd8a:	9304      	str	r3, [sp, #16]
 800cd8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd90:	482c      	ldr	r0, [pc, #176]	; (800ce44 <_vfiprintf_r+0x250>)
 800cd92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cd96:	2206      	movs	r2, #6
 800cd98:	f7f3 fa22 	bl	80001e0 <memchr>
 800cd9c:	2800      	cmp	r0, #0
 800cd9e:	d03f      	beq.n	800ce20 <_vfiprintf_r+0x22c>
 800cda0:	4b29      	ldr	r3, [pc, #164]	; (800ce48 <_vfiprintf_r+0x254>)
 800cda2:	bb1b      	cbnz	r3, 800cdec <_vfiprintf_r+0x1f8>
 800cda4:	9b03      	ldr	r3, [sp, #12]
 800cda6:	3307      	adds	r3, #7
 800cda8:	f023 0307 	bic.w	r3, r3, #7
 800cdac:	3308      	adds	r3, #8
 800cdae:	9303      	str	r3, [sp, #12]
 800cdb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cdb2:	443b      	add	r3, r7
 800cdb4:	9309      	str	r3, [sp, #36]	; 0x24
 800cdb6:	e767      	b.n	800cc88 <_vfiprintf_r+0x94>
 800cdb8:	fb0c 3202 	mla	r2, ip, r2, r3
 800cdbc:	460c      	mov	r4, r1
 800cdbe:	2001      	movs	r0, #1
 800cdc0:	e7a5      	b.n	800cd0e <_vfiprintf_r+0x11a>
 800cdc2:	2300      	movs	r3, #0
 800cdc4:	3401      	adds	r4, #1
 800cdc6:	9305      	str	r3, [sp, #20]
 800cdc8:	4619      	mov	r1, r3
 800cdca:	f04f 0c0a 	mov.w	ip, #10
 800cdce:	4620      	mov	r0, r4
 800cdd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cdd4:	3a30      	subs	r2, #48	; 0x30
 800cdd6:	2a09      	cmp	r2, #9
 800cdd8:	d903      	bls.n	800cde2 <_vfiprintf_r+0x1ee>
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d0c5      	beq.n	800cd6a <_vfiprintf_r+0x176>
 800cdde:	9105      	str	r1, [sp, #20]
 800cde0:	e7c3      	b.n	800cd6a <_vfiprintf_r+0x176>
 800cde2:	fb0c 2101 	mla	r1, ip, r1, r2
 800cde6:	4604      	mov	r4, r0
 800cde8:	2301      	movs	r3, #1
 800cdea:	e7f0      	b.n	800cdce <_vfiprintf_r+0x1da>
 800cdec:	ab03      	add	r3, sp, #12
 800cdee:	9300      	str	r3, [sp, #0]
 800cdf0:	462a      	mov	r2, r5
 800cdf2:	4b16      	ldr	r3, [pc, #88]	; (800ce4c <_vfiprintf_r+0x258>)
 800cdf4:	a904      	add	r1, sp, #16
 800cdf6:	4630      	mov	r0, r6
 800cdf8:	f3af 8000 	nop.w
 800cdfc:	4607      	mov	r7, r0
 800cdfe:	1c78      	adds	r0, r7, #1
 800ce00:	d1d6      	bne.n	800cdb0 <_vfiprintf_r+0x1bc>
 800ce02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ce04:	07d9      	lsls	r1, r3, #31
 800ce06:	d405      	bmi.n	800ce14 <_vfiprintf_r+0x220>
 800ce08:	89ab      	ldrh	r3, [r5, #12]
 800ce0a:	059a      	lsls	r2, r3, #22
 800ce0c:	d402      	bmi.n	800ce14 <_vfiprintf_r+0x220>
 800ce0e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ce10:	f000 fd69 	bl	800d8e6 <__retarget_lock_release_recursive>
 800ce14:	89ab      	ldrh	r3, [r5, #12]
 800ce16:	065b      	lsls	r3, r3, #25
 800ce18:	f53f af12 	bmi.w	800cc40 <_vfiprintf_r+0x4c>
 800ce1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ce1e:	e711      	b.n	800cc44 <_vfiprintf_r+0x50>
 800ce20:	ab03      	add	r3, sp, #12
 800ce22:	9300      	str	r3, [sp, #0]
 800ce24:	462a      	mov	r2, r5
 800ce26:	4b09      	ldr	r3, [pc, #36]	; (800ce4c <_vfiprintf_r+0x258>)
 800ce28:	a904      	add	r1, sp, #16
 800ce2a:	4630      	mov	r0, r6
 800ce2c:	f000 f880 	bl	800cf30 <_printf_i>
 800ce30:	e7e4      	b.n	800cdfc <_vfiprintf_r+0x208>
 800ce32:	bf00      	nop
 800ce34:	0800f4e4 	.word	0x0800f4e4
 800ce38:	0800f504 	.word	0x0800f504
 800ce3c:	0800f4c4 	.word	0x0800f4c4
 800ce40:	0800f41c 	.word	0x0800f41c
 800ce44:	0800f426 	.word	0x0800f426
 800ce48:	00000000 	.word	0x00000000
 800ce4c:	0800cbcf 	.word	0x0800cbcf
 800ce50:	0800f422 	.word	0x0800f422

0800ce54 <_printf_common>:
 800ce54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce58:	4616      	mov	r6, r2
 800ce5a:	4699      	mov	r9, r3
 800ce5c:	688a      	ldr	r2, [r1, #8]
 800ce5e:	690b      	ldr	r3, [r1, #16]
 800ce60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ce64:	4293      	cmp	r3, r2
 800ce66:	bfb8      	it	lt
 800ce68:	4613      	movlt	r3, r2
 800ce6a:	6033      	str	r3, [r6, #0]
 800ce6c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ce70:	4607      	mov	r7, r0
 800ce72:	460c      	mov	r4, r1
 800ce74:	b10a      	cbz	r2, 800ce7a <_printf_common+0x26>
 800ce76:	3301      	adds	r3, #1
 800ce78:	6033      	str	r3, [r6, #0]
 800ce7a:	6823      	ldr	r3, [r4, #0]
 800ce7c:	0699      	lsls	r1, r3, #26
 800ce7e:	bf42      	ittt	mi
 800ce80:	6833      	ldrmi	r3, [r6, #0]
 800ce82:	3302      	addmi	r3, #2
 800ce84:	6033      	strmi	r3, [r6, #0]
 800ce86:	6825      	ldr	r5, [r4, #0]
 800ce88:	f015 0506 	ands.w	r5, r5, #6
 800ce8c:	d106      	bne.n	800ce9c <_printf_common+0x48>
 800ce8e:	f104 0a19 	add.w	sl, r4, #25
 800ce92:	68e3      	ldr	r3, [r4, #12]
 800ce94:	6832      	ldr	r2, [r6, #0]
 800ce96:	1a9b      	subs	r3, r3, r2
 800ce98:	42ab      	cmp	r3, r5
 800ce9a:	dc26      	bgt.n	800ceea <_printf_common+0x96>
 800ce9c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cea0:	1e13      	subs	r3, r2, #0
 800cea2:	6822      	ldr	r2, [r4, #0]
 800cea4:	bf18      	it	ne
 800cea6:	2301      	movne	r3, #1
 800cea8:	0692      	lsls	r2, r2, #26
 800ceaa:	d42b      	bmi.n	800cf04 <_printf_common+0xb0>
 800ceac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ceb0:	4649      	mov	r1, r9
 800ceb2:	4638      	mov	r0, r7
 800ceb4:	47c0      	blx	r8
 800ceb6:	3001      	adds	r0, #1
 800ceb8:	d01e      	beq.n	800cef8 <_printf_common+0xa4>
 800ceba:	6823      	ldr	r3, [r4, #0]
 800cebc:	68e5      	ldr	r5, [r4, #12]
 800cebe:	6832      	ldr	r2, [r6, #0]
 800cec0:	f003 0306 	and.w	r3, r3, #6
 800cec4:	2b04      	cmp	r3, #4
 800cec6:	bf08      	it	eq
 800cec8:	1aad      	subeq	r5, r5, r2
 800ceca:	68a3      	ldr	r3, [r4, #8]
 800cecc:	6922      	ldr	r2, [r4, #16]
 800cece:	bf0c      	ite	eq
 800ced0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ced4:	2500      	movne	r5, #0
 800ced6:	4293      	cmp	r3, r2
 800ced8:	bfc4      	itt	gt
 800ceda:	1a9b      	subgt	r3, r3, r2
 800cedc:	18ed      	addgt	r5, r5, r3
 800cede:	2600      	movs	r6, #0
 800cee0:	341a      	adds	r4, #26
 800cee2:	42b5      	cmp	r5, r6
 800cee4:	d11a      	bne.n	800cf1c <_printf_common+0xc8>
 800cee6:	2000      	movs	r0, #0
 800cee8:	e008      	b.n	800cefc <_printf_common+0xa8>
 800ceea:	2301      	movs	r3, #1
 800ceec:	4652      	mov	r2, sl
 800ceee:	4649      	mov	r1, r9
 800cef0:	4638      	mov	r0, r7
 800cef2:	47c0      	blx	r8
 800cef4:	3001      	adds	r0, #1
 800cef6:	d103      	bne.n	800cf00 <_printf_common+0xac>
 800cef8:	f04f 30ff 	mov.w	r0, #4294967295
 800cefc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf00:	3501      	adds	r5, #1
 800cf02:	e7c6      	b.n	800ce92 <_printf_common+0x3e>
 800cf04:	18e1      	adds	r1, r4, r3
 800cf06:	1c5a      	adds	r2, r3, #1
 800cf08:	2030      	movs	r0, #48	; 0x30
 800cf0a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cf0e:	4422      	add	r2, r4
 800cf10:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cf14:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cf18:	3302      	adds	r3, #2
 800cf1a:	e7c7      	b.n	800ceac <_printf_common+0x58>
 800cf1c:	2301      	movs	r3, #1
 800cf1e:	4622      	mov	r2, r4
 800cf20:	4649      	mov	r1, r9
 800cf22:	4638      	mov	r0, r7
 800cf24:	47c0      	blx	r8
 800cf26:	3001      	adds	r0, #1
 800cf28:	d0e6      	beq.n	800cef8 <_printf_common+0xa4>
 800cf2a:	3601      	adds	r6, #1
 800cf2c:	e7d9      	b.n	800cee2 <_printf_common+0x8e>
	...

0800cf30 <_printf_i>:
 800cf30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cf34:	7e0f      	ldrb	r7, [r1, #24]
 800cf36:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800cf38:	2f78      	cmp	r7, #120	; 0x78
 800cf3a:	4691      	mov	r9, r2
 800cf3c:	4680      	mov	r8, r0
 800cf3e:	460c      	mov	r4, r1
 800cf40:	469a      	mov	sl, r3
 800cf42:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800cf46:	d807      	bhi.n	800cf58 <_printf_i+0x28>
 800cf48:	2f62      	cmp	r7, #98	; 0x62
 800cf4a:	d80a      	bhi.n	800cf62 <_printf_i+0x32>
 800cf4c:	2f00      	cmp	r7, #0
 800cf4e:	f000 80d8 	beq.w	800d102 <_printf_i+0x1d2>
 800cf52:	2f58      	cmp	r7, #88	; 0x58
 800cf54:	f000 80a3 	beq.w	800d09e <_printf_i+0x16e>
 800cf58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cf5c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cf60:	e03a      	b.n	800cfd8 <_printf_i+0xa8>
 800cf62:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cf66:	2b15      	cmp	r3, #21
 800cf68:	d8f6      	bhi.n	800cf58 <_printf_i+0x28>
 800cf6a:	a101      	add	r1, pc, #4	; (adr r1, 800cf70 <_printf_i+0x40>)
 800cf6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cf70:	0800cfc9 	.word	0x0800cfc9
 800cf74:	0800cfdd 	.word	0x0800cfdd
 800cf78:	0800cf59 	.word	0x0800cf59
 800cf7c:	0800cf59 	.word	0x0800cf59
 800cf80:	0800cf59 	.word	0x0800cf59
 800cf84:	0800cf59 	.word	0x0800cf59
 800cf88:	0800cfdd 	.word	0x0800cfdd
 800cf8c:	0800cf59 	.word	0x0800cf59
 800cf90:	0800cf59 	.word	0x0800cf59
 800cf94:	0800cf59 	.word	0x0800cf59
 800cf98:	0800cf59 	.word	0x0800cf59
 800cf9c:	0800d0e9 	.word	0x0800d0e9
 800cfa0:	0800d00d 	.word	0x0800d00d
 800cfa4:	0800d0cb 	.word	0x0800d0cb
 800cfa8:	0800cf59 	.word	0x0800cf59
 800cfac:	0800cf59 	.word	0x0800cf59
 800cfb0:	0800d10b 	.word	0x0800d10b
 800cfb4:	0800cf59 	.word	0x0800cf59
 800cfb8:	0800d00d 	.word	0x0800d00d
 800cfbc:	0800cf59 	.word	0x0800cf59
 800cfc0:	0800cf59 	.word	0x0800cf59
 800cfc4:	0800d0d3 	.word	0x0800d0d3
 800cfc8:	682b      	ldr	r3, [r5, #0]
 800cfca:	1d1a      	adds	r2, r3, #4
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	602a      	str	r2, [r5, #0]
 800cfd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cfd4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cfd8:	2301      	movs	r3, #1
 800cfda:	e0a3      	b.n	800d124 <_printf_i+0x1f4>
 800cfdc:	6820      	ldr	r0, [r4, #0]
 800cfde:	6829      	ldr	r1, [r5, #0]
 800cfe0:	0606      	lsls	r6, r0, #24
 800cfe2:	f101 0304 	add.w	r3, r1, #4
 800cfe6:	d50a      	bpl.n	800cffe <_printf_i+0xce>
 800cfe8:	680e      	ldr	r6, [r1, #0]
 800cfea:	602b      	str	r3, [r5, #0]
 800cfec:	2e00      	cmp	r6, #0
 800cfee:	da03      	bge.n	800cff8 <_printf_i+0xc8>
 800cff0:	232d      	movs	r3, #45	; 0x2d
 800cff2:	4276      	negs	r6, r6
 800cff4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cff8:	485e      	ldr	r0, [pc, #376]	; (800d174 <_printf_i+0x244>)
 800cffa:	230a      	movs	r3, #10
 800cffc:	e019      	b.n	800d032 <_printf_i+0x102>
 800cffe:	680e      	ldr	r6, [r1, #0]
 800d000:	602b      	str	r3, [r5, #0]
 800d002:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d006:	bf18      	it	ne
 800d008:	b236      	sxthne	r6, r6
 800d00a:	e7ef      	b.n	800cfec <_printf_i+0xbc>
 800d00c:	682b      	ldr	r3, [r5, #0]
 800d00e:	6820      	ldr	r0, [r4, #0]
 800d010:	1d19      	adds	r1, r3, #4
 800d012:	6029      	str	r1, [r5, #0]
 800d014:	0601      	lsls	r1, r0, #24
 800d016:	d501      	bpl.n	800d01c <_printf_i+0xec>
 800d018:	681e      	ldr	r6, [r3, #0]
 800d01a:	e002      	b.n	800d022 <_printf_i+0xf2>
 800d01c:	0646      	lsls	r6, r0, #25
 800d01e:	d5fb      	bpl.n	800d018 <_printf_i+0xe8>
 800d020:	881e      	ldrh	r6, [r3, #0]
 800d022:	4854      	ldr	r0, [pc, #336]	; (800d174 <_printf_i+0x244>)
 800d024:	2f6f      	cmp	r7, #111	; 0x6f
 800d026:	bf0c      	ite	eq
 800d028:	2308      	moveq	r3, #8
 800d02a:	230a      	movne	r3, #10
 800d02c:	2100      	movs	r1, #0
 800d02e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d032:	6865      	ldr	r5, [r4, #4]
 800d034:	60a5      	str	r5, [r4, #8]
 800d036:	2d00      	cmp	r5, #0
 800d038:	bfa2      	ittt	ge
 800d03a:	6821      	ldrge	r1, [r4, #0]
 800d03c:	f021 0104 	bicge.w	r1, r1, #4
 800d040:	6021      	strge	r1, [r4, #0]
 800d042:	b90e      	cbnz	r6, 800d048 <_printf_i+0x118>
 800d044:	2d00      	cmp	r5, #0
 800d046:	d04d      	beq.n	800d0e4 <_printf_i+0x1b4>
 800d048:	4615      	mov	r5, r2
 800d04a:	fbb6 f1f3 	udiv	r1, r6, r3
 800d04e:	fb03 6711 	mls	r7, r3, r1, r6
 800d052:	5dc7      	ldrb	r7, [r0, r7]
 800d054:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d058:	4637      	mov	r7, r6
 800d05a:	42bb      	cmp	r3, r7
 800d05c:	460e      	mov	r6, r1
 800d05e:	d9f4      	bls.n	800d04a <_printf_i+0x11a>
 800d060:	2b08      	cmp	r3, #8
 800d062:	d10b      	bne.n	800d07c <_printf_i+0x14c>
 800d064:	6823      	ldr	r3, [r4, #0]
 800d066:	07de      	lsls	r6, r3, #31
 800d068:	d508      	bpl.n	800d07c <_printf_i+0x14c>
 800d06a:	6923      	ldr	r3, [r4, #16]
 800d06c:	6861      	ldr	r1, [r4, #4]
 800d06e:	4299      	cmp	r1, r3
 800d070:	bfde      	ittt	le
 800d072:	2330      	movle	r3, #48	; 0x30
 800d074:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d078:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d07c:	1b52      	subs	r2, r2, r5
 800d07e:	6122      	str	r2, [r4, #16]
 800d080:	f8cd a000 	str.w	sl, [sp]
 800d084:	464b      	mov	r3, r9
 800d086:	aa03      	add	r2, sp, #12
 800d088:	4621      	mov	r1, r4
 800d08a:	4640      	mov	r0, r8
 800d08c:	f7ff fee2 	bl	800ce54 <_printf_common>
 800d090:	3001      	adds	r0, #1
 800d092:	d14c      	bne.n	800d12e <_printf_i+0x1fe>
 800d094:	f04f 30ff 	mov.w	r0, #4294967295
 800d098:	b004      	add	sp, #16
 800d09a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d09e:	4835      	ldr	r0, [pc, #212]	; (800d174 <_printf_i+0x244>)
 800d0a0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800d0a4:	6829      	ldr	r1, [r5, #0]
 800d0a6:	6823      	ldr	r3, [r4, #0]
 800d0a8:	f851 6b04 	ldr.w	r6, [r1], #4
 800d0ac:	6029      	str	r1, [r5, #0]
 800d0ae:	061d      	lsls	r5, r3, #24
 800d0b0:	d514      	bpl.n	800d0dc <_printf_i+0x1ac>
 800d0b2:	07df      	lsls	r7, r3, #31
 800d0b4:	bf44      	itt	mi
 800d0b6:	f043 0320 	orrmi.w	r3, r3, #32
 800d0ba:	6023      	strmi	r3, [r4, #0]
 800d0bc:	b91e      	cbnz	r6, 800d0c6 <_printf_i+0x196>
 800d0be:	6823      	ldr	r3, [r4, #0]
 800d0c0:	f023 0320 	bic.w	r3, r3, #32
 800d0c4:	6023      	str	r3, [r4, #0]
 800d0c6:	2310      	movs	r3, #16
 800d0c8:	e7b0      	b.n	800d02c <_printf_i+0xfc>
 800d0ca:	6823      	ldr	r3, [r4, #0]
 800d0cc:	f043 0320 	orr.w	r3, r3, #32
 800d0d0:	6023      	str	r3, [r4, #0]
 800d0d2:	2378      	movs	r3, #120	; 0x78
 800d0d4:	4828      	ldr	r0, [pc, #160]	; (800d178 <_printf_i+0x248>)
 800d0d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d0da:	e7e3      	b.n	800d0a4 <_printf_i+0x174>
 800d0dc:	0659      	lsls	r1, r3, #25
 800d0de:	bf48      	it	mi
 800d0e0:	b2b6      	uxthmi	r6, r6
 800d0e2:	e7e6      	b.n	800d0b2 <_printf_i+0x182>
 800d0e4:	4615      	mov	r5, r2
 800d0e6:	e7bb      	b.n	800d060 <_printf_i+0x130>
 800d0e8:	682b      	ldr	r3, [r5, #0]
 800d0ea:	6826      	ldr	r6, [r4, #0]
 800d0ec:	6961      	ldr	r1, [r4, #20]
 800d0ee:	1d18      	adds	r0, r3, #4
 800d0f0:	6028      	str	r0, [r5, #0]
 800d0f2:	0635      	lsls	r5, r6, #24
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	d501      	bpl.n	800d0fc <_printf_i+0x1cc>
 800d0f8:	6019      	str	r1, [r3, #0]
 800d0fa:	e002      	b.n	800d102 <_printf_i+0x1d2>
 800d0fc:	0670      	lsls	r0, r6, #25
 800d0fe:	d5fb      	bpl.n	800d0f8 <_printf_i+0x1c8>
 800d100:	8019      	strh	r1, [r3, #0]
 800d102:	2300      	movs	r3, #0
 800d104:	6123      	str	r3, [r4, #16]
 800d106:	4615      	mov	r5, r2
 800d108:	e7ba      	b.n	800d080 <_printf_i+0x150>
 800d10a:	682b      	ldr	r3, [r5, #0]
 800d10c:	1d1a      	adds	r2, r3, #4
 800d10e:	602a      	str	r2, [r5, #0]
 800d110:	681d      	ldr	r5, [r3, #0]
 800d112:	6862      	ldr	r2, [r4, #4]
 800d114:	2100      	movs	r1, #0
 800d116:	4628      	mov	r0, r5
 800d118:	f7f3 f862 	bl	80001e0 <memchr>
 800d11c:	b108      	cbz	r0, 800d122 <_printf_i+0x1f2>
 800d11e:	1b40      	subs	r0, r0, r5
 800d120:	6060      	str	r0, [r4, #4]
 800d122:	6863      	ldr	r3, [r4, #4]
 800d124:	6123      	str	r3, [r4, #16]
 800d126:	2300      	movs	r3, #0
 800d128:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d12c:	e7a8      	b.n	800d080 <_printf_i+0x150>
 800d12e:	6923      	ldr	r3, [r4, #16]
 800d130:	462a      	mov	r2, r5
 800d132:	4649      	mov	r1, r9
 800d134:	4640      	mov	r0, r8
 800d136:	47d0      	blx	sl
 800d138:	3001      	adds	r0, #1
 800d13a:	d0ab      	beq.n	800d094 <_printf_i+0x164>
 800d13c:	6823      	ldr	r3, [r4, #0]
 800d13e:	079b      	lsls	r3, r3, #30
 800d140:	d413      	bmi.n	800d16a <_printf_i+0x23a>
 800d142:	68e0      	ldr	r0, [r4, #12]
 800d144:	9b03      	ldr	r3, [sp, #12]
 800d146:	4298      	cmp	r0, r3
 800d148:	bfb8      	it	lt
 800d14a:	4618      	movlt	r0, r3
 800d14c:	e7a4      	b.n	800d098 <_printf_i+0x168>
 800d14e:	2301      	movs	r3, #1
 800d150:	4632      	mov	r2, r6
 800d152:	4649      	mov	r1, r9
 800d154:	4640      	mov	r0, r8
 800d156:	47d0      	blx	sl
 800d158:	3001      	adds	r0, #1
 800d15a:	d09b      	beq.n	800d094 <_printf_i+0x164>
 800d15c:	3501      	adds	r5, #1
 800d15e:	68e3      	ldr	r3, [r4, #12]
 800d160:	9903      	ldr	r1, [sp, #12]
 800d162:	1a5b      	subs	r3, r3, r1
 800d164:	42ab      	cmp	r3, r5
 800d166:	dcf2      	bgt.n	800d14e <_printf_i+0x21e>
 800d168:	e7eb      	b.n	800d142 <_printf_i+0x212>
 800d16a:	2500      	movs	r5, #0
 800d16c:	f104 0619 	add.w	r6, r4, #25
 800d170:	e7f5      	b.n	800d15e <_printf_i+0x22e>
 800d172:	bf00      	nop
 800d174:	0800f42d 	.word	0x0800f42d
 800d178:	0800f43e 	.word	0x0800f43e

0800d17c <iprintf>:
 800d17c:	b40f      	push	{r0, r1, r2, r3}
 800d17e:	4b0a      	ldr	r3, [pc, #40]	; (800d1a8 <iprintf+0x2c>)
 800d180:	b513      	push	{r0, r1, r4, lr}
 800d182:	681c      	ldr	r4, [r3, #0]
 800d184:	b124      	cbz	r4, 800d190 <iprintf+0x14>
 800d186:	69a3      	ldr	r3, [r4, #24]
 800d188:	b913      	cbnz	r3, 800d190 <iprintf+0x14>
 800d18a:	4620      	mov	r0, r4
 800d18c:	f000 fb0c 	bl	800d7a8 <__sinit>
 800d190:	ab05      	add	r3, sp, #20
 800d192:	9a04      	ldr	r2, [sp, #16]
 800d194:	68a1      	ldr	r1, [r4, #8]
 800d196:	9301      	str	r3, [sp, #4]
 800d198:	4620      	mov	r0, r4
 800d19a:	f7ff fd2b 	bl	800cbf4 <_vfiprintf_r>
 800d19e:	b002      	add	sp, #8
 800d1a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d1a4:	b004      	add	sp, #16
 800d1a6:	4770      	bx	lr
 800d1a8:	20000018 	.word	0x20000018

0800d1ac <_puts_r>:
 800d1ac:	b570      	push	{r4, r5, r6, lr}
 800d1ae:	460e      	mov	r6, r1
 800d1b0:	4605      	mov	r5, r0
 800d1b2:	b118      	cbz	r0, 800d1bc <_puts_r+0x10>
 800d1b4:	6983      	ldr	r3, [r0, #24]
 800d1b6:	b90b      	cbnz	r3, 800d1bc <_puts_r+0x10>
 800d1b8:	f000 faf6 	bl	800d7a8 <__sinit>
 800d1bc:	69ab      	ldr	r3, [r5, #24]
 800d1be:	68ac      	ldr	r4, [r5, #8]
 800d1c0:	b913      	cbnz	r3, 800d1c8 <_puts_r+0x1c>
 800d1c2:	4628      	mov	r0, r5
 800d1c4:	f000 faf0 	bl	800d7a8 <__sinit>
 800d1c8:	4b2c      	ldr	r3, [pc, #176]	; (800d27c <_puts_r+0xd0>)
 800d1ca:	429c      	cmp	r4, r3
 800d1cc:	d120      	bne.n	800d210 <_puts_r+0x64>
 800d1ce:	686c      	ldr	r4, [r5, #4]
 800d1d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d1d2:	07db      	lsls	r3, r3, #31
 800d1d4:	d405      	bmi.n	800d1e2 <_puts_r+0x36>
 800d1d6:	89a3      	ldrh	r3, [r4, #12]
 800d1d8:	0598      	lsls	r0, r3, #22
 800d1da:	d402      	bmi.n	800d1e2 <_puts_r+0x36>
 800d1dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d1de:	f000 fb81 	bl	800d8e4 <__retarget_lock_acquire_recursive>
 800d1e2:	89a3      	ldrh	r3, [r4, #12]
 800d1e4:	0719      	lsls	r1, r3, #28
 800d1e6:	d51d      	bpl.n	800d224 <_puts_r+0x78>
 800d1e8:	6923      	ldr	r3, [r4, #16]
 800d1ea:	b1db      	cbz	r3, 800d224 <_puts_r+0x78>
 800d1ec:	3e01      	subs	r6, #1
 800d1ee:	68a3      	ldr	r3, [r4, #8]
 800d1f0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d1f4:	3b01      	subs	r3, #1
 800d1f6:	60a3      	str	r3, [r4, #8]
 800d1f8:	bb39      	cbnz	r1, 800d24a <_puts_r+0x9e>
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	da38      	bge.n	800d270 <_puts_r+0xc4>
 800d1fe:	4622      	mov	r2, r4
 800d200:	210a      	movs	r1, #10
 800d202:	4628      	mov	r0, r5
 800d204:	f000 f8ee 	bl	800d3e4 <__swbuf_r>
 800d208:	3001      	adds	r0, #1
 800d20a:	d011      	beq.n	800d230 <_puts_r+0x84>
 800d20c:	250a      	movs	r5, #10
 800d20e:	e011      	b.n	800d234 <_puts_r+0x88>
 800d210:	4b1b      	ldr	r3, [pc, #108]	; (800d280 <_puts_r+0xd4>)
 800d212:	429c      	cmp	r4, r3
 800d214:	d101      	bne.n	800d21a <_puts_r+0x6e>
 800d216:	68ac      	ldr	r4, [r5, #8]
 800d218:	e7da      	b.n	800d1d0 <_puts_r+0x24>
 800d21a:	4b1a      	ldr	r3, [pc, #104]	; (800d284 <_puts_r+0xd8>)
 800d21c:	429c      	cmp	r4, r3
 800d21e:	bf08      	it	eq
 800d220:	68ec      	ldreq	r4, [r5, #12]
 800d222:	e7d5      	b.n	800d1d0 <_puts_r+0x24>
 800d224:	4621      	mov	r1, r4
 800d226:	4628      	mov	r0, r5
 800d228:	f000 f92e 	bl	800d488 <__swsetup_r>
 800d22c:	2800      	cmp	r0, #0
 800d22e:	d0dd      	beq.n	800d1ec <_puts_r+0x40>
 800d230:	f04f 35ff 	mov.w	r5, #4294967295
 800d234:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d236:	07da      	lsls	r2, r3, #31
 800d238:	d405      	bmi.n	800d246 <_puts_r+0x9a>
 800d23a:	89a3      	ldrh	r3, [r4, #12]
 800d23c:	059b      	lsls	r3, r3, #22
 800d23e:	d402      	bmi.n	800d246 <_puts_r+0x9a>
 800d240:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d242:	f000 fb50 	bl	800d8e6 <__retarget_lock_release_recursive>
 800d246:	4628      	mov	r0, r5
 800d248:	bd70      	pop	{r4, r5, r6, pc}
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	da04      	bge.n	800d258 <_puts_r+0xac>
 800d24e:	69a2      	ldr	r2, [r4, #24]
 800d250:	429a      	cmp	r2, r3
 800d252:	dc06      	bgt.n	800d262 <_puts_r+0xb6>
 800d254:	290a      	cmp	r1, #10
 800d256:	d004      	beq.n	800d262 <_puts_r+0xb6>
 800d258:	6823      	ldr	r3, [r4, #0]
 800d25a:	1c5a      	adds	r2, r3, #1
 800d25c:	6022      	str	r2, [r4, #0]
 800d25e:	7019      	strb	r1, [r3, #0]
 800d260:	e7c5      	b.n	800d1ee <_puts_r+0x42>
 800d262:	4622      	mov	r2, r4
 800d264:	4628      	mov	r0, r5
 800d266:	f000 f8bd 	bl	800d3e4 <__swbuf_r>
 800d26a:	3001      	adds	r0, #1
 800d26c:	d1bf      	bne.n	800d1ee <_puts_r+0x42>
 800d26e:	e7df      	b.n	800d230 <_puts_r+0x84>
 800d270:	6823      	ldr	r3, [r4, #0]
 800d272:	250a      	movs	r5, #10
 800d274:	1c5a      	adds	r2, r3, #1
 800d276:	6022      	str	r2, [r4, #0]
 800d278:	701d      	strb	r5, [r3, #0]
 800d27a:	e7db      	b.n	800d234 <_puts_r+0x88>
 800d27c:	0800f4e4 	.word	0x0800f4e4
 800d280:	0800f504 	.word	0x0800f504
 800d284:	0800f4c4 	.word	0x0800f4c4

0800d288 <puts>:
 800d288:	4b02      	ldr	r3, [pc, #8]	; (800d294 <puts+0xc>)
 800d28a:	4601      	mov	r1, r0
 800d28c:	6818      	ldr	r0, [r3, #0]
 800d28e:	f7ff bf8d 	b.w	800d1ac <_puts_r>
 800d292:	bf00      	nop
 800d294:	20000018 	.word	0x20000018

0800d298 <siprintf>:
 800d298:	b40e      	push	{r1, r2, r3}
 800d29a:	b500      	push	{lr}
 800d29c:	b09c      	sub	sp, #112	; 0x70
 800d29e:	ab1d      	add	r3, sp, #116	; 0x74
 800d2a0:	9002      	str	r0, [sp, #8]
 800d2a2:	9006      	str	r0, [sp, #24]
 800d2a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d2a8:	4809      	ldr	r0, [pc, #36]	; (800d2d0 <siprintf+0x38>)
 800d2aa:	9107      	str	r1, [sp, #28]
 800d2ac:	9104      	str	r1, [sp, #16]
 800d2ae:	4909      	ldr	r1, [pc, #36]	; (800d2d4 <siprintf+0x3c>)
 800d2b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2b4:	9105      	str	r1, [sp, #20]
 800d2b6:	6800      	ldr	r0, [r0, #0]
 800d2b8:	9301      	str	r3, [sp, #4]
 800d2ba:	a902      	add	r1, sp, #8
 800d2bc:	f000 fd06 	bl	800dccc <_svfiprintf_r>
 800d2c0:	9b02      	ldr	r3, [sp, #8]
 800d2c2:	2200      	movs	r2, #0
 800d2c4:	701a      	strb	r2, [r3, #0]
 800d2c6:	b01c      	add	sp, #112	; 0x70
 800d2c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800d2cc:	b003      	add	sp, #12
 800d2ce:	4770      	bx	lr
 800d2d0:	20000018 	.word	0x20000018
 800d2d4:	ffff0208 	.word	0xffff0208

0800d2d8 <strncpy>:
 800d2d8:	b510      	push	{r4, lr}
 800d2da:	3901      	subs	r1, #1
 800d2dc:	4603      	mov	r3, r0
 800d2de:	b132      	cbz	r2, 800d2ee <strncpy+0x16>
 800d2e0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d2e4:	f803 4b01 	strb.w	r4, [r3], #1
 800d2e8:	3a01      	subs	r2, #1
 800d2ea:	2c00      	cmp	r4, #0
 800d2ec:	d1f7      	bne.n	800d2de <strncpy+0x6>
 800d2ee:	441a      	add	r2, r3
 800d2f0:	2100      	movs	r1, #0
 800d2f2:	4293      	cmp	r3, r2
 800d2f4:	d100      	bne.n	800d2f8 <strncpy+0x20>
 800d2f6:	bd10      	pop	{r4, pc}
 800d2f8:	f803 1b01 	strb.w	r1, [r3], #1
 800d2fc:	e7f9      	b.n	800d2f2 <strncpy+0x1a>

0800d2fe <strstr>:
 800d2fe:	780a      	ldrb	r2, [r1, #0]
 800d300:	b570      	push	{r4, r5, r6, lr}
 800d302:	b96a      	cbnz	r2, 800d320 <strstr+0x22>
 800d304:	bd70      	pop	{r4, r5, r6, pc}
 800d306:	429a      	cmp	r2, r3
 800d308:	d109      	bne.n	800d31e <strstr+0x20>
 800d30a:	460c      	mov	r4, r1
 800d30c:	4605      	mov	r5, r0
 800d30e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800d312:	2b00      	cmp	r3, #0
 800d314:	d0f6      	beq.n	800d304 <strstr+0x6>
 800d316:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800d31a:	429e      	cmp	r6, r3
 800d31c:	d0f7      	beq.n	800d30e <strstr+0x10>
 800d31e:	3001      	adds	r0, #1
 800d320:	7803      	ldrb	r3, [r0, #0]
 800d322:	2b00      	cmp	r3, #0
 800d324:	d1ef      	bne.n	800d306 <strstr+0x8>
 800d326:	4618      	mov	r0, r3
 800d328:	e7ec      	b.n	800d304 <strstr+0x6>
	...

0800d32c <strtok>:
 800d32c:	4b16      	ldr	r3, [pc, #88]	; (800d388 <strtok+0x5c>)
 800d32e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d330:	681e      	ldr	r6, [r3, #0]
 800d332:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800d334:	4605      	mov	r5, r0
 800d336:	b9fc      	cbnz	r4, 800d378 <strtok+0x4c>
 800d338:	2050      	movs	r0, #80	; 0x50
 800d33a:	9101      	str	r1, [sp, #4]
 800d33c:	f000 fb3a 	bl	800d9b4 <malloc>
 800d340:	9901      	ldr	r1, [sp, #4]
 800d342:	65b0      	str	r0, [r6, #88]	; 0x58
 800d344:	4602      	mov	r2, r0
 800d346:	b920      	cbnz	r0, 800d352 <strtok+0x26>
 800d348:	4b10      	ldr	r3, [pc, #64]	; (800d38c <strtok+0x60>)
 800d34a:	4811      	ldr	r0, [pc, #68]	; (800d390 <strtok+0x64>)
 800d34c:	2157      	movs	r1, #87	; 0x57
 800d34e:	f7ff fbb7 	bl	800cac0 <__assert_func>
 800d352:	e9c0 4400 	strd	r4, r4, [r0]
 800d356:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800d35a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800d35e:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800d362:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800d366:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800d36a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800d36e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800d372:	6184      	str	r4, [r0, #24]
 800d374:	7704      	strb	r4, [r0, #28]
 800d376:	6244      	str	r4, [r0, #36]	; 0x24
 800d378:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800d37a:	2301      	movs	r3, #1
 800d37c:	4628      	mov	r0, r5
 800d37e:	b002      	add	sp, #8
 800d380:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d384:	f000 b806 	b.w	800d394 <__strtok_r>
 800d388:	20000018 	.word	0x20000018
 800d38c:	0800f44f 	.word	0x0800f44f
 800d390:	0800f466 	.word	0x0800f466

0800d394 <__strtok_r>:
 800d394:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d396:	b908      	cbnz	r0, 800d39c <__strtok_r+0x8>
 800d398:	6810      	ldr	r0, [r2, #0]
 800d39a:	b188      	cbz	r0, 800d3c0 <__strtok_r+0x2c>
 800d39c:	4604      	mov	r4, r0
 800d39e:	4620      	mov	r0, r4
 800d3a0:	f814 5b01 	ldrb.w	r5, [r4], #1
 800d3a4:	460f      	mov	r7, r1
 800d3a6:	f817 6b01 	ldrb.w	r6, [r7], #1
 800d3aa:	b91e      	cbnz	r6, 800d3b4 <__strtok_r+0x20>
 800d3ac:	b965      	cbnz	r5, 800d3c8 <__strtok_r+0x34>
 800d3ae:	6015      	str	r5, [r2, #0]
 800d3b0:	4628      	mov	r0, r5
 800d3b2:	e005      	b.n	800d3c0 <__strtok_r+0x2c>
 800d3b4:	42b5      	cmp	r5, r6
 800d3b6:	d1f6      	bne.n	800d3a6 <__strtok_r+0x12>
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d1f0      	bne.n	800d39e <__strtok_r+0xa>
 800d3bc:	6014      	str	r4, [r2, #0]
 800d3be:	7003      	strb	r3, [r0, #0]
 800d3c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d3c2:	461c      	mov	r4, r3
 800d3c4:	e00c      	b.n	800d3e0 <__strtok_r+0x4c>
 800d3c6:	b915      	cbnz	r5, 800d3ce <__strtok_r+0x3a>
 800d3c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d3cc:	460e      	mov	r6, r1
 800d3ce:	f816 5b01 	ldrb.w	r5, [r6], #1
 800d3d2:	42ab      	cmp	r3, r5
 800d3d4:	d1f7      	bne.n	800d3c6 <__strtok_r+0x32>
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d0f3      	beq.n	800d3c2 <__strtok_r+0x2e>
 800d3da:	2300      	movs	r3, #0
 800d3dc:	f804 3c01 	strb.w	r3, [r4, #-1]
 800d3e0:	6014      	str	r4, [r2, #0]
 800d3e2:	e7ed      	b.n	800d3c0 <__strtok_r+0x2c>

0800d3e4 <__swbuf_r>:
 800d3e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3e6:	460e      	mov	r6, r1
 800d3e8:	4614      	mov	r4, r2
 800d3ea:	4605      	mov	r5, r0
 800d3ec:	b118      	cbz	r0, 800d3f6 <__swbuf_r+0x12>
 800d3ee:	6983      	ldr	r3, [r0, #24]
 800d3f0:	b90b      	cbnz	r3, 800d3f6 <__swbuf_r+0x12>
 800d3f2:	f000 f9d9 	bl	800d7a8 <__sinit>
 800d3f6:	4b21      	ldr	r3, [pc, #132]	; (800d47c <__swbuf_r+0x98>)
 800d3f8:	429c      	cmp	r4, r3
 800d3fa:	d12b      	bne.n	800d454 <__swbuf_r+0x70>
 800d3fc:	686c      	ldr	r4, [r5, #4]
 800d3fe:	69a3      	ldr	r3, [r4, #24]
 800d400:	60a3      	str	r3, [r4, #8]
 800d402:	89a3      	ldrh	r3, [r4, #12]
 800d404:	071a      	lsls	r2, r3, #28
 800d406:	d52f      	bpl.n	800d468 <__swbuf_r+0x84>
 800d408:	6923      	ldr	r3, [r4, #16]
 800d40a:	b36b      	cbz	r3, 800d468 <__swbuf_r+0x84>
 800d40c:	6923      	ldr	r3, [r4, #16]
 800d40e:	6820      	ldr	r0, [r4, #0]
 800d410:	1ac0      	subs	r0, r0, r3
 800d412:	6963      	ldr	r3, [r4, #20]
 800d414:	b2f6      	uxtb	r6, r6
 800d416:	4283      	cmp	r3, r0
 800d418:	4637      	mov	r7, r6
 800d41a:	dc04      	bgt.n	800d426 <__swbuf_r+0x42>
 800d41c:	4621      	mov	r1, r4
 800d41e:	4628      	mov	r0, r5
 800d420:	f000 f92e 	bl	800d680 <_fflush_r>
 800d424:	bb30      	cbnz	r0, 800d474 <__swbuf_r+0x90>
 800d426:	68a3      	ldr	r3, [r4, #8]
 800d428:	3b01      	subs	r3, #1
 800d42a:	60a3      	str	r3, [r4, #8]
 800d42c:	6823      	ldr	r3, [r4, #0]
 800d42e:	1c5a      	adds	r2, r3, #1
 800d430:	6022      	str	r2, [r4, #0]
 800d432:	701e      	strb	r6, [r3, #0]
 800d434:	6963      	ldr	r3, [r4, #20]
 800d436:	3001      	adds	r0, #1
 800d438:	4283      	cmp	r3, r0
 800d43a:	d004      	beq.n	800d446 <__swbuf_r+0x62>
 800d43c:	89a3      	ldrh	r3, [r4, #12]
 800d43e:	07db      	lsls	r3, r3, #31
 800d440:	d506      	bpl.n	800d450 <__swbuf_r+0x6c>
 800d442:	2e0a      	cmp	r6, #10
 800d444:	d104      	bne.n	800d450 <__swbuf_r+0x6c>
 800d446:	4621      	mov	r1, r4
 800d448:	4628      	mov	r0, r5
 800d44a:	f000 f919 	bl	800d680 <_fflush_r>
 800d44e:	b988      	cbnz	r0, 800d474 <__swbuf_r+0x90>
 800d450:	4638      	mov	r0, r7
 800d452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d454:	4b0a      	ldr	r3, [pc, #40]	; (800d480 <__swbuf_r+0x9c>)
 800d456:	429c      	cmp	r4, r3
 800d458:	d101      	bne.n	800d45e <__swbuf_r+0x7a>
 800d45a:	68ac      	ldr	r4, [r5, #8]
 800d45c:	e7cf      	b.n	800d3fe <__swbuf_r+0x1a>
 800d45e:	4b09      	ldr	r3, [pc, #36]	; (800d484 <__swbuf_r+0xa0>)
 800d460:	429c      	cmp	r4, r3
 800d462:	bf08      	it	eq
 800d464:	68ec      	ldreq	r4, [r5, #12]
 800d466:	e7ca      	b.n	800d3fe <__swbuf_r+0x1a>
 800d468:	4621      	mov	r1, r4
 800d46a:	4628      	mov	r0, r5
 800d46c:	f000 f80c 	bl	800d488 <__swsetup_r>
 800d470:	2800      	cmp	r0, #0
 800d472:	d0cb      	beq.n	800d40c <__swbuf_r+0x28>
 800d474:	f04f 37ff 	mov.w	r7, #4294967295
 800d478:	e7ea      	b.n	800d450 <__swbuf_r+0x6c>
 800d47a:	bf00      	nop
 800d47c:	0800f4e4 	.word	0x0800f4e4
 800d480:	0800f504 	.word	0x0800f504
 800d484:	0800f4c4 	.word	0x0800f4c4

0800d488 <__swsetup_r>:
 800d488:	4b32      	ldr	r3, [pc, #200]	; (800d554 <__swsetup_r+0xcc>)
 800d48a:	b570      	push	{r4, r5, r6, lr}
 800d48c:	681d      	ldr	r5, [r3, #0]
 800d48e:	4606      	mov	r6, r0
 800d490:	460c      	mov	r4, r1
 800d492:	b125      	cbz	r5, 800d49e <__swsetup_r+0x16>
 800d494:	69ab      	ldr	r3, [r5, #24]
 800d496:	b913      	cbnz	r3, 800d49e <__swsetup_r+0x16>
 800d498:	4628      	mov	r0, r5
 800d49a:	f000 f985 	bl	800d7a8 <__sinit>
 800d49e:	4b2e      	ldr	r3, [pc, #184]	; (800d558 <__swsetup_r+0xd0>)
 800d4a0:	429c      	cmp	r4, r3
 800d4a2:	d10f      	bne.n	800d4c4 <__swsetup_r+0x3c>
 800d4a4:	686c      	ldr	r4, [r5, #4]
 800d4a6:	89a3      	ldrh	r3, [r4, #12]
 800d4a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d4ac:	0719      	lsls	r1, r3, #28
 800d4ae:	d42c      	bmi.n	800d50a <__swsetup_r+0x82>
 800d4b0:	06dd      	lsls	r5, r3, #27
 800d4b2:	d411      	bmi.n	800d4d8 <__swsetup_r+0x50>
 800d4b4:	2309      	movs	r3, #9
 800d4b6:	6033      	str	r3, [r6, #0]
 800d4b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d4bc:	81a3      	strh	r3, [r4, #12]
 800d4be:	f04f 30ff 	mov.w	r0, #4294967295
 800d4c2:	e03e      	b.n	800d542 <__swsetup_r+0xba>
 800d4c4:	4b25      	ldr	r3, [pc, #148]	; (800d55c <__swsetup_r+0xd4>)
 800d4c6:	429c      	cmp	r4, r3
 800d4c8:	d101      	bne.n	800d4ce <__swsetup_r+0x46>
 800d4ca:	68ac      	ldr	r4, [r5, #8]
 800d4cc:	e7eb      	b.n	800d4a6 <__swsetup_r+0x1e>
 800d4ce:	4b24      	ldr	r3, [pc, #144]	; (800d560 <__swsetup_r+0xd8>)
 800d4d0:	429c      	cmp	r4, r3
 800d4d2:	bf08      	it	eq
 800d4d4:	68ec      	ldreq	r4, [r5, #12]
 800d4d6:	e7e6      	b.n	800d4a6 <__swsetup_r+0x1e>
 800d4d8:	0758      	lsls	r0, r3, #29
 800d4da:	d512      	bpl.n	800d502 <__swsetup_r+0x7a>
 800d4dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d4de:	b141      	cbz	r1, 800d4f2 <__swsetup_r+0x6a>
 800d4e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d4e4:	4299      	cmp	r1, r3
 800d4e6:	d002      	beq.n	800d4ee <__swsetup_r+0x66>
 800d4e8:	4630      	mov	r0, r6
 800d4ea:	f000 fa85 	bl	800d9f8 <_free_r>
 800d4ee:	2300      	movs	r3, #0
 800d4f0:	6363      	str	r3, [r4, #52]	; 0x34
 800d4f2:	89a3      	ldrh	r3, [r4, #12]
 800d4f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d4f8:	81a3      	strh	r3, [r4, #12]
 800d4fa:	2300      	movs	r3, #0
 800d4fc:	6063      	str	r3, [r4, #4]
 800d4fe:	6923      	ldr	r3, [r4, #16]
 800d500:	6023      	str	r3, [r4, #0]
 800d502:	89a3      	ldrh	r3, [r4, #12]
 800d504:	f043 0308 	orr.w	r3, r3, #8
 800d508:	81a3      	strh	r3, [r4, #12]
 800d50a:	6923      	ldr	r3, [r4, #16]
 800d50c:	b94b      	cbnz	r3, 800d522 <__swsetup_r+0x9a>
 800d50e:	89a3      	ldrh	r3, [r4, #12]
 800d510:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d514:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d518:	d003      	beq.n	800d522 <__swsetup_r+0x9a>
 800d51a:	4621      	mov	r1, r4
 800d51c:	4630      	mov	r0, r6
 800d51e:	f000 fa09 	bl	800d934 <__smakebuf_r>
 800d522:	89a0      	ldrh	r0, [r4, #12]
 800d524:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d528:	f010 0301 	ands.w	r3, r0, #1
 800d52c:	d00a      	beq.n	800d544 <__swsetup_r+0xbc>
 800d52e:	2300      	movs	r3, #0
 800d530:	60a3      	str	r3, [r4, #8]
 800d532:	6963      	ldr	r3, [r4, #20]
 800d534:	425b      	negs	r3, r3
 800d536:	61a3      	str	r3, [r4, #24]
 800d538:	6923      	ldr	r3, [r4, #16]
 800d53a:	b943      	cbnz	r3, 800d54e <__swsetup_r+0xc6>
 800d53c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d540:	d1ba      	bne.n	800d4b8 <__swsetup_r+0x30>
 800d542:	bd70      	pop	{r4, r5, r6, pc}
 800d544:	0781      	lsls	r1, r0, #30
 800d546:	bf58      	it	pl
 800d548:	6963      	ldrpl	r3, [r4, #20]
 800d54a:	60a3      	str	r3, [r4, #8]
 800d54c:	e7f4      	b.n	800d538 <__swsetup_r+0xb0>
 800d54e:	2000      	movs	r0, #0
 800d550:	e7f7      	b.n	800d542 <__swsetup_r+0xba>
 800d552:	bf00      	nop
 800d554:	20000018 	.word	0x20000018
 800d558:	0800f4e4 	.word	0x0800f4e4
 800d55c:	0800f504 	.word	0x0800f504
 800d560:	0800f4c4 	.word	0x0800f4c4

0800d564 <abort>:
 800d564:	b508      	push	{r3, lr}
 800d566:	2006      	movs	r0, #6
 800d568:	f000 fce8 	bl	800df3c <raise>
 800d56c:	2001      	movs	r0, #1
 800d56e:	f7f7 fec1 	bl	80052f4 <_exit>
	...

0800d574 <__sflush_r>:
 800d574:	898a      	ldrh	r2, [r1, #12]
 800d576:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d57a:	4605      	mov	r5, r0
 800d57c:	0710      	lsls	r0, r2, #28
 800d57e:	460c      	mov	r4, r1
 800d580:	d458      	bmi.n	800d634 <__sflush_r+0xc0>
 800d582:	684b      	ldr	r3, [r1, #4]
 800d584:	2b00      	cmp	r3, #0
 800d586:	dc05      	bgt.n	800d594 <__sflush_r+0x20>
 800d588:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	dc02      	bgt.n	800d594 <__sflush_r+0x20>
 800d58e:	2000      	movs	r0, #0
 800d590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d594:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d596:	2e00      	cmp	r6, #0
 800d598:	d0f9      	beq.n	800d58e <__sflush_r+0x1a>
 800d59a:	2300      	movs	r3, #0
 800d59c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d5a0:	682f      	ldr	r7, [r5, #0]
 800d5a2:	602b      	str	r3, [r5, #0]
 800d5a4:	d032      	beq.n	800d60c <__sflush_r+0x98>
 800d5a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d5a8:	89a3      	ldrh	r3, [r4, #12]
 800d5aa:	075a      	lsls	r2, r3, #29
 800d5ac:	d505      	bpl.n	800d5ba <__sflush_r+0x46>
 800d5ae:	6863      	ldr	r3, [r4, #4]
 800d5b0:	1ac0      	subs	r0, r0, r3
 800d5b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d5b4:	b10b      	cbz	r3, 800d5ba <__sflush_r+0x46>
 800d5b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d5b8:	1ac0      	subs	r0, r0, r3
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	4602      	mov	r2, r0
 800d5be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d5c0:	6a21      	ldr	r1, [r4, #32]
 800d5c2:	4628      	mov	r0, r5
 800d5c4:	47b0      	blx	r6
 800d5c6:	1c43      	adds	r3, r0, #1
 800d5c8:	89a3      	ldrh	r3, [r4, #12]
 800d5ca:	d106      	bne.n	800d5da <__sflush_r+0x66>
 800d5cc:	6829      	ldr	r1, [r5, #0]
 800d5ce:	291d      	cmp	r1, #29
 800d5d0:	d82c      	bhi.n	800d62c <__sflush_r+0xb8>
 800d5d2:	4a2a      	ldr	r2, [pc, #168]	; (800d67c <__sflush_r+0x108>)
 800d5d4:	40ca      	lsrs	r2, r1
 800d5d6:	07d6      	lsls	r6, r2, #31
 800d5d8:	d528      	bpl.n	800d62c <__sflush_r+0xb8>
 800d5da:	2200      	movs	r2, #0
 800d5dc:	6062      	str	r2, [r4, #4]
 800d5de:	04d9      	lsls	r1, r3, #19
 800d5e0:	6922      	ldr	r2, [r4, #16]
 800d5e2:	6022      	str	r2, [r4, #0]
 800d5e4:	d504      	bpl.n	800d5f0 <__sflush_r+0x7c>
 800d5e6:	1c42      	adds	r2, r0, #1
 800d5e8:	d101      	bne.n	800d5ee <__sflush_r+0x7a>
 800d5ea:	682b      	ldr	r3, [r5, #0]
 800d5ec:	b903      	cbnz	r3, 800d5f0 <__sflush_r+0x7c>
 800d5ee:	6560      	str	r0, [r4, #84]	; 0x54
 800d5f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d5f2:	602f      	str	r7, [r5, #0]
 800d5f4:	2900      	cmp	r1, #0
 800d5f6:	d0ca      	beq.n	800d58e <__sflush_r+0x1a>
 800d5f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d5fc:	4299      	cmp	r1, r3
 800d5fe:	d002      	beq.n	800d606 <__sflush_r+0x92>
 800d600:	4628      	mov	r0, r5
 800d602:	f000 f9f9 	bl	800d9f8 <_free_r>
 800d606:	2000      	movs	r0, #0
 800d608:	6360      	str	r0, [r4, #52]	; 0x34
 800d60a:	e7c1      	b.n	800d590 <__sflush_r+0x1c>
 800d60c:	6a21      	ldr	r1, [r4, #32]
 800d60e:	2301      	movs	r3, #1
 800d610:	4628      	mov	r0, r5
 800d612:	47b0      	blx	r6
 800d614:	1c41      	adds	r1, r0, #1
 800d616:	d1c7      	bne.n	800d5a8 <__sflush_r+0x34>
 800d618:	682b      	ldr	r3, [r5, #0]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d0c4      	beq.n	800d5a8 <__sflush_r+0x34>
 800d61e:	2b1d      	cmp	r3, #29
 800d620:	d001      	beq.n	800d626 <__sflush_r+0xb2>
 800d622:	2b16      	cmp	r3, #22
 800d624:	d101      	bne.n	800d62a <__sflush_r+0xb6>
 800d626:	602f      	str	r7, [r5, #0]
 800d628:	e7b1      	b.n	800d58e <__sflush_r+0x1a>
 800d62a:	89a3      	ldrh	r3, [r4, #12]
 800d62c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d630:	81a3      	strh	r3, [r4, #12]
 800d632:	e7ad      	b.n	800d590 <__sflush_r+0x1c>
 800d634:	690f      	ldr	r7, [r1, #16]
 800d636:	2f00      	cmp	r7, #0
 800d638:	d0a9      	beq.n	800d58e <__sflush_r+0x1a>
 800d63a:	0793      	lsls	r3, r2, #30
 800d63c:	680e      	ldr	r6, [r1, #0]
 800d63e:	bf08      	it	eq
 800d640:	694b      	ldreq	r3, [r1, #20]
 800d642:	600f      	str	r7, [r1, #0]
 800d644:	bf18      	it	ne
 800d646:	2300      	movne	r3, #0
 800d648:	eba6 0807 	sub.w	r8, r6, r7
 800d64c:	608b      	str	r3, [r1, #8]
 800d64e:	f1b8 0f00 	cmp.w	r8, #0
 800d652:	dd9c      	ble.n	800d58e <__sflush_r+0x1a>
 800d654:	6a21      	ldr	r1, [r4, #32]
 800d656:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d658:	4643      	mov	r3, r8
 800d65a:	463a      	mov	r2, r7
 800d65c:	4628      	mov	r0, r5
 800d65e:	47b0      	blx	r6
 800d660:	2800      	cmp	r0, #0
 800d662:	dc06      	bgt.n	800d672 <__sflush_r+0xfe>
 800d664:	89a3      	ldrh	r3, [r4, #12]
 800d666:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d66a:	81a3      	strh	r3, [r4, #12]
 800d66c:	f04f 30ff 	mov.w	r0, #4294967295
 800d670:	e78e      	b.n	800d590 <__sflush_r+0x1c>
 800d672:	4407      	add	r7, r0
 800d674:	eba8 0800 	sub.w	r8, r8, r0
 800d678:	e7e9      	b.n	800d64e <__sflush_r+0xda>
 800d67a:	bf00      	nop
 800d67c:	20400001 	.word	0x20400001

0800d680 <_fflush_r>:
 800d680:	b538      	push	{r3, r4, r5, lr}
 800d682:	690b      	ldr	r3, [r1, #16]
 800d684:	4605      	mov	r5, r0
 800d686:	460c      	mov	r4, r1
 800d688:	b913      	cbnz	r3, 800d690 <_fflush_r+0x10>
 800d68a:	2500      	movs	r5, #0
 800d68c:	4628      	mov	r0, r5
 800d68e:	bd38      	pop	{r3, r4, r5, pc}
 800d690:	b118      	cbz	r0, 800d69a <_fflush_r+0x1a>
 800d692:	6983      	ldr	r3, [r0, #24]
 800d694:	b90b      	cbnz	r3, 800d69a <_fflush_r+0x1a>
 800d696:	f000 f887 	bl	800d7a8 <__sinit>
 800d69a:	4b14      	ldr	r3, [pc, #80]	; (800d6ec <_fflush_r+0x6c>)
 800d69c:	429c      	cmp	r4, r3
 800d69e:	d11b      	bne.n	800d6d8 <_fflush_r+0x58>
 800d6a0:	686c      	ldr	r4, [r5, #4]
 800d6a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d0ef      	beq.n	800d68a <_fflush_r+0xa>
 800d6aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d6ac:	07d0      	lsls	r0, r2, #31
 800d6ae:	d404      	bmi.n	800d6ba <_fflush_r+0x3a>
 800d6b0:	0599      	lsls	r1, r3, #22
 800d6b2:	d402      	bmi.n	800d6ba <_fflush_r+0x3a>
 800d6b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d6b6:	f000 f915 	bl	800d8e4 <__retarget_lock_acquire_recursive>
 800d6ba:	4628      	mov	r0, r5
 800d6bc:	4621      	mov	r1, r4
 800d6be:	f7ff ff59 	bl	800d574 <__sflush_r>
 800d6c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d6c4:	07da      	lsls	r2, r3, #31
 800d6c6:	4605      	mov	r5, r0
 800d6c8:	d4e0      	bmi.n	800d68c <_fflush_r+0xc>
 800d6ca:	89a3      	ldrh	r3, [r4, #12]
 800d6cc:	059b      	lsls	r3, r3, #22
 800d6ce:	d4dd      	bmi.n	800d68c <_fflush_r+0xc>
 800d6d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d6d2:	f000 f908 	bl	800d8e6 <__retarget_lock_release_recursive>
 800d6d6:	e7d9      	b.n	800d68c <_fflush_r+0xc>
 800d6d8:	4b05      	ldr	r3, [pc, #20]	; (800d6f0 <_fflush_r+0x70>)
 800d6da:	429c      	cmp	r4, r3
 800d6dc:	d101      	bne.n	800d6e2 <_fflush_r+0x62>
 800d6de:	68ac      	ldr	r4, [r5, #8]
 800d6e0:	e7df      	b.n	800d6a2 <_fflush_r+0x22>
 800d6e2:	4b04      	ldr	r3, [pc, #16]	; (800d6f4 <_fflush_r+0x74>)
 800d6e4:	429c      	cmp	r4, r3
 800d6e6:	bf08      	it	eq
 800d6e8:	68ec      	ldreq	r4, [r5, #12]
 800d6ea:	e7da      	b.n	800d6a2 <_fflush_r+0x22>
 800d6ec:	0800f4e4 	.word	0x0800f4e4
 800d6f0:	0800f504 	.word	0x0800f504
 800d6f4:	0800f4c4 	.word	0x0800f4c4

0800d6f8 <std>:
 800d6f8:	2300      	movs	r3, #0
 800d6fa:	b510      	push	{r4, lr}
 800d6fc:	4604      	mov	r4, r0
 800d6fe:	e9c0 3300 	strd	r3, r3, [r0]
 800d702:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d706:	6083      	str	r3, [r0, #8]
 800d708:	8181      	strh	r1, [r0, #12]
 800d70a:	6643      	str	r3, [r0, #100]	; 0x64
 800d70c:	81c2      	strh	r2, [r0, #14]
 800d70e:	6183      	str	r3, [r0, #24]
 800d710:	4619      	mov	r1, r3
 800d712:	2208      	movs	r2, #8
 800d714:	305c      	adds	r0, #92	; 0x5c
 800d716:	f7ff fa3b 	bl	800cb90 <memset>
 800d71a:	4b05      	ldr	r3, [pc, #20]	; (800d730 <std+0x38>)
 800d71c:	6263      	str	r3, [r4, #36]	; 0x24
 800d71e:	4b05      	ldr	r3, [pc, #20]	; (800d734 <std+0x3c>)
 800d720:	62a3      	str	r3, [r4, #40]	; 0x28
 800d722:	4b05      	ldr	r3, [pc, #20]	; (800d738 <std+0x40>)
 800d724:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d726:	4b05      	ldr	r3, [pc, #20]	; (800d73c <std+0x44>)
 800d728:	6224      	str	r4, [r4, #32]
 800d72a:	6323      	str	r3, [r4, #48]	; 0x30
 800d72c:	bd10      	pop	{r4, pc}
 800d72e:	bf00      	nop
 800d730:	0800df75 	.word	0x0800df75
 800d734:	0800df97 	.word	0x0800df97
 800d738:	0800dfcf 	.word	0x0800dfcf
 800d73c:	0800dff3 	.word	0x0800dff3

0800d740 <_cleanup_r>:
 800d740:	4901      	ldr	r1, [pc, #4]	; (800d748 <_cleanup_r+0x8>)
 800d742:	f000 b8af 	b.w	800d8a4 <_fwalk_reent>
 800d746:	bf00      	nop
 800d748:	0800d681 	.word	0x0800d681

0800d74c <__sfmoreglue>:
 800d74c:	b570      	push	{r4, r5, r6, lr}
 800d74e:	2268      	movs	r2, #104	; 0x68
 800d750:	1e4d      	subs	r5, r1, #1
 800d752:	4355      	muls	r5, r2
 800d754:	460e      	mov	r6, r1
 800d756:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d75a:	f000 f9b9 	bl	800dad0 <_malloc_r>
 800d75e:	4604      	mov	r4, r0
 800d760:	b140      	cbz	r0, 800d774 <__sfmoreglue+0x28>
 800d762:	2100      	movs	r1, #0
 800d764:	e9c0 1600 	strd	r1, r6, [r0]
 800d768:	300c      	adds	r0, #12
 800d76a:	60a0      	str	r0, [r4, #8]
 800d76c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d770:	f7ff fa0e 	bl	800cb90 <memset>
 800d774:	4620      	mov	r0, r4
 800d776:	bd70      	pop	{r4, r5, r6, pc}

0800d778 <__sfp_lock_acquire>:
 800d778:	4801      	ldr	r0, [pc, #4]	; (800d780 <__sfp_lock_acquire+0x8>)
 800d77a:	f000 b8b3 	b.w	800d8e4 <__retarget_lock_acquire_recursive>
 800d77e:	bf00      	nop
 800d780:	20001209 	.word	0x20001209

0800d784 <__sfp_lock_release>:
 800d784:	4801      	ldr	r0, [pc, #4]	; (800d78c <__sfp_lock_release+0x8>)
 800d786:	f000 b8ae 	b.w	800d8e6 <__retarget_lock_release_recursive>
 800d78a:	bf00      	nop
 800d78c:	20001209 	.word	0x20001209

0800d790 <__sinit_lock_acquire>:
 800d790:	4801      	ldr	r0, [pc, #4]	; (800d798 <__sinit_lock_acquire+0x8>)
 800d792:	f000 b8a7 	b.w	800d8e4 <__retarget_lock_acquire_recursive>
 800d796:	bf00      	nop
 800d798:	2000120a 	.word	0x2000120a

0800d79c <__sinit_lock_release>:
 800d79c:	4801      	ldr	r0, [pc, #4]	; (800d7a4 <__sinit_lock_release+0x8>)
 800d79e:	f000 b8a2 	b.w	800d8e6 <__retarget_lock_release_recursive>
 800d7a2:	bf00      	nop
 800d7a4:	2000120a 	.word	0x2000120a

0800d7a8 <__sinit>:
 800d7a8:	b510      	push	{r4, lr}
 800d7aa:	4604      	mov	r4, r0
 800d7ac:	f7ff fff0 	bl	800d790 <__sinit_lock_acquire>
 800d7b0:	69a3      	ldr	r3, [r4, #24]
 800d7b2:	b11b      	cbz	r3, 800d7bc <__sinit+0x14>
 800d7b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d7b8:	f7ff bff0 	b.w	800d79c <__sinit_lock_release>
 800d7bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d7c0:	6523      	str	r3, [r4, #80]	; 0x50
 800d7c2:	4b13      	ldr	r3, [pc, #76]	; (800d810 <__sinit+0x68>)
 800d7c4:	4a13      	ldr	r2, [pc, #76]	; (800d814 <__sinit+0x6c>)
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	62a2      	str	r2, [r4, #40]	; 0x28
 800d7ca:	42a3      	cmp	r3, r4
 800d7cc:	bf04      	itt	eq
 800d7ce:	2301      	moveq	r3, #1
 800d7d0:	61a3      	streq	r3, [r4, #24]
 800d7d2:	4620      	mov	r0, r4
 800d7d4:	f000 f820 	bl	800d818 <__sfp>
 800d7d8:	6060      	str	r0, [r4, #4]
 800d7da:	4620      	mov	r0, r4
 800d7dc:	f000 f81c 	bl	800d818 <__sfp>
 800d7e0:	60a0      	str	r0, [r4, #8]
 800d7e2:	4620      	mov	r0, r4
 800d7e4:	f000 f818 	bl	800d818 <__sfp>
 800d7e8:	2200      	movs	r2, #0
 800d7ea:	60e0      	str	r0, [r4, #12]
 800d7ec:	2104      	movs	r1, #4
 800d7ee:	6860      	ldr	r0, [r4, #4]
 800d7f0:	f7ff ff82 	bl	800d6f8 <std>
 800d7f4:	68a0      	ldr	r0, [r4, #8]
 800d7f6:	2201      	movs	r2, #1
 800d7f8:	2109      	movs	r1, #9
 800d7fa:	f7ff ff7d 	bl	800d6f8 <std>
 800d7fe:	68e0      	ldr	r0, [r4, #12]
 800d800:	2202      	movs	r2, #2
 800d802:	2112      	movs	r1, #18
 800d804:	f7ff ff78 	bl	800d6f8 <std>
 800d808:	2301      	movs	r3, #1
 800d80a:	61a3      	str	r3, [r4, #24]
 800d80c:	e7d2      	b.n	800d7b4 <__sinit+0xc>
 800d80e:	bf00      	nop
 800d810:	0800f418 	.word	0x0800f418
 800d814:	0800d741 	.word	0x0800d741

0800d818 <__sfp>:
 800d818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d81a:	4607      	mov	r7, r0
 800d81c:	f7ff ffac 	bl	800d778 <__sfp_lock_acquire>
 800d820:	4b1e      	ldr	r3, [pc, #120]	; (800d89c <__sfp+0x84>)
 800d822:	681e      	ldr	r6, [r3, #0]
 800d824:	69b3      	ldr	r3, [r6, #24]
 800d826:	b913      	cbnz	r3, 800d82e <__sfp+0x16>
 800d828:	4630      	mov	r0, r6
 800d82a:	f7ff ffbd 	bl	800d7a8 <__sinit>
 800d82e:	3648      	adds	r6, #72	; 0x48
 800d830:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d834:	3b01      	subs	r3, #1
 800d836:	d503      	bpl.n	800d840 <__sfp+0x28>
 800d838:	6833      	ldr	r3, [r6, #0]
 800d83a:	b30b      	cbz	r3, 800d880 <__sfp+0x68>
 800d83c:	6836      	ldr	r6, [r6, #0]
 800d83e:	e7f7      	b.n	800d830 <__sfp+0x18>
 800d840:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d844:	b9d5      	cbnz	r5, 800d87c <__sfp+0x64>
 800d846:	4b16      	ldr	r3, [pc, #88]	; (800d8a0 <__sfp+0x88>)
 800d848:	60e3      	str	r3, [r4, #12]
 800d84a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d84e:	6665      	str	r5, [r4, #100]	; 0x64
 800d850:	f000 f847 	bl	800d8e2 <__retarget_lock_init_recursive>
 800d854:	f7ff ff96 	bl	800d784 <__sfp_lock_release>
 800d858:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d85c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d860:	6025      	str	r5, [r4, #0]
 800d862:	61a5      	str	r5, [r4, #24]
 800d864:	2208      	movs	r2, #8
 800d866:	4629      	mov	r1, r5
 800d868:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d86c:	f7ff f990 	bl	800cb90 <memset>
 800d870:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d874:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d878:	4620      	mov	r0, r4
 800d87a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d87c:	3468      	adds	r4, #104	; 0x68
 800d87e:	e7d9      	b.n	800d834 <__sfp+0x1c>
 800d880:	2104      	movs	r1, #4
 800d882:	4638      	mov	r0, r7
 800d884:	f7ff ff62 	bl	800d74c <__sfmoreglue>
 800d888:	4604      	mov	r4, r0
 800d88a:	6030      	str	r0, [r6, #0]
 800d88c:	2800      	cmp	r0, #0
 800d88e:	d1d5      	bne.n	800d83c <__sfp+0x24>
 800d890:	f7ff ff78 	bl	800d784 <__sfp_lock_release>
 800d894:	230c      	movs	r3, #12
 800d896:	603b      	str	r3, [r7, #0]
 800d898:	e7ee      	b.n	800d878 <__sfp+0x60>
 800d89a:	bf00      	nop
 800d89c:	0800f418 	.word	0x0800f418
 800d8a0:	ffff0001 	.word	0xffff0001

0800d8a4 <_fwalk_reent>:
 800d8a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8a8:	4606      	mov	r6, r0
 800d8aa:	4688      	mov	r8, r1
 800d8ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d8b0:	2700      	movs	r7, #0
 800d8b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d8b6:	f1b9 0901 	subs.w	r9, r9, #1
 800d8ba:	d505      	bpl.n	800d8c8 <_fwalk_reent+0x24>
 800d8bc:	6824      	ldr	r4, [r4, #0]
 800d8be:	2c00      	cmp	r4, #0
 800d8c0:	d1f7      	bne.n	800d8b2 <_fwalk_reent+0xe>
 800d8c2:	4638      	mov	r0, r7
 800d8c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d8c8:	89ab      	ldrh	r3, [r5, #12]
 800d8ca:	2b01      	cmp	r3, #1
 800d8cc:	d907      	bls.n	800d8de <_fwalk_reent+0x3a>
 800d8ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d8d2:	3301      	adds	r3, #1
 800d8d4:	d003      	beq.n	800d8de <_fwalk_reent+0x3a>
 800d8d6:	4629      	mov	r1, r5
 800d8d8:	4630      	mov	r0, r6
 800d8da:	47c0      	blx	r8
 800d8dc:	4307      	orrs	r7, r0
 800d8de:	3568      	adds	r5, #104	; 0x68
 800d8e0:	e7e9      	b.n	800d8b6 <_fwalk_reent+0x12>

0800d8e2 <__retarget_lock_init_recursive>:
 800d8e2:	4770      	bx	lr

0800d8e4 <__retarget_lock_acquire_recursive>:
 800d8e4:	4770      	bx	lr

0800d8e6 <__retarget_lock_release_recursive>:
 800d8e6:	4770      	bx	lr

0800d8e8 <__swhatbuf_r>:
 800d8e8:	b570      	push	{r4, r5, r6, lr}
 800d8ea:	460e      	mov	r6, r1
 800d8ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d8f0:	2900      	cmp	r1, #0
 800d8f2:	b096      	sub	sp, #88	; 0x58
 800d8f4:	4614      	mov	r4, r2
 800d8f6:	461d      	mov	r5, r3
 800d8f8:	da08      	bge.n	800d90c <__swhatbuf_r+0x24>
 800d8fa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d8fe:	2200      	movs	r2, #0
 800d900:	602a      	str	r2, [r5, #0]
 800d902:	061a      	lsls	r2, r3, #24
 800d904:	d410      	bmi.n	800d928 <__swhatbuf_r+0x40>
 800d906:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d90a:	e00e      	b.n	800d92a <__swhatbuf_r+0x42>
 800d90c:	466a      	mov	r2, sp
 800d90e:	f000 fb97 	bl	800e040 <_fstat_r>
 800d912:	2800      	cmp	r0, #0
 800d914:	dbf1      	blt.n	800d8fa <__swhatbuf_r+0x12>
 800d916:	9a01      	ldr	r2, [sp, #4]
 800d918:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d91c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d920:	425a      	negs	r2, r3
 800d922:	415a      	adcs	r2, r3
 800d924:	602a      	str	r2, [r5, #0]
 800d926:	e7ee      	b.n	800d906 <__swhatbuf_r+0x1e>
 800d928:	2340      	movs	r3, #64	; 0x40
 800d92a:	2000      	movs	r0, #0
 800d92c:	6023      	str	r3, [r4, #0]
 800d92e:	b016      	add	sp, #88	; 0x58
 800d930:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d934 <__smakebuf_r>:
 800d934:	898b      	ldrh	r3, [r1, #12]
 800d936:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d938:	079d      	lsls	r5, r3, #30
 800d93a:	4606      	mov	r6, r0
 800d93c:	460c      	mov	r4, r1
 800d93e:	d507      	bpl.n	800d950 <__smakebuf_r+0x1c>
 800d940:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d944:	6023      	str	r3, [r4, #0]
 800d946:	6123      	str	r3, [r4, #16]
 800d948:	2301      	movs	r3, #1
 800d94a:	6163      	str	r3, [r4, #20]
 800d94c:	b002      	add	sp, #8
 800d94e:	bd70      	pop	{r4, r5, r6, pc}
 800d950:	ab01      	add	r3, sp, #4
 800d952:	466a      	mov	r2, sp
 800d954:	f7ff ffc8 	bl	800d8e8 <__swhatbuf_r>
 800d958:	9900      	ldr	r1, [sp, #0]
 800d95a:	4605      	mov	r5, r0
 800d95c:	4630      	mov	r0, r6
 800d95e:	f000 f8b7 	bl	800dad0 <_malloc_r>
 800d962:	b948      	cbnz	r0, 800d978 <__smakebuf_r+0x44>
 800d964:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d968:	059a      	lsls	r2, r3, #22
 800d96a:	d4ef      	bmi.n	800d94c <__smakebuf_r+0x18>
 800d96c:	f023 0303 	bic.w	r3, r3, #3
 800d970:	f043 0302 	orr.w	r3, r3, #2
 800d974:	81a3      	strh	r3, [r4, #12]
 800d976:	e7e3      	b.n	800d940 <__smakebuf_r+0xc>
 800d978:	4b0d      	ldr	r3, [pc, #52]	; (800d9b0 <__smakebuf_r+0x7c>)
 800d97a:	62b3      	str	r3, [r6, #40]	; 0x28
 800d97c:	89a3      	ldrh	r3, [r4, #12]
 800d97e:	6020      	str	r0, [r4, #0]
 800d980:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d984:	81a3      	strh	r3, [r4, #12]
 800d986:	9b00      	ldr	r3, [sp, #0]
 800d988:	6163      	str	r3, [r4, #20]
 800d98a:	9b01      	ldr	r3, [sp, #4]
 800d98c:	6120      	str	r0, [r4, #16]
 800d98e:	b15b      	cbz	r3, 800d9a8 <__smakebuf_r+0x74>
 800d990:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d994:	4630      	mov	r0, r6
 800d996:	f000 fb65 	bl	800e064 <_isatty_r>
 800d99a:	b128      	cbz	r0, 800d9a8 <__smakebuf_r+0x74>
 800d99c:	89a3      	ldrh	r3, [r4, #12]
 800d99e:	f023 0303 	bic.w	r3, r3, #3
 800d9a2:	f043 0301 	orr.w	r3, r3, #1
 800d9a6:	81a3      	strh	r3, [r4, #12]
 800d9a8:	89a0      	ldrh	r0, [r4, #12]
 800d9aa:	4305      	orrs	r5, r0
 800d9ac:	81a5      	strh	r5, [r4, #12]
 800d9ae:	e7cd      	b.n	800d94c <__smakebuf_r+0x18>
 800d9b0:	0800d741 	.word	0x0800d741

0800d9b4 <malloc>:
 800d9b4:	4b02      	ldr	r3, [pc, #8]	; (800d9c0 <malloc+0xc>)
 800d9b6:	4601      	mov	r1, r0
 800d9b8:	6818      	ldr	r0, [r3, #0]
 800d9ba:	f000 b889 	b.w	800dad0 <_malloc_r>
 800d9be:	bf00      	nop
 800d9c0:	20000018 	.word	0x20000018

0800d9c4 <memmove>:
 800d9c4:	4288      	cmp	r0, r1
 800d9c6:	b510      	push	{r4, lr}
 800d9c8:	eb01 0402 	add.w	r4, r1, r2
 800d9cc:	d902      	bls.n	800d9d4 <memmove+0x10>
 800d9ce:	4284      	cmp	r4, r0
 800d9d0:	4623      	mov	r3, r4
 800d9d2:	d807      	bhi.n	800d9e4 <memmove+0x20>
 800d9d4:	1e43      	subs	r3, r0, #1
 800d9d6:	42a1      	cmp	r1, r4
 800d9d8:	d008      	beq.n	800d9ec <memmove+0x28>
 800d9da:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d9de:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d9e2:	e7f8      	b.n	800d9d6 <memmove+0x12>
 800d9e4:	4402      	add	r2, r0
 800d9e6:	4601      	mov	r1, r0
 800d9e8:	428a      	cmp	r2, r1
 800d9ea:	d100      	bne.n	800d9ee <memmove+0x2a>
 800d9ec:	bd10      	pop	{r4, pc}
 800d9ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d9f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d9f6:	e7f7      	b.n	800d9e8 <memmove+0x24>

0800d9f8 <_free_r>:
 800d9f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d9fa:	2900      	cmp	r1, #0
 800d9fc:	d044      	beq.n	800da88 <_free_r+0x90>
 800d9fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800da02:	9001      	str	r0, [sp, #4]
 800da04:	2b00      	cmp	r3, #0
 800da06:	f1a1 0404 	sub.w	r4, r1, #4
 800da0a:	bfb8      	it	lt
 800da0c:	18e4      	addlt	r4, r4, r3
 800da0e:	f000 fb4b 	bl	800e0a8 <__malloc_lock>
 800da12:	4a1e      	ldr	r2, [pc, #120]	; (800da8c <_free_r+0x94>)
 800da14:	9801      	ldr	r0, [sp, #4]
 800da16:	6813      	ldr	r3, [r2, #0]
 800da18:	b933      	cbnz	r3, 800da28 <_free_r+0x30>
 800da1a:	6063      	str	r3, [r4, #4]
 800da1c:	6014      	str	r4, [r2, #0]
 800da1e:	b003      	add	sp, #12
 800da20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800da24:	f000 bb46 	b.w	800e0b4 <__malloc_unlock>
 800da28:	42a3      	cmp	r3, r4
 800da2a:	d908      	bls.n	800da3e <_free_r+0x46>
 800da2c:	6825      	ldr	r5, [r4, #0]
 800da2e:	1961      	adds	r1, r4, r5
 800da30:	428b      	cmp	r3, r1
 800da32:	bf01      	itttt	eq
 800da34:	6819      	ldreq	r1, [r3, #0]
 800da36:	685b      	ldreq	r3, [r3, #4]
 800da38:	1949      	addeq	r1, r1, r5
 800da3a:	6021      	streq	r1, [r4, #0]
 800da3c:	e7ed      	b.n	800da1a <_free_r+0x22>
 800da3e:	461a      	mov	r2, r3
 800da40:	685b      	ldr	r3, [r3, #4]
 800da42:	b10b      	cbz	r3, 800da48 <_free_r+0x50>
 800da44:	42a3      	cmp	r3, r4
 800da46:	d9fa      	bls.n	800da3e <_free_r+0x46>
 800da48:	6811      	ldr	r1, [r2, #0]
 800da4a:	1855      	adds	r5, r2, r1
 800da4c:	42a5      	cmp	r5, r4
 800da4e:	d10b      	bne.n	800da68 <_free_r+0x70>
 800da50:	6824      	ldr	r4, [r4, #0]
 800da52:	4421      	add	r1, r4
 800da54:	1854      	adds	r4, r2, r1
 800da56:	42a3      	cmp	r3, r4
 800da58:	6011      	str	r1, [r2, #0]
 800da5a:	d1e0      	bne.n	800da1e <_free_r+0x26>
 800da5c:	681c      	ldr	r4, [r3, #0]
 800da5e:	685b      	ldr	r3, [r3, #4]
 800da60:	6053      	str	r3, [r2, #4]
 800da62:	4421      	add	r1, r4
 800da64:	6011      	str	r1, [r2, #0]
 800da66:	e7da      	b.n	800da1e <_free_r+0x26>
 800da68:	d902      	bls.n	800da70 <_free_r+0x78>
 800da6a:	230c      	movs	r3, #12
 800da6c:	6003      	str	r3, [r0, #0]
 800da6e:	e7d6      	b.n	800da1e <_free_r+0x26>
 800da70:	6825      	ldr	r5, [r4, #0]
 800da72:	1961      	adds	r1, r4, r5
 800da74:	428b      	cmp	r3, r1
 800da76:	bf04      	itt	eq
 800da78:	6819      	ldreq	r1, [r3, #0]
 800da7a:	685b      	ldreq	r3, [r3, #4]
 800da7c:	6063      	str	r3, [r4, #4]
 800da7e:	bf04      	itt	eq
 800da80:	1949      	addeq	r1, r1, r5
 800da82:	6021      	streq	r1, [r4, #0]
 800da84:	6054      	str	r4, [r2, #4]
 800da86:	e7ca      	b.n	800da1e <_free_r+0x26>
 800da88:	b003      	add	sp, #12
 800da8a:	bd30      	pop	{r4, r5, pc}
 800da8c:	2000120c 	.word	0x2000120c

0800da90 <sbrk_aligned>:
 800da90:	b570      	push	{r4, r5, r6, lr}
 800da92:	4e0e      	ldr	r6, [pc, #56]	; (800dacc <sbrk_aligned+0x3c>)
 800da94:	460c      	mov	r4, r1
 800da96:	6831      	ldr	r1, [r6, #0]
 800da98:	4605      	mov	r5, r0
 800da9a:	b911      	cbnz	r1, 800daa2 <sbrk_aligned+0x12>
 800da9c:	f000 fa16 	bl	800decc <_sbrk_r>
 800daa0:	6030      	str	r0, [r6, #0]
 800daa2:	4621      	mov	r1, r4
 800daa4:	4628      	mov	r0, r5
 800daa6:	f000 fa11 	bl	800decc <_sbrk_r>
 800daaa:	1c43      	adds	r3, r0, #1
 800daac:	d00a      	beq.n	800dac4 <sbrk_aligned+0x34>
 800daae:	1cc4      	adds	r4, r0, #3
 800dab0:	f024 0403 	bic.w	r4, r4, #3
 800dab4:	42a0      	cmp	r0, r4
 800dab6:	d007      	beq.n	800dac8 <sbrk_aligned+0x38>
 800dab8:	1a21      	subs	r1, r4, r0
 800daba:	4628      	mov	r0, r5
 800dabc:	f000 fa06 	bl	800decc <_sbrk_r>
 800dac0:	3001      	adds	r0, #1
 800dac2:	d101      	bne.n	800dac8 <sbrk_aligned+0x38>
 800dac4:	f04f 34ff 	mov.w	r4, #4294967295
 800dac8:	4620      	mov	r0, r4
 800daca:	bd70      	pop	{r4, r5, r6, pc}
 800dacc:	20001210 	.word	0x20001210

0800dad0 <_malloc_r>:
 800dad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dad4:	1ccd      	adds	r5, r1, #3
 800dad6:	f025 0503 	bic.w	r5, r5, #3
 800dada:	3508      	adds	r5, #8
 800dadc:	2d0c      	cmp	r5, #12
 800dade:	bf38      	it	cc
 800dae0:	250c      	movcc	r5, #12
 800dae2:	2d00      	cmp	r5, #0
 800dae4:	4607      	mov	r7, r0
 800dae6:	db01      	blt.n	800daec <_malloc_r+0x1c>
 800dae8:	42a9      	cmp	r1, r5
 800daea:	d905      	bls.n	800daf8 <_malloc_r+0x28>
 800daec:	230c      	movs	r3, #12
 800daee:	603b      	str	r3, [r7, #0]
 800daf0:	2600      	movs	r6, #0
 800daf2:	4630      	mov	r0, r6
 800daf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800daf8:	4e2e      	ldr	r6, [pc, #184]	; (800dbb4 <_malloc_r+0xe4>)
 800dafa:	f000 fad5 	bl	800e0a8 <__malloc_lock>
 800dafe:	6833      	ldr	r3, [r6, #0]
 800db00:	461c      	mov	r4, r3
 800db02:	bb34      	cbnz	r4, 800db52 <_malloc_r+0x82>
 800db04:	4629      	mov	r1, r5
 800db06:	4638      	mov	r0, r7
 800db08:	f7ff ffc2 	bl	800da90 <sbrk_aligned>
 800db0c:	1c43      	adds	r3, r0, #1
 800db0e:	4604      	mov	r4, r0
 800db10:	d14d      	bne.n	800dbae <_malloc_r+0xde>
 800db12:	6834      	ldr	r4, [r6, #0]
 800db14:	4626      	mov	r6, r4
 800db16:	2e00      	cmp	r6, #0
 800db18:	d140      	bne.n	800db9c <_malloc_r+0xcc>
 800db1a:	6823      	ldr	r3, [r4, #0]
 800db1c:	4631      	mov	r1, r6
 800db1e:	4638      	mov	r0, r7
 800db20:	eb04 0803 	add.w	r8, r4, r3
 800db24:	f000 f9d2 	bl	800decc <_sbrk_r>
 800db28:	4580      	cmp	r8, r0
 800db2a:	d13a      	bne.n	800dba2 <_malloc_r+0xd2>
 800db2c:	6821      	ldr	r1, [r4, #0]
 800db2e:	3503      	adds	r5, #3
 800db30:	1a6d      	subs	r5, r5, r1
 800db32:	f025 0503 	bic.w	r5, r5, #3
 800db36:	3508      	adds	r5, #8
 800db38:	2d0c      	cmp	r5, #12
 800db3a:	bf38      	it	cc
 800db3c:	250c      	movcc	r5, #12
 800db3e:	4629      	mov	r1, r5
 800db40:	4638      	mov	r0, r7
 800db42:	f7ff ffa5 	bl	800da90 <sbrk_aligned>
 800db46:	3001      	adds	r0, #1
 800db48:	d02b      	beq.n	800dba2 <_malloc_r+0xd2>
 800db4a:	6823      	ldr	r3, [r4, #0]
 800db4c:	442b      	add	r3, r5
 800db4e:	6023      	str	r3, [r4, #0]
 800db50:	e00e      	b.n	800db70 <_malloc_r+0xa0>
 800db52:	6822      	ldr	r2, [r4, #0]
 800db54:	1b52      	subs	r2, r2, r5
 800db56:	d41e      	bmi.n	800db96 <_malloc_r+0xc6>
 800db58:	2a0b      	cmp	r2, #11
 800db5a:	d916      	bls.n	800db8a <_malloc_r+0xba>
 800db5c:	1961      	adds	r1, r4, r5
 800db5e:	42a3      	cmp	r3, r4
 800db60:	6025      	str	r5, [r4, #0]
 800db62:	bf18      	it	ne
 800db64:	6059      	strne	r1, [r3, #4]
 800db66:	6863      	ldr	r3, [r4, #4]
 800db68:	bf08      	it	eq
 800db6a:	6031      	streq	r1, [r6, #0]
 800db6c:	5162      	str	r2, [r4, r5]
 800db6e:	604b      	str	r3, [r1, #4]
 800db70:	4638      	mov	r0, r7
 800db72:	f104 060b 	add.w	r6, r4, #11
 800db76:	f000 fa9d 	bl	800e0b4 <__malloc_unlock>
 800db7a:	f026 0607 	bic.w	r6, r6, #7
 800db7e:	1d23      	adds	r3, r4, #4
 800db80:	1af2      	subs	r2, r6, r3
 800db82:	d0b6      	beq.n	800daf2 <_malloc_r+0x22>
 800db84:	1b9b      	subs	r3, r3, r6
 800db86:	50a3      	str	r3, [r4, r2]
 800db88:	e7b3      	b.n	800daf2 <_malloc_r+0x22>
 800db8a:	6862      	ldr	r2, [r4, #4]
 800db8c:	42a3      	cmp	r3, r4
 800db8e:	bf0c      	ite	eq
 800db90:	6032      	streq	r2, [r6, #0]
 800db92:	605a      	strne	r2, [r3, #4]
 800db94:	e7ec      	b.n	800db70 <_malloc_r+0xa0>
 800db96:	4623      	mov	r3, r4
 800db98:	6864      	ldr	r4, [r4, #4]
 800db9a:	e7b2      	b.n	800db02 <_malloc_r+0x32>
 800db9c:	4634      	mov	r4, r6
 800db9e:	6876      	ldr	r6, [r6, #4]
 800dba0:	e7b9      	b.n	800db16 <_malloc_r+0x46>
 800dba2:	230c      	movs	r3, #12
 800dba4:	603b      	str	r3, [r7, #0]
 800dba6:	4638      	mov	r0, r7
 800dba8:	f000 fa84 	bl	800e0b4 <__malloc_unlock>
 800dbac:	e7a1      	b.n	800daf2 <_malloc_r+0x22>
 800dbae:	6025      	str	r5, [r4, #0]
 800dbb0:	e7de      	b.n	800db70 <_malloc_r+0xa0>
 800dbb2:	bf00      	nop
 800dbb4:	2000120c 	.word	0x2000120c

0800dbb8 <_realloc_r>:
 800dbb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbbc:	4680      	mov	r8, r0
 800dbbe:	4614      	mov	r4, r2
 800dbc0:	460e      	mov	r6, r1
 800dbc2:	b921      	cbnz	r1, 800dbce <_realloc_r+0x16>
 800dbc4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dbc8:	4611      	mov	r1, r2
 800dbca:	f7ff bf81 	b.w	800dad0 <_malloc_r>
 800dbce:	b92a      	cbnz	r2, 800dbdc <_realloc_r+0x24>
 800dbd0:	f7ff ff12 	bl	800d9f8 <_free_r>
 800dbd4:	4625      	mov	r5, r4
 800dbd6:	4628      	mov	r0, r5
 800dbd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbdc:	f000 fa70 	bl	800e0c0 <_malloc_usable_size_r>
 800dbe0:	4284      	cmp	r4, r0
 800dbe2:	4607      	mov	r7, r0
 800dbe4:	d802      	bhi.n	800dbec <_realloc_r+0x34>
 800dbe6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dbea:	d812      	bhi.n	800dc12 <_realloc_r+0x5a>
 800dbec:	4621      	mov	r1, r4
 800dbee:	4640      	mov	r0, r8
 800dbf0:	f7ff ff6e 	bl	800dad0 <_malloc_r>
 800dbf4:	4605      	mov	r5, r0
 800dbf6:	2800      	cmp	r0, #0
 800dbf8:	d0ed      	beq.n	800dbd6 <_realloc_r+0x1e>
 800dbfa:	42bc      	cmp	r4, r7
 800dbfc:	4622      	mov	r2, r4
 800dbfe:	4631      	mov	r1, r6
 800dc00:	bf28      	it	cs
 800dc02:	463a      	movcs	r2, r7
 800dc04:	f7fe ffb6 	bl	800cb74 <memcpy>
 800dc08:	4631      	mov	r1, r6
 800dc0a:	4640      	mov	r0, r8
 800dc0c:	f7ff fef4 	bl	800d9f8 <_free_r>
 800dc10:	e7e1      	b.n	800dbd6 <_realloc_r+0x1e>
 800dc12:	4635      	mov	r5, r6
 800dc14:	e7df      	b.n	800dbd6 <_realloc_r+0x1e>

0800dc16 <__ssputs_r>:
 800dc16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc1a:	688e      	ldr	r6, [r1, #8]
 800dc1c:	429e      	cmp	r6, r3
 800dc1e:	4682      	mov	sl, r0
 800dc20:	460c      	mov	r4, r1
 800dc22:	4690      	mov	r8, r2
 800dc24:	461f      	mov	r7, r3
 800dc26:	d838      	bhi.n	800dc9a <__ssputs_r+0x84>
 800dc28:	898a      	ldrh	r2, [r1, #12]
 800dc2a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dc2e:	d032      	beq.n	800dc96 <__ssputs_r+0x80>
 800dc30:	6825      	ldr	r5, [r4, #0]
 800dc32:	6909      	ldr	r1, [r1, #16]
 800dc34:	eba5 0901 	sub.w	r9, r5, r1
 800dc38:	6965      	ldr	r5, [r4, #20]
 800dc3a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dc3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dc42:	3301      	adds	r3, #1
 800dc44:	444b      	add	r3, r9
 800dc46:	106d      	asrs	r5, r5, #1
 800dc48:	429d      	cmp	r5, r3
 800dc4a:	bf38      	it	cc
 800dc4c:	461d      	movcc	r5, r3
 800dc4e:	0553      	lsls	r3, r2, #21
 800dc50:	d531      	bpl.n	800dcb6 <__ssputs_r+0xa0>
 800dc52:	4629      	mov	r1, r5
 800dc54:	f7ff ff3c 	bl	800dad0 <_malloc_r>
 800dc58:	4606      	mov	r6, r0
 800dc5a:	b950      	cbnz	r0, 800dc72 <__ssputs_r+0x5c>
 800dc5c:	230c      	movs	r3, #12
 800dc5e:	f8ca 3000 	str.w	r3, [sl]
 800dc62:	89a3      	ldrh	r3, [r4, #12]
 800dc64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dc68:	81a3      	strh	r3, [r4, #12]
 800dc6a:	f04f 30ff 	mov.w	r0, #4294967295
 800dc6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc72:	6921      	ldr	r1, [r4, #16]
 800dc74:	464a      	mov	r2, r9
 800dc76:	f7fe ff7d 	bl	800cb74 <memcpy>
 800dc7a:	89a3      	ldrh	r3, [r4, #12]
 800dc7c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dc80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dc84:	81a3      	strh	r3, [r4, #12]
 800dc86:	6126      	str	r6, [r4, #16]
 800dc88:	6165      	str	r5, [r4, #20]
 800dc8a:	444e      	add	r6, r9
 800dc8c:	eba5 0509 	sub.w	r5, r5, r9
 800dc90:	6026      	str	r6, [r4, #0]
 800dc92:	60a5      	str	r5, [r4, #8]
 800dc94:	463e      	mov	r6, r7
 800dc96:	42be      	cmp	r6, r7
 800dc98:	d900      	bls.n	800dc9c <__ssputs_r+0x86>
 800dc9a:	463e      	mov	r6, r7
 800dc9c:	6820      	ldr	r0, [r4, #0]
 800dc9e:	4632      	mov	r2, r6
 800dca0:	4641      	mov	r1, r8
 800dca2:	f7ff fe8f 	bl	800d9c4 <memmove>
 800dca6:	68a3      	ldr	r3, [r4, #8]
 800dca8:	1b9b      	subs	r3, r3, r6
 800dcaa:	60a3      	str	r3, [r4, #8]
 800dcac:	6823      	ldr	r3, [r4, #0]
 800dcae:	4433      	add	r3, r6
 800dcb0:	6023      	str	r3, [r4, #0]
 800dcb2:	2000      	movs	r0, #0
 800dcb4:	e7db      	b.n	800dc6e <__ssputs_r+0x58>
 800dcb6:	462a      	mov	r2, r5
 800dcb8:	f7ff ff7e 	bl	800dbb8 <_realloc_r>
 800dcbc:	4606      	mov	r6, r0
 800dcbe:	2800      	cmp	r0, #0
 800dcc0:	d1e1      	bne.n	800dc86 <__ssputs_r+0x70>
 800dcc2:	6921      	ldr	r1, [r4, #16]
 800dcc4:	4650      	mov	r0, sl
 800dcc6:	f7ff fe97 	bl	800d9f8 <_free_r>
 800dcca:	e7c7      	b.n	800dc5c <__ssputs_r+0x46>

0800dccc <_svfiprintf_r>:
 800dccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcd0:	4698      	mov	r8, r3
 800dcd2:	898b      	ldrh	r3, [r1, #12]
 800dcd4:	061b      	lsls	r3, r3, #24
 800dcd6:	b09d      	sub	sp, #116	; 0x74
 800dcd8:	4607      	mov	r7, r0
 800dcda:	460d      	mov	r5, r1
 800dcdc:	4614      	mov	r4, r2
 800dcde:	d50e      	bpl.n	800dcfe <_svfiprintf_r+0x32>
 800dce0:	690b      	ldr	r3, [r1, #16]
 800dce2:	b963      	cbnz	r3, 800dcfe <_svfiprintf_r+0x32>
 800dce4:	2140      	movs	r1, #64	; 0x40
 800dce6:	f7ff fef3 	bl	800dad0 <_malloc_r>
 800dcea:	6028      	str	r0, [r5, #0]
 800dcec:	6128      	str	r0, [r5, #16]
 800dcee:	b920      	cbnz	r0, 800dcfa <_svfiprintf_r+0x2e>
 800dcf0:	230c      	movs	r3, #12
 800dcf2:	603b      	str	r3, [r7, #0]
 800dcf4:	f04f 30ff 	mov.w	r0, #4294967295
 800dcf8:	e0d1      	b.n	800de9e <_svfiprintf_r+0x1d2>
 800dcfa:	2340      	movs	r3, #64	; 0x40
 800dcfc:	616b      	str	r3, [r5, #20]
 800dcfe:	2300      	movs	r3, #0
 800dd00:	9309      	str	r3, [sp, #36]	; 0x24
 800dd02:	2320      	movs	r3, #32
 800dd04:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dd08:	f8cd 800c 	str.w	r8, [sp, #12]
 800dd0c:	2330      	movs	r3, #48	; 0x30
 800dd0e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800deb8 <_svfiprintf_r+0x1ec>
 800dd12:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dd16:	f04f 0901 	mov.w	r9, #1
 800dd1a:	4623      	mov	r3, r4
 800dd1c:	469a      	mov	sl, r3
 800dd1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dd22:	b10a      	cbz	r2, 800dd28 <_svfiprintf_r+0x5c>
 800dd24:	2a25      	cmp	r2, #37	; 0x25
 800dd26:	d1f9      	bne.n	800dd1c <_svfiprintf_r+0x50>
 800dd28:	ebba 0b04 	subs.w	fp, sl, r4
 800dd2c:	d00b      	beq.n	800dd46 <_svfiprintf_r+0x7a>
 800dd2e:	465b      	mov	r3, fp
 800dd30:	4622      	mov	r2, r4
 800dd32:	4629      	mov	r1, r5
 800dd34:	4638      	mov	r0, r7
 800dd36:	f7ff ff6e 	bl	800dc16 <__ssputs_r>
 800dd3a:	3001      	adds	r0, #1
 800dd3c:	f000 80aa 	beq.w	800de94 <_svfiprintf_r+0x1c8>
 800dd40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dd42:	445a      	add	r2, fp
 800dd44:	9209      	str	r2, [sp, #36]	; 0x24
 800dd46:	f89a 3000 	ldrb.w	r3, [sl]
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	f000 80a2 	beq.w	800de94 <_svfiprintf_r+0x1c8>
 800dd50:	2300      	movs	r3, #0
 800dd52:	f04f 32ff 	mov.w	r2, #4294967295
 800dd56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dd5a:	f10a 0a01 	add.w	sl, sl, #1
 800dd5e:	9304      	str	r3, [sp, #16]
 800dd60:	9307      	str	r3, [sp, #28]
 800dd62:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dd66:	931a      	str	r3, [sp, #104]	; 0x68
 800dd68:	4654      	mov	r4, sl
 800dd6a:	2205      	movs	r2, #5
 800dd6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd70:	4851      	ldr	r0, [pc, #324]	; (800deb8 <_svfiprintf_r+0x1ec>)
 800dd72:	f7f2 fa35 	bl	80001e0 <memchr>
 800dd76:	9a04      	ldr	r2, [sp, #16]
 800dd78:	b9d8      	cbnz	r0, 800ddb2 <_svfiprintf_r+0xe6>
 800dd7a:	06d0      	lsls	r0, r2, #27
 800dd7c:	bf44      	itt	mi
 800dd7e:	2320      	movmi	r3, #32
 800dd80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dd84:	0711      	lsls	r1, r2, #28
 800dd86:	bf44      	itt	mi
 800dd88:	232b      	movmi	r3, #43	; 0x2b
 800dd8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dd8e:	f89a 3000 	ldrb.w	r3, [sl]
 800dd92:	2b2a      	cmp	r3, #42	; 0x2a
 800dd94:	d015      	beq.n	800ddc2 <_svfiprintf_r+0xf6>
 800dd96:	9a07      	ldr	r2, [sp, #28]
 800dd98:	4654      	mov	r4, sl
 800dd9a:	2000      	movs	r0, #0
 800dd9c:	f04f 0c0a 	mov.w	ip, #10
 800dda0:	4621      	mov	r1, r4
 800dda2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dda6:	3b30      	subs	r3, #48	; 0x30
 800dda8:	2b09      	cmp	r3, #9
 800ddaa:	d94e      	bls.n	800de4a <_svfiprintf_r+0x17e>
 800ddac:	b1b0      	cbz	r0, 800dddc <_svfiprintf_r+0x110>
 800ddae:	9207      	str	r2, [sp, #28]
 800ddb0:	e014      	b.n	800dddc <_svfiprintf_r+0x110>
 800ddb2:	eba0 0308 	sub.w	r3, r0, r8
 800ddb6:	fa09 f303 	lsl.w	r3, r9, r3
 800ddba:	4313      	orrs	r3, r2
 800ddbc:	9304      	str	r3, [sp, #16]
 800ddbe:	46a2      	mov	sl, r4
 800ddc0:	e7d2      	b.n	800dd68 <_svfiprintf_r+0x9c>
 800ddc2:	9b03      	ldr	r3, [sp, #12]
 800ddc4:	1d19      	adds	r1, r3, #4
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	9103      	str	r1, [sp, #12]
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	bfbb      	ittet	lt
 800ddce:	425b      	neglt	r3, r3
 800ddd0:	f042 0202 	orrlt.w	r2, r2, #2
 800ddd4:	9307      	strge	r3, [sp, #28]
 800ddd6:	9307      	strlt	r3, [sp, #28]
 800ddd8:	bfb8      	it	lt
 800ddda:	9204      	strlt	r2, [sp, #16]
 800dddc:	7823      	ldrb	r3, [r4, #0]
 800ddde:	2b2e      	cmp	r3, #46	; 0x2e
 800dde0:	d10c      	bne.n	800ddfc <_svfiprintf_r+0x130>
 800dde2:	7863      	ldrb	r3, [r4, #1]
 800dde4:	2b2a      	cmp	r3, #42	; 0x2a
 800dde6:	d135      	bne.n	800de54 <_svfiprintf_r+0x188>
 800dde8:	9b03      	ldr	r3, [sp, #12]
 800ddea:	1d1a      	adds	r2, r3, #4
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	9203      	str	r2, [sp, #12]
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	bfb8      	it	lt
 800ddf4:	f04f 33ff 	movlt.w	r3, #4294967295
 800ddf8:	3402      	adds	r4, #2
 800ddfa:	9305      	str	r3, [sp, #20]
 800ddfc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800dec8 <_svfiprintf_r+0x1fc>
 800de00:	7821      	ldrb	r1, [r4, #0]
 800de02:	2203      	movs	r2, #3
 800de04:	4650      	mov	r0, sl
 800de06:	f7f2 f9eb 	bl	80001e0 <memchr>
 800de0a:	b140      	cbz	r0, 800de1e <_svfiprintf_r+0x152>
 800de0c:	2340      	movs	r3, #64	; 0x40
 800de0e:	eba0 000a 	sub.w	r0, r0, sl
 800de12:	fa03 f000 	lsl.w	r0, r3, r0
 800de16:	9b04      	ldr	r3, [sp, #16]
 800de18:	4303      	orrs	r3, r0
 800de1a:	3401      	adds	r4, #1
 800de1c:	9304      	str	r3, [sp, #16]
 800de1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de22:	4826      	ldr	r0, [pc, #152]	; (800debc <_svfiprintf_r+0x1f0>)
 800de24:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800de28:	2206      	movs	r2, #6
 800de2a:	f7f2 f9d9 	bl	80001e0 <memchr>
 800de2e:	2800      	cmp	r0, #0
 800de30:	d038      	beq.n	800dea4 <_svfiprintf_r+0x1d8>
 800de32:	4b23      	ldr	r3, [pc, #140]	; (800dec0 <_svfiprintf_r+0x1f4>)
 800de34:	bb1b      	cbnz	r3, 800de7e <_svfiprintf_r+0x1b2>
 800de36:	9b03      	ldr	r3, [sp, #12]
 800de38:	3307      	adds	r3, #7
 800de3a:	f023 0307 	bic.w	r3, r3, #7
 800de3e:	3308      	adds	r3, #8
 800de40:	9303      	str	r3, [sp, #12]
 800de42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de44:	4433      	add	r3, r6
 800de46:	9309      	str	r3, [sp, #36]	; 0x24
 800de48:	e767      	b.n	800dd1a <_svfiprintf_r+0x4e>
 800de4a:	fb0c 3202 	mla	r2, ip, r2, r3
 800de4e:	460c      	mov	r4, r1
 800de50:	2001      	movs	r0, #1
 800de52:	e7a5      	b.n	800dda0 <_svfiprintf_r+0xd4>
 800de54:	2300      	movs	r3, #0
 800de56:	3401      	adds	r4, #1
 800de58:	9305      	str	r3, [sp, #20]
 800de5a:	4619      	mov	r1, r3
 800de5c:	f04f 0c0a 	mov.w	ip, #10
 800de60:	4620      	mov	r0, r4
 800de62:	f810 2b01 	ldrb.w	r2, [r0], #1
 800de66:	3a30      	subs	r2, #48	; 0x30
 800de68:	2a09      	cmp	r2, #9
 800de6a:	d903      	bls.n	800de74 <_svfiprintf_r+0x1a8>
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d0c5      	beq.n	800ddfc <_svfiprintf_r+0x130>
 800de70:	9105      	str	r1, [sp, #20]
 800de72:	e7c3      	b.n	800ddfc <_svfiprintf_r+0x130>
 800de74:	fb0c 2101 	mla	r1, ip, r1, r2
 800de78:	4604      	mov	r4, r0
 800de7a:	2301      	movs	r3, #1
 800de7c:	e7f0      	b.n	800de60 <_svfiprintf_r+0x194>
 800de7e:	ab03      	add	r3, sp, #12
 800de80:	9300      	str	r3, [sp, #0]
 800de82:	462a      	mov	r2, r5
 800de84:	4b0f      	ldr	r3, [pc, #60]	; (800dec4 <_svfiprintf_r+0x1f8>)
 800de86:	a904      	add	r1, sp, #16
 800de88:	4638      	mov	r0, r7
 800de8a:	f3af 8000 	nop.w
 800de8e:	1c42      	adds	r2, r0, #1
 800de90:	4606      	mov	r6, r0
 800de92:	d1d6      	bne.n	800de42 <_svfiprintf_r+0x176>
 800de94:	89ab      	ldrh	r3, [r5, #12]
 800de96:	065b      	lsls	r3, r3, #25
 800de98:	f53f af2c 	bmi.w	800dcf4 <_svfiprintf_r+0x28>
 800de9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800de9e:	b01d      	add	sp, #116	; 0x74
 800dea0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dea4:	ab03      	add	r3, sp, #12
 800dea6:	9300      	str	r3, [sp, #0]
 800dea8:	462a      	mov	r2, r5
 800deaa:	4b06      	ldr	r3, [pc, #24]	; (800dec4 <_svfiprintf_r+0x1f8>)
 800deac:	a904      	add	r1, sp, #16
 800deae:	4638      	mov	r0, r7
 800deb0:	f7ff f83e 	bl	800cf30 <_printf_i>
 800deb4:	e7eb      	b.n	800de8e <_svfiprintf_r+0x1c2>
 800deb6:	bf00      	nop
 800deb8:	0800f41c 	.word	0x0800f41c
 800debc:	0800f426 	.word	0x0800f426
 800dec0:	00000000 	.word	0x00000000
 800dec4:	0800dc17 	.word	0x0800dc17
 800dec8:	0800f422 	.word	0x0800f422

0800decc <_sbrk_r>:
 800decc:	b538      	push	{r3, r4, r5, lr}
 800dece:	4d06      	ldr	r5, [pc, #24]	; (800dee8 <_sbrk_r+0x1c>)
 800ded0:	2300      	movs	r3, #0
 800ded2:	4604      	mov	r4, r0
 800ded4:	4608      	mov	r0, r1
 800ded6:	602b      	str	r3, [r5, #0]
 800ded8:	f7f7 fa68 	bl	80053ac <_sbrk>
 800dedc:	1c43      	adds	r3, r0, #1
 800dede:	d102      	bne.n	800dee6 <_sbrk_r+0x1a>
 800dee0:	682b      	ldr	r3, [r5, #0]
 800dee2:	b103      	cbz	r3, 800dee6 <_sbrk_r+0x1a>
 800dee4:	6023      	str	r3, [r4, #0]
 800dee6:	bd38      	pop	{r3, r4, r5, pc}
 800dee8:	20001214 	.word	0x20001214

0800deec <_raise_r>:
 800deec:	291f      	cmp	r1, #31
 800deee:	b538      	push	{r3, r4, r5, lr}
 800def0:	4604      	mov	r4, r0
 800def2:	460d      	mov	r5, r1
 800def4:	d904      	bls.n	800df00 <_raise_r+0x14>
 800def6:	2316      	movs	r3, #22
 800def8:	6003      	str	r3, [r0, #0]
 800defa:	f04f 30ff 	mov.w	r0, #4294967295
 800defe:	bd38      	pop	{r3, r4, r5, pc}
 800df00:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800df02:	b112      	cbz	r2, 800df0a <_raise_r+0x1e>
 800df04:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800df08:	b94b      	cbnz	r3, 800df1e <_raise_r+0x32>
 800df0a:	4620      	mov	r0, r4
 800df0c:	f000 f830 	bl	800df70 <_getpid_r>
 800df10:	462a      	mov	r2, r5
 800df12:	4601      	mov	r1, r0
 800df14:	4620      	mov	r0, r4
 800df16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800df1a:	f000 b817 	b.w	800df4c <_kill_r>
 800df1e:	2b01      	cmp	r3, #1
 800df20:	d00a      	beq.n	800df38 <_raise_r+0x4c>
 800df22:	1c59      	adds	r1, r3, #1
 800df24:	d103      	bne.n	800df2e <_raise_r+0x42>
 800df26:	2316      	movs	r3, #22
 800df28:	6003      	str	r3, [r0, #0]
 800df2a:	2001      	movs	r0, #1
 800df2c:	e7e7      	b.n	800defe <_raise_r+0x12>
 800df2e:	2400      	movs	r4, #0
 800df30:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800df34:	4628      	mov	r0, r5
 800df36:	4798      	blx	r3
 800df38:	2000      	movs	r0, #0
 800df3a:	e7e0      	b.n	800defe <_raise_r+0x12>

0800df3c <raise>:
 800df3c:	4b02      	ldr	r3, [pc, #8]	; (800df48 <raise+0xc>)
 800df3e:	4601      	mov	r1, r0
 800df40:	6818      	ldr	r0, [r3, #0]
 800df42:	f7ff bfd3 	b.w	800deec <_raise_r>
 800df46:	bf00      	nop
 800df48:	20000018 	.word	0x20000018

0800df4c <_kill_r>:
 800df4c:	b538      	push	{r3, r4, r5, lr}
 800df4e:	4d07      	ldr	r5, [pc, #28]	; (800df6c <_kill_r+0x20>)
 800df50:	2300      	movs	r3, #0
 800df52:	4604      	mov	r4, r0
 800df54:	4608      	mov	r0, r1
 800df56:	4611      	mov	r1, r2
 800df58:	602b      	str	r3, [r5, #0]
 800df5a:	f7f7 f9bb 	bl	80052d4 <_kill>
 800df5e:	1c43      	adds	r3, r0, #1
 800df60:	d102      	bne.n	800df68 <_kill_r+0x1c>
 800df62:	682b      	ldr	r3, [r5, #0]
 800df64:	b103      	cbz	r3, 800df68 <_kill_r+0x1c>
 800df66:	6023      	str	r3, [r4, #0]
 800df68:	bd38      	pop	{r3, r4, r5, pc}
 800df6a:	bf00      	nop
 800df6c:	20001214 	.word	0x20001214

0800df70 <_getpid_r>:
 800df70:	f7f7 b9a8 	b.w	80052c4 <_getpid>

0800df74 <__sread>:
 800df74:	b510      	push	{r4, lr}
 800df76:	460c      	mov	r4, r1
 800df78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df7c:	f000 f8a8 	bl	800e0d0 <_read_r>
 800df80:	2800      	cmp	r0, #0
 800df82:	bfab      	itete	ge
 800df84:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800df86:	89a3      	ldrhlt	r3, [r4, #12]
 800df88:	181b      	addge	r3, r3, r0
 800df8a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800df8e:	bfac      	ite	ge
 800df90:	6563      	strge	r3, [r4, #84]	; 0x54
 800df92:	81a3      	strhlt	r3, [r4, #12]
 800df94:	bd10      	pop	{r4, pc}

0800df96 <__swrite>:
 800df96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df9a:	461f      	mov	r7, r3
 800df9c:	898b      	ldrh	r3, [r1, #12]
 800df9e:	05db      	lsls	r3, r3, #23
 800dfa0:	4605      	mov	r5, r0
 800dfa2:	460c      	mov	r4, r1
 800dfa4:	4616      	mov	r6, r2
 800dfa6:	d505      	bpl.n	800dfb4 <__swrite+0x1e>
 800dfa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfac:	2302      	movs	r3, #2
 800dfae:	2200      	movs	r2, #0
 800dfb0:	f000 f868 	bl	800e084 <_lseek_r>
 800dfb4:	89a3      	ldrh	r3, [r4, #12]
 800dfb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dfba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800dfbe:	81a3      	strh	r3, [r4, #12]
 800dfc0:	4632      	mov	r2, r6
 800dfc2:	463b      	mov	r3, r7
 800dfc4:	4628      	mov	r0, r5
 800dfc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dfca:	f000 b817 	b.w	800dffc <_write_r>

0800dfce <__sseek>:
 800dfce:	b510      	push	{r4, lr}
 800dfd0:	460c      	mov	r4, r1
 800dfd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfd6:	f000 f855 	bl	800e084 <_lseek_r>
 800dfda:	1c43      	adds	r3, r0, #1
 800dfdc:	89a3      	ldrh	r3, [r4, #12]
 800dfde:	bf15      	itete	ne
 800dfe0:	6560      	strne	r0, [r4, #84]	; 0x54
 800dfe2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800dfe6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800dfea:	81a3      	strheq	r3, [r4, #12]
 800dfec:	bf18      	it	ne
 800dfee:	81a3      	strhne	r3, [r4, #12]
 800dff0:	bd10      	pop	{r4, pc}

0800dff2 <__sclose>:
 800dff2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dff6:	f000 b813 	b.w	800e020 <_close_r>
	...

0800dffc <_write_r>:
 800dffc:	b538      	push	{r3, r4, r5, lr}
 800dffe:	4d07      	ldr	r5, [pc, #28]	; (800e01c <_write_r+0x20>)
 800e000:	4604      	mov	r4, r0
 800e002:	4608      	mov	r0, r1
 800e004:	4611      	mov	r1, r2
 800e006:	2200      	movs	r2, #0
 800e008:	602a      	str	r2, [r5, #0]
 800e00a:	461a      	mov	r2, r3
 800e00c:	f7f6 fe0e 	bl	8004c2c <_write>
 800e010:	1c43      	adds	r3, r0, #1
 800e012:	d102      	bne.n	800e01a <_write_r+0x1e>
 800e014:	682b      	ldr	r3, [r5, #0]
 800e016:	b103      	cbz	r3, 800e01a <_write_r+0x1e>
 800e018:	6023      	str	r3, [r4, #0]
 800e01a:	bd38      	pop	{r3, r4, r5, pc}
 800e01c:	20001214 	.word	0x20001214

0800e020 <_close_r>:
 800e020:	b538      	push	{r3, r4, r5, lr}
 800e022:	4d06      	ldr	r5, [pc, #24]	; (800e03c <_close_r+0x1c>)
 800e024:	2300      	movs	r3, #0
 800e026:	4604      	mov	r4, r0
 800e028:	4608      	mov	r0, r1
 800e02a:	602b      	str	r3, [r5, #0]
 800e02c:	f7f7 f989 	bl	8005342 <_close>
 800e030:	1c43      	adds	r3, r0, #1
 800e032:	d102      	bne.n	800e03a <_close_r+0x1a>
 800e034:	682b      	ldr	r3, [r5, #0]
 800e036:	b103      	cbz	r3, 800e03a <_close_r+0x1a>
 800e038:	6023      	str	r3, [r4, #0]
 800e03a:	bd38      	pop	{r3, r4, r5, pc}
 800e03c:	20001214 	.word	0x20001214

0800e040 <_fstat_r>:
 800e040:	b538      	push	{r3, r4, r5, lr}
 800e042:	4d07      	ldr	r5, [pc, #28]	; (800e060 <_fstat_r+0x20>)
 800e044:	2300      	movs	r3, #0
 800e046:	4604      	mov	r4, r0
 800e048:	4608      	mov	r0, r1
 800e04a:	4611      	mov	r1, r2
 800e04c:	602b      	str	r3, [r5, #0]
 800e04e:	f7f7 f984 	bl	800535a <_fstat>
 800e052:	1c43      	adds	r3, r0, #1
 800e054:	d102      	bne.n	800e05c <_fstat_r+0x1c>
 800e056:	682b      	ldr	r3, [r5, #0]
 800e058:	b103      	cbz	r3, 800e05c <_fstat_r+0x1c>
 800e05a:	6023      	str	r3, [r4, #0]
 800e05c:	bd38      	pop	{r3, r4, r5, pc}
 800e05e:	bf00      	nop
 800e060:	20001214 	.word	0x20001214

0800e064 <_isatty_r>:
 800e064:	b538      	push	{r3, r4, r5, lr}
 800e066:	4d06      	ldr	r5, [pc, #24]	; (800e080 <_isatty_r+0x1c>)
 800e068:	2300      	movs	r3, #0
 800e06a:	4604      	mov	r4, r0
 800e06c:	4608      	mov	r0, r1
 800e06e:	602b      	str	r3, [r5, #0]
 800e070:	f7f7 f983 	bl	800537a <_isatty>
 800e074:	1c43      	adds	r3, r0, #1
 800e076:	d102      	bne.n	800e07e <_isatty_r+0x1a>
 800e078:	682b      	ldr	r3, [r5, #0]
 800e07a:	b103      	cbz	r3, 800e07e <_isatty_r+0x1a>
 800e07c:	6023      	str	r3, [r4, #0]
 800e07e:	bd38      	pop	{r3, r4, r5, pc}
 800e080:	20001214 	.word	0x20001214

0800e084 <_lseek_r>:
 800e084:	b538      	push	{r3, r4, r5, lr}
 800e086:	4d07      	ldr	r5, [pc, #28]	; (800e0a4 <_lseek_r+0x20>)
 800e088:	4604      	mov	r4, r0
 800e08a:	4608      	mov	r0, r1
 800e08c:	4611      	mov	r1, r2
 800e08e:	2200      	movs	r2, #0
 800e090:	602a      	str	r2, [r5, #0]
 800e092:	461a      	mov	r2, r3
 800e094:	f7f7 f97c 	bl	8005390 <_lseek>
 800e098:	1c43      	adds	r3, r0, #1
 800e09a:	d102      	bne.n	800e0a2 <_lseek_r+0x1e>
 800e09c:	682b      	ldr	r3, [r5, #0]
 800e09e:	b103      	cbz	r3, 800e0a2 <_lseek_r+0x1e>
 800e0a0:	6023      	str	r3, [r4, #0]
 800e0a2:	bd38      	pop	{r3, r4, r5, pc}
 800e0a4:	20001214 	.word	0x20001214

0800e0a8 <__malloc_lock>:
 800e0a8:	4801      	ldr	r0, [pc, #4]	; (800e0b0 <__malloc_lock+0x8>)
 800e0aa:	f7ff bc1b 	b.w	800d8e4 <__retarget_lock_acquire_recursive>
 800e0ae:	bf00      	nop
 800e0b0:	20001208 	.word	0x20001208

0800e0b4 <__malloc_unlock>:
 800e0b4:	4801      	ldr	r0, [pc, #4]	; (800e0bc <__malloc_unlock+0x8>)
 800e0b6:	f7ff bc16 	b.w	800d8e6 <__retarget_lock_release_recursive>
 800e0ba:	bf00      	nop
 800e0bc:	20001208 	.word	0x20001208

0800e0c0 <_malloc_usable_size_r>:
 800e0c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e0c4:	1f18      	subs	r0, r3, #4
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	bfbc      	itt	lt
 800e0ca:	580b      	ldrlt	r3, [r1, r0]
 800e0cc:	18c0      	addlt	r0, r0, r3
 800e0ce:	4770      	bx	lr

0800e0d0 <_read_r>:
 800e0d0:	b538      	push	{r3, r4, r5, lr}
 800e0d2:	4d07      	ldr	r5, [pc, #28]	; (800e0f0 <_read_r+0x20>)
 800e0d4:	4604      	mov	r4, r0
 800e0d6:	4608      	mov	r0, r1
 800e0d8:	4611      	mov	r1, r2
 800e0da:	2200      	movs	r2, #0
 800e0dc:	602a      	str	r2, [r5, #0]
 800e0de:	461a      	mov	r2, r3
 800e0e0:	f7f7 f912 	bl	8005308 <_read>
 800e0e4:	1c43      	adds	r3, r0, #1
 800e0e6:	d102      	bne.n	800e0ee <_read_r+0x1e>
 800e0e8:	682b      	ldr	r3, [r5, #0]
 800e0ea:	b103      	cbz	r3, 800e0ee <_read_r+0x1e>
 800e0ec:	6023      	str	r3, [r4, #0]
 800e0ee:	bd38      	pop	{r3, r4, r5, pc}
 800e0f0:	20001214 	.word	0x20001214

0800e0f4 <_init>:
 800e0f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0f6:	bf00      	nop
 800e0f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0fa:	bc08      	pop	{r3}
 800e0fc:	469e      	mov	lr, r3
 800e0fe:	4770      	bx	lr

0800e100 <_fini>:
 800e100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e102:	bf00      	nop
 800e104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e106:	bc08      	pop	{r3}
 800e108:	469e      	mov	lr, r3
 800e10a:	4770      	bx	lr
