{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582581989500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582581989502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 16:06:29 2020 " "Processing started: Mon Feb 24 16:06:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582581989502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582581989502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off actividad05 -c actividad05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off actividad05 -c actividad05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582581989502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582581989872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582581989873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.v 1 1 " "Found 1 design units, including 1 entities, in source file suma.v" { { "Info" "ISGN_ENTITY_NAME" "1 suma " "Found entity 1: suma" {  } { { "suma.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/suma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582582001761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582582001761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file suma_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 suma_tb " "Found entity 1: suma_tb" {  } { { "suma_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/suma_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582582001762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582582001762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resta.v 1 1 " "Found 1 design units, including 1 entities, in source file resta.v" { { "Info" "ISGN_ENTITY_NAME" "1 resta " "Found entity 1: resta" {  } { { "resta.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/resta.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582582001762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582582001762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resta_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file resta_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 resta_tb " "Found entity 1: resta_tb" {  } { { "resta_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/resta_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582582001763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582582001763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacion " "Found entity 1: multiplicacion" {  } { { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582582001763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582582001763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacion_tb " "Found entity 1: multiplicacion_tb" {  } { { "multiplicacion_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582582001764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582582001764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compAnd.v 1 1 " "Found 1 design units, including 1 entities, in source file compAnd.v" { { "Info" "ISGN_ENTITY_NAME" "1 compAnd " "Found entity 1: compAnd" {  } { { "compAnd.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/compAnd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582582001764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582582001764 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "compAnd_tb.v " "Can't analyze file -- file compAnd_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1582582001765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compOr.v 1 1 " "Found 1 design units, including 1 entities, in source file compOr.v" { { "Info" "ISGN_ENTITY_NAME" "1 compOr " "Found entity 1: compOr" {  } { { "compOr.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/compOr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582582001765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582582001765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compNand.v 1 1 " "Found 1 design units, including 1 entities, in source file compNand.v" { { "Info" "ISGN_ENTITY_NAME" "1 compNand " "Found entity 1: compNand" {  } { { "compNand.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/compNand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582582001766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582582001766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "actividad05.v 1 1 " "Found 1 design units, including 1 entities, in source file actividad05.v" { { "Info" "ISGN_ENTITY_NAME" "1 actividad05 " "Found entity 1: actividad05" {  } { { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582582001766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582582001766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "actividad05_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file actividad05_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 actividad05_tb " "Found entity 1: actividad05_tb" {  } { { "actividad05_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582582001767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582582001767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "actividad05 " "Elaborating entity \"actividad05\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582582001830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compAnd compAnd:cA " "Elaborating entity \"compAnd\" for hierarchy \"compAnd:cA\"" {  } { { "actividad05.v" "cA" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582582001837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compOr compOr:cO " "Elaborating entity \"compOr\" for hierarchy \"compOr:cO\"" {  } { { "actividad05.v" "cO" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582582001840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compNand compNand:cN " "Elaborating entity \"compNand\" for hierarchy \"compNand:cN\"" {  } { { "actividad05.v" "cN" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582582001843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "suma suma:s " "Elaborating entity \"suma\" for hierarchy \"suma:s\"" {  } { { "actividad05.v" "s" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582582001844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resta resta:r " "Elaborating entity \"resta\" for hierarchy \"resta:r\"" {  } { { "actividad05.v" "r" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582582001845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicacion multiplicacion:m " "Elaborating entity \"multiplicacion\" for hierarchy \"multiplicacion:m\"" {  } { { "actividad05.v" "m" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582582001846 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "multiplicacion:m\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multiplicacion:m\|Mult0\"" {  } { { "multiplicacion.v" "Mult0" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002002 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1582582002002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplicacion:m\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiplicacion:m\|lpm_mult:Mult0\"" {  } { { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582582002057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplicacion:m\|lpm_mult:Mult0 " "Instantiated megafunction \"multiplicacion:m\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582582002057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582582002057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582582002057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582582002057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582582002057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582582002057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582582002057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582582002057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582582002057 ""}  } { { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582582002057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ios.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ios.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ios " "Found entity 1: mult_ios" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582582002117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582582002117 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[33\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[33\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002260 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[33]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[32\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[32\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002260 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[33\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[33\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002260 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[33]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[32\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[32\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002260 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[31\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[31\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002260 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[30\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[30\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002260 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[29\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[29\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002260 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[28\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[28\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002260 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[32\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[32\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002260 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[31\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[31\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002260 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[30\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[30\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002260 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[29\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[29\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002260 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[28\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[28\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002260 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[27\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[27\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002260 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[26\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[26\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002260 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[25\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[25\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002260 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[25]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1582582002260 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1582582002260 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[33\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[33\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[33]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[32\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[32\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[33\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[33\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[33]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[32\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[32\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[31\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[31\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[30\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[30\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[29\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[29\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[28\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[28\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[33\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[33\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[33]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[32\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[32\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[31\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[31\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[30\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[30\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[29\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[29\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[28\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[28\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[27\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[27\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[26\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[26\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[25\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[25\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[24\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[24\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[33\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[33\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[33]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[32\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[32\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[31\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[31\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[30\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[30\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[29\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[29\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[28\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[28\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[27\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[27\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[26\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[26\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[25\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[25\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[24\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[24\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[23\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[23\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[22\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[22\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[21\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[21\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[20\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[20\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[31\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[31\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[30\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[30\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[29\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[29\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[28\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[28\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[27\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[27\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[26\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[26\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[25\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[25\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[24\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[24\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[23\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[23\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[22\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[22\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[21\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[21\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[20\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[20\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[19\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[19\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[18\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[18\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[17\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[17\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[16\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[16\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[27\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[27\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[26\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[26\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[25\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[25\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[24\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[24\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[23\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[23\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[22\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[22\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[21\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[21\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[20\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[20\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[19\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[19\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[18\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[18\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[17\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[17\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[16\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[16\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[15\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[15\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[14\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[14\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[13\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[13\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[12\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[12\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[24\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[24\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[23\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[23\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[22\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[22\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[21\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[21\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[20\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[20\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[19\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[19\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[18\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[18\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[17\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[17\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[16\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[16\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[15\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[15\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[14\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[14\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[13\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[13\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[12\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[12\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[11\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[11\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[10\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[10\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[9\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[9\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002264 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[9]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1582582002264 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1582582002264 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[33\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[33\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 55 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le10a[33]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[32\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[32\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 55 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le10a[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[31\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[31\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 55 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le10a[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[30\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[30\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 55 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le10a[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[29\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[29\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 55 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le10a[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[28\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[28\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 55 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le10a[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[27\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[27\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 55 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le10a[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[26\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[26\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 55 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le10a[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[25\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[25\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 55 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le10a[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[24\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[24\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 55 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le10a[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[23\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[23\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 55 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le10a[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[22\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[22\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 55 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le10a[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[21\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[21\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 55 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le10a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[20\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[20\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 55 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le10a[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[19\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[19\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 55 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le10a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[18\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le10a\[18\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 55 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le10a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[33\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[33\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 56 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le11a[33]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[32\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[32\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 56 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le11a[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[31\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[31\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 56 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le11a[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[30\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[30\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 56 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le11a[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[29\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[29\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 56 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le11a[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[28\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[28\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 56 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le11a[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[27\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[27\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 56 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le11a[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[26\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[26\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 56 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le11a[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[25\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[25\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 56 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le11a[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[24\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[24\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 56 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le11a[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[23\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[23\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 56 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le11a[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[22\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[22\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 56 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le11a[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[21\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[21\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 56 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le11a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[20\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[20\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 56 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le11a[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[19\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[19\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 56 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le11a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[18\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[18\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 56 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le11a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[17\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[17\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 56 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le11a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[16\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le11a\[16\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 56 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le11a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[33\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[33\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[33]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[32\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[32\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[31\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[31\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[30\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[30\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[29\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[29\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[28\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[28\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[27\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[27\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[26\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[26\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[25\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[25\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[24\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[24\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[23\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[23\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[22\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[22\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[21\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[21\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[20\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[20\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[19\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[19\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[18\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[18\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[17\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[17\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[16\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[16\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[15\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[15\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[14\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le12a\[14\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 57 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le12a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[31\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[31\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[30\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[30\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[29\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[29\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[28\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[28\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[27\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[27\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[26\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[26\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[25\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[25\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[24\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[24\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[23\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[23\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[22\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[22\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[21\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[21\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[20\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[20\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[19\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[19\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[18\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[18\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[17\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[17\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[16\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[16\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[15\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[15\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[14\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[14\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[13\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[13\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[12\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le13a\[12\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 58 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le13a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[27\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[27\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[26\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[26\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[25\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[25\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[24\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[24\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[23\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[23\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[22\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[22\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[21\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[21\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[20\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[20\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[19\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[19\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[18\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[18\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[17\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[17\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[16\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[16\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[15\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[15\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[14\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[14\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[13\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[13\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[12\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[12\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[11\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[11\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[10\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le14a\[10\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 59 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le14a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[23\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[23\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[22\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[22\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[21\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[21\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[20\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[20\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[19\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[19\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[18\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[18\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[17\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[17\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[16\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[16\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[15\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[15\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[14\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[14\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[13\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[13\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[12\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[12\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[11\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[11\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[10\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[10\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[9\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[9\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[8\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le15a\[8\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 60 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le15a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[19\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[19\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[18\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[18\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[17\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[17\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[16\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[16\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[15\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[15\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[14\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[14\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[13\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[13\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[12\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[12\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[11\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[11\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[10\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[10\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[9\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[9\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[8\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[8\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[7\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[7\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[6\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le16a\[6\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 61 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le16a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[15\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[15\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[14\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[14\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[13\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[13\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[12\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[12\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[11\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[11\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[10\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[10\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[9\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[9\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[8\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[8\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[7\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[7\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[6\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[6\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[5\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[5\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[4\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le17a\[4\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 62 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le17a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[11\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[11\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[10\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[10\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[9\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[9\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[8\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[8\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[7\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[7\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[6\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[6\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[5\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[5\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[4\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[4\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[3\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[3\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[2\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le18a\[2\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 63 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le18a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[8\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[8\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[7\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[7\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[6\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[6\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[5\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[5\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[4\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[4\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[3\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[3\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[2\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[2\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[1\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le19a\[1\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 64 7 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le19a[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le3a\[33\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le3a\[33\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 65 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le3a[33]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le5a\[33\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le5a\[33\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 67 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le5a[33]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le5a\[32\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le5a\[32\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 67 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le5a[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le5a\[28\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le5a\[28\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 67 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le5a[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le6a\[33\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le6a\[33\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 68 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le6a[33]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le6a\[32\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le6a\[32\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 68 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le6a[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le6a\[31\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le6a\[31\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 68 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le6a[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le6a\[30\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le6a\[30\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 68 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le6a[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le6a\[29\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le6a\[29\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 68 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le6a[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le6a\[28\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le6a\[28\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 68 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le6a[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le6a\[27\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le6a\[27\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 68 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le6a[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le6a\[26\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le6a\[26\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 68 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le6a[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[33\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[33\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 69 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le7a[33]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[32\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[32\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 69 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le7a[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[31\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[31\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 69 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le7a[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[30\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[30\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 69 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le7a[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[29\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[29\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 69 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le7a[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[28\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[28\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 69 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le7a[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[27\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[27\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 69 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le7a[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[26\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[26\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 69 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le7a[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[25\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[25\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 69 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le7a[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[24\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le7a\[24\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 69 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le7a[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[33\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[33\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 70 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le8a[33]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[32\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[32\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 70 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le8a[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[31\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[31\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 70 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le8a[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[30\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[30\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 70 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le8a[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[29\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[29\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 70 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le8a[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[28\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[28\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 70 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le8a[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[27\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[27\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 70 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le8a[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[26\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[26\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 70 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le8a[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[25\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[25\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 70 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le8a[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[24\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[24\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 70 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le8a[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[23\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[23\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 70 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le8a[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[22\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le8a\[22\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 70 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le8a[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[33\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[33\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 71 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le9a[33]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[32\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[32\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 71 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le9a[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[31\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[31\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 71 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le9a[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[30\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[30\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 71 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le9a[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[29\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[29\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 71 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le9a[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[28\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[28\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 71 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le9a[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[27\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[27\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 71 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le9a[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[26\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[26\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 71 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le9a[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[25\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[25\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 71 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le9a[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[24\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[24\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 71 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le9a[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[23\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[23\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 71 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le9a[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[22\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[22\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 71 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le9a[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[21\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[21\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 71 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le9a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[20\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le9a\[20\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 71 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002273 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le9a[20]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1582582002273 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1582582002273 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le3a\[32\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le3a\[32\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 65 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002284 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le3a[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le4a\[33\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le4a\[33\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 66 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002284 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le4a[33]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le4a\[32\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le4a\[32\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 66 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002284 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le4a[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le4a\[31\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le4a\[31\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 66 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002284 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le4a[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le4a\[30\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le4a\[30\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 66 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002284 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le4a[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le5a\[31\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le5a\[31\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 67 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002284 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le5a[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le5a\[30\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le5a\[30\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 67 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002284 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le5a[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le5a\[29\] " "Synthesized away node \"multiplicacion:m\|lpm_mult:Mult0\|mult_ios:auto_generated\|le5a\[29\]\"" {  } { { "db/mult_ios.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad05/db/mult_ios.tdf" 67 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "multiplicacion.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/multiplicacion.v" 11 -1 0 } } { "actividad05.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/actividad05.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582582002284 "|actividad05|multiplicacion:m|lpm_mult:Mult0|mult_ios:auto_generated|le5a[29]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1582582002284 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1582582002284 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "798 " "Ignored 798 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "798 " "Ignored 798 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1582582002444 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1582582002444 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "967 " "Implemented 967 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582582005288 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582582005288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "867 " "Implemented 867 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582582005288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582582005288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 314 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 314 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "933 " "Peak virtual memory: 933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582582005382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 16:06:45 2020 " "Processing ended: Mon Feb 24 16:06:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582582005382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582582005382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582582005382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582582005382 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1582582006370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582582006372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 16:06:46 2020 " "Processing started: Mon Feb 24 16:06:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582582006372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1582582006372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off actividad05 -c actividad05 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off actividad05 -c actividad05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1582582006372 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1582582006431 ""}
{ "Info" "0" "" "Project  = actividad05" {  } {  } 0 0 "Project  = actividad05" 0 0 "Fitter" 0 0 1582582006432 ""}
{ "Info" "0" "" "Revision = actividad05" {  } {  } 0 0 "Revision = actividad05" 0 0 "Fitter" 0 0 1582582006432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1582582006485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1582582006485 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "actividad05 5M1270ZF256C4 " "Automatically selected device 5M1270ZF256C4 for design actividad05" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1582582006757 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1582582006757 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1582582006887 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1582582006891 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZF256C4 " "Device 5M570ZF256C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582582006962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256C4 " "Device 5M2210ZF256C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582582006962 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1582582006962 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "100 100 " "No exact pin location assignment(s) for 100 pins of 100 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1582582006980 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "actividad05.sdc " "Synopsys Design Constraints File file not found: 'actividad05.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1582582007058 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1582582007059 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1582582007060 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1582582007062 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1582582007071 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1582582007071 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1582582007071 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1582582007072 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582582007089 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582582007089 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1582582007100 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1582582007182 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1582582007187 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1582582007234 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1582582007244 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1582582007246 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1582582007246 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1582582007246 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "100 unused 3.3V 68 32 0 " "Number of I/O pins in group: 100 (unused VREF, 3.3V VCCIO, 68 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1582582007247 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1582582007247 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1582582007247 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 50 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1582582007248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 53 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1582582007248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1582582007248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 53 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1582582007248 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1582582007248 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1582582007248 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582582007282 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1582582007286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1582582007440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582582007835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1582582007839 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1582582009047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582582009047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1582582009111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "32 " "Router estimated average interconnect usage is 32% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/home/jorozco/Documentos/semArq/actividad05/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1582582009439 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1582582009439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1582582009570 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1582582009570 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1582582009570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582582009571 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1582582009605 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582582009619 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1582582009687 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jorozco/Documentos/semArq/actividad05/output_files/actividad05.fit.smsg " "Generated suppressed messages file /home/jorozco/Documentos/semArq/actividad05/output_files/actividad05.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1582582009755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1096 " "Peak virtual memory: 1096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582582009793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 16:06:49 2020 " "Processing ended: Mon Feb 24 16:06:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582582009793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582582009793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582582009793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1582582009793 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1582582010806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582582010807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 16:06:50 2020 " "Processing started: Mon Feb 24 16:06:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582582010807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1582582010807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off actividad05 -c actividad05 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off actividad05 -c actividad05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1582582010807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1582582011040 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1582582011119 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1582582011126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "818 " "Peak virtual memory: 818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582582011240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 16:06:51 2020 " "Processing ended: Mon Feb 24 16:06:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582582011240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582582011240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582582011240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1582582011240 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1582582011392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1582582012194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582582012194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 16:06:51 2020 " "Processing started: Mon Feb 24 16:06:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582582012194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1582582012194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta actividad05 -c actividad05 " "Command: quartus_sta actividad05 -c actividad05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1582582012194 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1582582012261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1582582012358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1582582012358 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1582582012545 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1582582013604 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "actividad05.sdc " "Synopsys Design Constraints File file not found: 'actividad05.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1582582013702 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1582582013702 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1582582013703 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1582582013706 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1582582013708 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1582582013714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582582013715 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1582582013716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582582013717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582582013718 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582582013719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582582013720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582582013720 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1582582013722 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1582582013745 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1582582013763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "745 " "Peak virtual memory: 745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582582013781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 16:06:53 2020 " "Processing ended: Mon Feb 24 16:06:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582582013781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582582013781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582582013781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1582582013781 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1582582014785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582582014786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 16:06:54 2020 " "Processing started: Mon Feb 24 16:06:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582582014786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1582582014786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off actividad05 -c actividad05 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off actividad05 -c actividad05" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1582582014786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1582582015084 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "actividad05.vo /home/jorozco/Documentos/semArq/actividad05/simulation/modelsim/ simulation " "Generated file actividad05.vo in folder \"/home/jorozco/Documentos/semArq/actividad05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582582015361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1039 " "Peak virtual memory: 1039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582582015385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 16:06:55 2020 " "Processing ended: Mon Feb 24 16:06:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582582015385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582582015385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582582015385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1582582015385 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 326 s " "Quartus Prime Full Compilation was successful. 0 errors, 326 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1582582015552 ""}
