0.6
2019.1
May 24 2019
15:06:07
C:/Users/super/Desktop/magistrale/architetture/esercizio12_finale/esercizio12_finale.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/super/Desktop/magistrale/architetture/esercizio12_finale/esercizio12_finale.srcs/sim_1/imports/new/test.vhd,1642588311,vhdl,,,,test,,,,,,,,
C:/Users/super/Desktop/magistrale/architetture/esercizio12_finale/esercizio12_finale.srcs/sources_1/imports/Desktop/magistrale/architetture/Esercizio12_vs2019/Esercizio12_vs2019.srcs/sources_1/new/memoria.vhd,1642612865,vhdl,C:/Users/super/Desktop/magistrale/architetture/esercizio12_finale/esercizio12_finale.srcs/sources_1/imports/Desktop/top.vhd,,,memoria,,,,,,,,
C:/Users/super/Desktop/magistrale/architetture/esercizio12_finale/esercizio12_finale.srcs/sources_1/imports/Desktop/top.vhd,1642611143,vhdl,,,,top,,,,,,,,
C:/Users/super/Desktop/magistrale/architetture/esercizio12_finale/esercizio12_finale.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1642609648,verilog,,,,clk_wiz_0,,,../../../../esercizio12_finale.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/super/Desktop/magistrale/architetture/esercizio12_finale/esercizio12_finale.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1642609648,verilog,,C:/Users/super/Desktop/magistrale/architetture/esercizio12_finale/esercizio12_finale.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../esercizio12_finale.srcs/sources_1/ip/clk_wiz_0,,,,,
