{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680566432445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680566432446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 21:00:32 2023 " "Processing started: Mon Apr 03 21:00:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680566432446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680566432446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj-final -c proj-final " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj-final -c proj-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680566432446 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1680566432646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj-final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj-final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proj-final " "Found entity 1: proj-final" {  } { { "proj-final.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/proj-final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566432675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "reg4bits.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/reg4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566432676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod4x16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod4x16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod4x16 " "Found entity 1: decod4x16" {  } { { "decod4x16.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/decod4x16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566432678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_decod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_decod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_decod " "Found entity 1: reg_decod" {  } { { "reg_decod.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/reg_decod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566432679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2bits-behavior " "Found design unit 1: cont2bits-behavior" {  } { { "cont2bits.vhd" "" { Text "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/cont2bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432894 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2bits " "Found entity 1: cont2bits" {  } { { "cont2bits.vhd" "" { Text "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/cont2bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566432894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod2x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod2x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod2x4 " "Found entity 1: decod2x4" {  } { { "decod2x4.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/decod2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566432896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reguser4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reguser4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regUser4bits " "Found entity 1: regUser4bits" {  } { { "regUser4bits.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/regUser4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566432898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont1bit-behavior " "Found design unit 1: cont1bit-behavior" {  } { { "cont1bit.vhd" "" { Text "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/cont1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432900 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont1bit " "Found entity 1: cont1bit" {  } { { "cont1bit.vhd" "" { Text "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/cont1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566432900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1bit-behavior " "Found design unit 1: reg1bit-behavior" {  } { { "reg1bit.vhd" "" { Text "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/reg1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432901 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1bit " "Found entity 1: reg1bit" {  } { { "reg1bit.vhd" "" { Text "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/reg1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566432901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod5x6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod5x6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod5x6 " "Found entity 1: decod5x6" {  } { { "decod5x6.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/decod5x6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566432902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_decod_reguser.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_decod_reguser.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_decod_regUser " "Found entity 1: reg_decod_regUser" {  } { { "reg_decod_regUser.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566432903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/comparador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566432904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_todos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display_todos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display_todos " "Found entity 1: display_todos" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566432905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_sincrono.bdf 1 1 " "Found 1 design units, including 1 entities, in source file btn_sincrono.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 btn_Sincrono " "Found entity 1: btn_Sincrono" {  } { { "btn_Sincrono.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/btn_Sincrono.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566432907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/divisor_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566432907 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_todos " "Elaborating entity \"display_todos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680566432928 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst13 " "Block or symbol \"NOT\" of instance \"inst13\" overlaps another block or symbol" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 152 632 680 184 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1680566432930 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst21 " "Block or symbol \"NOT\" of instance \"inst21\" overlaps another block or symbol" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 504 568 616 536 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1680566432930 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst28 " "Block or symbol \"NOT\" of instance \"inst28\" overlaps another block or symbol" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 552 1032 1080 584 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1680566432930 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst35 " "Block or symbol \"NOT\" of instance \"inst35\" overlaps another block or symbol" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 152 1160 1208 184 "inst35" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1680566432931 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SAIDAD\[6..0\] " "Pin \"SAIDAD\[6..0\]\" is missing source" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 288 1376 1552 304 "SAIDAD\[6..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1680566432931 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SAIDAMD\[6..0\] " "Pin \"SAIDAMD\[6..0\]\" is missing source" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 88 1384 1560 104 "SAIDAMD\[6..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1680566432931 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SAIDAME\[6..0\] " "Pin \"SAIDAME\[6..0\]\" is missing source" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 816 664 840 832 "SAIDAME\[6..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1680566432931 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst18 " "Primitive \"NOT\" of instance \"inst18\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 392 504 552 424 "inst18" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432931 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst20 " "Primitive \"NOT\" of instance \"inst20\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 472 552 600 504 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432931 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst21 " "Primitive \"NOT\" of instance \"inst21\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 504 568 616 536 "inst21" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432931 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst22 " "Primitive \"NOT\" of instance \"inst22\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 528 568 616 560 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432931 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst23 " "Primitive \"NOT\" of instance \"inst23\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 560 560 608 592 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432931 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst24 " "Primitive \"NOT\" of instance \"inst24\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 592 528 576 624 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432932 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst25 " "Primitive \"NOT\" of instance \"inst25\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 624 504 552 656 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432932 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst26 " "Primitive \"NOT\" of instance \"inst26\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 440 968 1016 472 "inst26" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432932 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst27 " "Primitive \"NOT\" of instance \"inst27\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 520 1016 1064 552 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432932 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst28 " "Primitive \"NOT\" of instance \"inst28\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 552 1032 1080 584 "inst28" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432932 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst29 " "Primitive \"NOT\" of instance \"inst29\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 576 1032 1080 608 "inst29" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432932 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst30 " "Primitive \"NOT\" of instance \"inst30\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 608 1024 1072 640 "inst30" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432932 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst31 " "Primitive \"NOT\" of instance \"inst31\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 640 992 1040 672 "inst31" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432932 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst32 " "Primitive \"NOT\" of instance \"inst32\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 672 968 1016 704 "inst32" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432932 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst33 " "Primitive \"NOT\" of instance \"inst33\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 40 1096 1144 72 "inst33" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432932 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst34 " "Primitive \"NOT\" of instance \"inst34\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 120 1144 1192 152 "inst34" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432932 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst35 " "Primitive \"NOT\" of instance \"inst35\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 152 1160 1208 184 "inst35" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432932 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst36 " "Primitive \"NOT\" of instance \"inst36\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 176 1160 1208 208 "inst36" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432932 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst37 " "Primitive \"NOT\" of instance \"inst37\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 208 1152 1200 240 "inst37" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432932 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst38 " "Primitive \"NOT\" of instance \"inst38\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 240 1120 1168 272 "inst38" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432932 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst39 " "Primitive \"NOT\" of instance \"inst39\" not used" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 272 1096 1144 304 "inst39" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1680566432932 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.bdf 1 1 " "Using design file display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432943 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680566432943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst " "Elaborating entity \"display\" for hierarchy \"display:inst\"" {  } { { "display_todos.bdf" "inst" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 96 448 544 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680566432944 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8x1.bdf 1 1 " "Using design file mux8x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/mux8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566432950 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680566432950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 display:inst\|mux8x1:inst99 " "Elaborating entity \"mux8x1\" for hierarchy \"display:inst\|mux8x1:inst99\"" {  } { { "display.bdf" "inst99" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display.bdf" { { 128 512 608 352 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680566432951 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAD\[6\] GND " "Pin \"SAIDAD\[6\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 288 1376 1552 304 "SAIDAD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAD\[5\] GND " "Pin \"SAIDAD\[5\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 288 1376 1552 304 "SAIDAD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAD\[4\] GND " "Pin \"SAIDAD\[4\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 288 1376 1552 304 "SAIDAD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAD\[3\] GND " "Pin \"SAIDAD\[3\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 288 1376 1552 304 "SAIDAD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAD\[2\] GND " "Pin \"SAIDAD\[2\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 288 1376 1552 304 "SAIDAD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAD\[1\] GND " "Pin \"SAIDAD\[1\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 288 1376 1552 304 "SAIDAD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAD\[0\] GND " "Pin \"SAIDAD\[0\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 288 1376 1552 304 "SAIDAD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAE\[6\] VCC " "Pin \"SAIDAE\[6\]\" is stuck at VCC" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 32 776 952 48 "SAIDAE\[6..0\]" "" } { 40 616 669 56 "SAIDAE\[6\]" "" } { 120 664 717 136 "SAIDAE\[5\]" "" } { 152 680 733 168 "SAIDAE\[4\]" "" } { 176 680 733 192 "SAIDAE\[3\]" "" } { 208 672 735 224 "SAIDAE\[2\]" "" } { 240 640 712 256 "SAIDAE\[1\]" "" } { 272 616 679 288 "SAIDAE\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAE[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAE\[2\] GND " "Pin \"SAIDAE\[2\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 32 776 952 48 "SAIDAE\[6..0\]" "" } { 40 616 669 56 "SAIDAE\[6\]" "" } { 120 664 717 136 "SAIDAE\[5\]" "" } { 152 680 733 168 "SAIDAE\[4\]" "" } { 176 680 733 192 "SAIDAE\[3\]" "" } { 208 672 735 224 "SAIDAE\[2\]" "" } { 240 640 712 256 "SAIDAE\[1\]" "" } { 272 616 679 288 "SAIDAE\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAE\[1\] GND " "Pin \"SAIDAE\[1\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 32 776 952 48 "SAIDAE\[6..0\]" "" } { 40 616 669 56 "SAIDAE\[6\]" "" } { 120 664 717 136 "SAIDAE\[5\]" "" } { 152 680 733 168 "SAIDAE\[4\]" "" } { 176 680 733 192 "SAIDAE\[3\]" "" } { 208 672 735 224 "SAIDAE\[2\]" "" } { 240 640 712 256 "SAIDAE\[1\]" "" } { 272 616 679 288 "SAIDAE\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAMD\[6\] GND " "Pin \"SAIDAMD\[6\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 88 1384 1560 104 "SAIDAMD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAMD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAMD\[5\] GND " "Pin \"SAIDAMD\[5\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 88 1384 1560 104 "SAIDAMD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAMD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAMD\[4\] GND " "Pin \"SAIDAMD\[4\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 88 1384 1560 104 "SAIDAMD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAMD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAMD\[3\] GND " "Pin \"SAIDAMD\[3\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 88 1384 1560 104 "SAIDAMD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAMD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAMD\[2\] GND " "Pin \"SAIDAMD\[2\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 88 1384 1560 104 "SAIDAMD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAMD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAMD\[1\] GND " "Pin \"SAIDAMD\[1\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 88 1384 1560 104 "SAIDAMD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAMD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAMD\[0\] GND " "Pin \"SAIDAMD\[0\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 88 1384 1560 104 "SAIDAMD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAMD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAME\[6\] GND " "Pin \"SAIDAME\[6\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 816 664 840 832 "SAIDAME\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAME[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAME\[5\] GND " "Pin \"SAIDAME\[5\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 816 664 840 832 "SAIDAME\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAME[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAME\[4\] GND " "Pin \"SAIDAME\[4\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 816 664 840 832 "SAIDAME\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAME[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAME\[3\] GND " "Pin \"SAIDAME\[3\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 816 664 840 832 "SAIDAME\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAME[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAME\[2\] GND " "Pin \"SAIDAME\[2\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 816 664 840 832 "SAIDAME\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAME[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAME\[1\] GND " "Pin \"SAIDAME\[1\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 816 664 840 832 "SAIDAME\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAME[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAME\[0\] GND " "Pin \"SAIDAME\[0\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 816 664 840 832 "SAIDAME\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566433192 "|display_todos|SAIDAME[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1680566433192 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1680566433284 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680566433284 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[2\] " "No output dependent on input pin \"D\[2\]\"" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 168 24 192 184 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680566433303 "|display_todos|D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[1\] " "No output dependent on input pin \"D\[1\]\"" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 168 24 192 184 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680566433303 "|display_todos|D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[0\] " "No output dependent on input pin \"D\[0\]\"" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 168 24 192 184 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680566433303 "|display_todos|D[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1680566433303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1680566433304 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1680566433304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1680566433304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680566433319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 21:00:33 2023 " "Processing ended: Mon Apr 03 21:00:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680566433319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680566433319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680566433319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680566433319 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680566434378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680566434378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 21:00:34 2023 " "Processing started: Mon Apr 03 21:00:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680566434378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1680566434378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off proj-final -c proj-final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off proj-final -c proj-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1680566434378 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1680566434427 ""}
{ "Info" "0" "" "Project  = proj-final" {  } {  } 0 0 "Project  = proj-final" 0 0 "Fitter" 0 0 1680566434427 ""}
{ "Info" "0" "" "Revision = proj-final" {  } {  } 0 0 "Revision = proj-final" 0 0 "Fitter" 0 0 1680566434427 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1680566434463 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "proj-final EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"proj-final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1680566434467 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680566434497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680566434497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680566434497 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1680566434540 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1680566434546 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1680566434681 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1680566434681 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1680566434681 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1680566434681 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1680566434682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1680566434682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1680566434682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1680566434682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1680566434682 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1680566434682 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1680566434683 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "No exact pin location assignment(s) for 32 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAD\[6\] " "Pin SAIDAD\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAD[6] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 288 1376 1552 304 "SAIDAD" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAD\[5\] " "Pin SAIDAD\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAD[5] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 288 1376 1552 304 "SAIDAD" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAD\[4\] " "Pin SAIDAD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAD[4] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 288 1376 1552 304 "SAIDAD" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAD\[3\] " "Pin SAIDAD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAD[3] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 288 1376 1552 304 "SAIDAD" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAD\[2\] " "Pin SAIDAD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAD[2] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 288 1376 1552 304 "SAIDAD" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAD\[1\] " "Pin SAIDAD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAD[1] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 288 1376 1552 304 "SAIDAD" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAD\[0\] " "Pin SAIDAD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAD[0] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 288 1376 1552 304 "SAIDAD" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAE\[6\] " "Pin SAIDAE\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAE[6] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 32 776 952 48 "SAIDAE" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAE[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAE\[5\] " "Pin SAIDAE\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAE[5] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 32 776 952 48 "SAIDAE" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAE\[4\] " "Pin SAIDAE\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAE[4] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 32 776 952 48 "SAIDAE" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAE\[3\] " "Pin SAIDAE\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAE[3] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 32 776 952 48 "SAIDAE" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAE\[2\] " "Pin SAIDAE\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAE[2] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 32 776 952 48 "SAIDAE" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAE\[1\] " "Pin SAIDAE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAE[1] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 32 776 952 48 "SAIDAE" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAE\[0\] " "Pin SAIDAE\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAE[0] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 32 776 952 48 "SAIDAE" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[2\] " "Pin D\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { D[2] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 168 24 192 184 "D" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[1\] " "Pin D\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { D[1] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 168 24 192 184 "D" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[0\] " "Pin D\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { D[0] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 168 24 192 184 "D" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAMD\[6\] " "Pin SAIDAMD\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAMD[6] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 88 1384 1560 104 "SAIDAMD" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAMD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAMD\[5\] " "Pin SAIDAMD\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAMD[5] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 88 1384 1560 104 "SAIDAMD" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAMD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAMD\[4\] " "Pin SAIDAMD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAMD[4] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 88 1384 1560 104 "SAIDAMD" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAMD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAMD\[3\] " "Pin SAIDAMD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAMD[3] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 88 1384 1560 104 "SAIDAMD" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAMD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAMD\[2\] " "Pin SAIDAMD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAMD[2] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 88 1384 1560 104 "SAIDAMD" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAMD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAMD\[1\] " "Pin SAIDAMD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAMD[1] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 88 1384 1560 104 "SAIDAMD" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAMD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAMD\[0\] " "Pin SAIDAMD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAMD[0] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 88 1384 1560 104 "SAIDAMD" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAMD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAME\[6\] " "Pin SAIDAME\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAME[6] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 816 664 840 832 "SAIDAME" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAME[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAME\[5\] " "Pin SAIDAME\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAME[5] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 816 664 840 832 "SAIDAME" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAME[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAME\[4\] " "Pin SAIDAME\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAME[4] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 816 664 840 832 "SAIDAME" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAME[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAME\[3\] " "Pin SAIDAME\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAME[3] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 816 664 840 832 "SAIDAME" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAME[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAME\[2\] " "Pin SAIDAME\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAME[2] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 816 664 840 832 "SAIDAME" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAME[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAME\[1\] " "Pin SAIDAME\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAME[1] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 816 664 840 832 "SAIDAME" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAME[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SAIDAME\[0\] " "Pin SAIDAME\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SAIDAME[0] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 816 664 840 832 "SAIDAME" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAIDAME[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[3\] " "Pin D\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { D[3] } } } { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 168 24 192 184 "D" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1680566435152 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1680566435152 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proj-final.sdc " "Synopsys Design Constraints File file not found: 'proj-final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1680566435245 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1680566435246 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1680566435246 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1680566435246 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1680566435246 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1680566435246 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1680566435246 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1680566435248 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1680566435248 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1680566435249 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1680566435249 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1680566435249 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1680566435249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1680566435249 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1680566435249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1680566435249 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1680566435249 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1680566435249 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 4 28 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 4 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1680566435250 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1680566435250 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1680566435250 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1680566435251 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1680566435251 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1680566435251 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1680566435251 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1680566435251 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1680566435251 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1680566435251 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1680566435251 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1680566435251 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1680566435251 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680566435266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1680566435811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680566435835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1680566435839 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1680566435952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680566435952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1680566436062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X9_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9" {  } { { "loc" "" { Generic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9"} 0 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1680566436294 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1680566436294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680566436379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1680566436379 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1680566436379 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1680566436379 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1680566436384 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1680566436410 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1680566436615 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1680566436635 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1680566436844 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680566437066 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/output_files/proj-final.fit.smsg " "Generated suppressed messages file C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/output_files/proj-final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1680566437527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4955 " "Peak virtual memory: 4955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680566437651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 21:00:37 2023 " "Processing ended: Mon Apr 03 21:00:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680566437651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680566437651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680566437651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1680566437651 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1680566438618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680566438618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 21:00:38 2023 " "Processing started: Mon Apr 03 21:00:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680566438618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1680566438618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off proj-final -c proj-final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off proj-final -c proj-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1680566438618 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1680566439104 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1680566439120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680566439281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 21:00:39 2023 " "Processing ended: Mon Apr 03 21:00:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680566439281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680566439281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680566439281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1680566439281 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1680566439832 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1680566440327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680566440328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 21:00:40 2023 " "Processing started: Mon Apr 03 21:00:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680566440328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680566440328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta proj-final -c proj-final " "Command: quartus_sta proj-final -c proj-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680566440328 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1680566440382 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1680566440458 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1680566440459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1680566440491 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1680566440491 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proj-final.sdc " "Synopsys Design Constraints File file not found: 'proj-final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1680566440597 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1680566440598 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1680566440598 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1680566440598 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1680566440598 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1680566440598 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1680566440598 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1680566440602 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1680566440604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1680566440604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1680566440610 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1680566440612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1680566440613 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1680566440614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1680566440616 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1680566440621 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1680566440633 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1680566440931 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1680566440947 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1680566440947 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1680566440947 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1680566440947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1680566440947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1680566440949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1680566440950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1680566440951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1680566440953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1680566440954 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1680566440956 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1680566441010 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1680566441010 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1680566441010 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1680566441010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1680566441011 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1680566441013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1680566441014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1680566441015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1680566441016 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1680566441102 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1680566441102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680566441128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 21:00:41 2023 " "Processing ended: Mon Apr 03 21:00:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680566441128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680566441128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680566441128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680566441128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680566442080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680566442081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 21:00:42 2023 " "Processing started: Mon Apr 03 21:00:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680566442081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680566442081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off proj-final -c proj-final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off proj-final -c proj-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680566442081 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proj-final.vo C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/simulation/qsim// simulation " "Generated file proj-final.vo in folder \"C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1680566442269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680566442290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 21:00:42 2023 " "Processing ended: Mon Apr 03 21:00:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680566442290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680566442290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680566442290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680566442290 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus II Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680566442853 ""}
