

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:8,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
575cc336cf9f8f0a73559869c93333de  /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 > _cuobjdump_complete_output_9RKdcO"
Parsing file _cuobjdump_complete_output_9RKdcO
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x4017d8, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:108) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b8 (_1.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f8 (_1.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x230 (_1.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_x6PIow"
Running: cat _ptx_x6PIow | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_lNxxBe
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_lNxxBe --output-file  /dev/null 2> _ptx_x6PIowinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_x6PIow _ptx2_lNxxBe _ptx_x6PIowinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x40169c, fat_cubin_handle = 1
Input file: ./data/graph32k500kedges_SV.txt
Reading File
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(22,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=30666 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:51:50 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 240449 (ipc=240.4) sim_rate=60112 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:51:51 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(16,0,0) tid=(381,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1275,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1276,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1277,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1278,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1286,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1295,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1295,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1296,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1297,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1302,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1308,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1308,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1320,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1320,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1321,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1321,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1321,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1322,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1322,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1323,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1326,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1327,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1327,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1330,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1332,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1332,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1334,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1336,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1339,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1339,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1340,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1346,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1348,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1352,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1352,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1354,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1357,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1358,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1360,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1363,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1364,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1370,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(55,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 393732 (ipc=262.5) sim_rate=78746 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:51:52 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1711,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1721,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1761,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1773,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1791,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1798,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1798,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1800,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1807,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1812,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1838,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1844,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1854,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1865,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1898,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1907,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1910,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1924,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 450290 (ipc=69.3) sim_rate=75048 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:51:53 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8376
gpu_sim_insn = 450436
gpu_ipc =      53.7770
gpu_tot_sim_cycle = 8376
gpu_tot_sim_insn = 450436
gpu_tot_ipc =      53.7770
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 298
gpu_stall_icnt2sh    = 167
gpu_total_sim_rate=75072

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10218
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0941
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6744
L1D_cache:
	L1D_cache_core[0]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 172, Miss = 63, Miss_rate = 0.366, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[2]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[3]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[5]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[7]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[8]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[9]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[11]: Access = 72, Miss = 18, Miss_rate = 0.250, Pending_hits = 54, Reservation_fails = 0
	L1D_cache_core[12]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[14]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_total_cache_accesses = 1108
	L1D_total_cache_misses = 297
	L1D_total_cache_miss_rate = 0.2681
	L1D_total_cache_pending_hits = 750
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 2041
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2352
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1561
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9256
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6744
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 495040
gpgpu_n_tot_w_icount = 15470
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 267
gpgpu_n_mem_write_global = 31
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32077
gpgpu_n_store_insn = 31
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 64289
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6887	W0_Idle:22001	W0_Scoreboard:17280	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15064
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2136 {8:267,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1240 {40:31,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36312 {136:267,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248 {8:31,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 22 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8375 
mrq_lat_table:235 	12 	50 	26 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	334 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	205 	76 	1 	0 	0 	0 	0 	1 	6 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441         0      7547      8344         0         0         0      1899         0 
dram[1]:      1197         0       915       938      1029      1747      3924         0         0         0      3050         0         0         0         0         0 
dram[2]:         0         0       938       954      1066      1576         0      3521      7154         0         0         0         0         0         0         0 
dram[3]:         0         0       916       935      1668      1691         0      3118         0      6622         0      5835         0         0         0         0 
dram[4]:         0         0       943       963      1678      1701         0      2444      3856         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1624      1750         0      7616         0         0      7950      3453         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000  8.000000 11.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 10.000000  9.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 14.000000 14.000000  8.000000  6.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 10.000000  6.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 11.000000  7.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 10.000000  9.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 330/46 = 7.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14         8         9         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14         9         8         3         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0        14        14         7        10         0         2         1         0         0         0         0         0         0         0 
dram[3]:         0         0        14        16         8         6         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16         9         7         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16         8         8         0         1         0         0         1         2         0         0         0         0 
total reads: 301
min_bank_accesses = 0!
chip skew: 55/48 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 29
min_bank_accesses = 0!
chip skew: 6/3 = 2.00
average mf latency per bank:
dram[0]:       1314    none         263       268       264       211       193       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         264       269       237       233       193    none      none      none         124    none      none      none      none      none  
dram[2]:     none      none         263       272       228       221    none         171       126    none      none      none      none      none      none      none  
dram[3]:     none      none         263       280       206       274    none         263    none         126    none         126    none      none      none      none  
dram[4]:     none      none         261       268       225       275    none         268       126    none      none      none      none      none      none      none  
dram[5]:     none      none         262       265       207       238    none         268    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       271       290       272       268       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       281       285       289       275       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       277       282       271       283         0       268       252         0         0         0         0         0         0         0
dram[3]:          0         0       272       283       268       280         0       268         0       252         0       252         0         0         0         0
dram[4]:          0         0       271       287       276       282         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       269       277       268       286         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10926 n_act=12 n_pre=2 n_req=61 n_rd=110 n_write=6 bw_util=0.02098
n_activity=849 dram_eff=0.2733
bk0: 6a 10985i bk1: 0a 11055i bk2: 28a 10971i bk3: 28a 10913i bk4: 16a 11008i bk5: 18a 10976i bk6: 6a 11020i bk7: 2a 11032i bk8: 0a 11054i bk9: 2a 11031i bk10: 2a 11031i bk11: 0a 11054i bk12: 0a 11055i bk13: 0a 11055i bk14: 2a 11041i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00868307
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10940 n_act=7 n_pre=0 n_req=57 n_rd=104 n_write=5 bw_util=0.01972
n_activity=651 dram_eff=0.3349
bk0: 4a 11036i bk1: 0a 11057i bk2: 28a 10972i bk3: 28a 10928i bk4: 18a 10964i bk5: 16a 10995i bk6: 6a 11021i bk7: 0a 11056i bk8: 0a 11056i bk9: 0a 11056i bk10: 4a 11018i bk11: 0a 11054i bk12: 0a 11054i bk13: 0a 11055i bk14: 0a 11055i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0119392
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80240c00, atomic=0 1 entries : 0x7f7687a006f0 :  mf: uid= 23551, sid01:w00, part=2, addr=0x80240c20, load , size=32, unknown  status = IN_PARTITION_DRAM (8373), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10947 n_act=7 n_pre=1 n_req=53 n_rd=96 n_write=5 bw_util=0.01827
n_activity=588 dram_eff=0.3435
bk0: 0a 11057i bk1: 0a 11059i bk2: 28a 10977i bk3: 28a 10914i bk4: 14a 10995i bk5: 20a 10944i bk6: 0a 11055i bk7: 4a 11023i bk8: 2a 11030i bk9: 0a 11053i bk10: 0a 11053i bk11: 0a 11053i bk12: 0a 11053i bk13: 0a 11055i bk14: 0a 11056i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0144718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10949 n_act=7 n_pre=0 n_req=52 n_rd=96 n_write=4 bw_util=0.01809
n_activity=533 dram_eff=0.3752
bk0: 0a 11058i bk1: 0a 11059i bk2: 28a 10968i bk3: 32a 10889i bk4: 16a 10986i bk5: 12a 11005i bk6: 0a 11056i bk7: 4a 11036i bk8: 0a 11055i bk9: 2a 11032i bk10: 0a 11054i bk11: 2a 11032i bk12: 0a 11053i bk13: 0a 11054i bk14: 0a 11054i bk15: 0a 11055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0170948
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10951 n_act=6 n_pre=0 n_req=51 n_rd=96 n_write=3 bw_util=0.01791
n_activity=522 dram_eff=0.3793
bk0: 0a 11058i bk1: 0a 11059i bk2: 28a 10981i bk3: 32a 10923i bk4: 18a 10982i bk5: 14a 11003i bk6: 0a 11055i bk7: 2a 11040i bk8: 2a 11032i bk9: 0a 11053i bk10: 0a 11054i bk11: 0a 11055i bk12: 0a 11055i bk13: 0a 11055i bk14: 0a 11055i bk15: 0a 11055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0136577
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10943 n_act=7 n_pre=0 n_req=56 n_rd=100 n_write=6 bw_util=0.01918
n_activity=622 dram_eff=0.3408
bk0: 0a 11057i bk1: 0a 11060i bk2: 28a 10978i bk3: 32a 10911i bk4: 16a 10985i bk5: 16a 10993i bk6: 0a 11054i bk7: 2a 11038i bk8: 0a 11053i bk9: 0a 11054i bk10: 2a 11033i bk11: 4a 11018i bk12: 0a 11054i bk13: 0a 11055i bk14: 0a 11056i bk15: 0a 11056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00832127

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 30, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 26, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 23, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 345
L2_total_cache_misses = 301
L2_total_cache_miss_rate = 0.8725
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 230
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1571
icnt_total_pkts_simt_to_mem=376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.74928
	minimum = 6
	maximum = 34
Network latency average = 9.22899
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.80072
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00305105
	minimum = 0.00179083 (at node 7)
	maximum = 0.00823782 (at node 1)
Accepted packet rate average = 0.00305105
	minimum = 0.00179083 (at node 7)
	maximum = 0.00823782 (at node 1)
Injected flit rate average = 0.00860925
	minimum = 0.00179083 (at node 7)
	maximum = 0.030086 (at node 15)
Accepted flit rate average= 0.00860925
	minimum = 0.00274594 (at node 18)
	maximum = 0.0261461 (at node 1)
Injected packet length average = 2.82174
Accepted packet length average = 2.82174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.74928 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 9.22899 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.80072 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00305105 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.00823782 (1 samples)
Accepted packet rate average = 0.00305105 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.00823782 (1 samples)
Injected flit rate average = 0.00860925 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.030086 (1 samples)
Accepted flit rate average = 0.00860925 (1 samples)
	minimum = 0.00274594 (1 samples)
	maximum = 0.0261461 (1 samples)
Injected packet size average = 2.82174 (1 samples)
Accepted packet size average = 2.82174 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 75072 (inst/sec)
gpgpu_simulation_rate = 1396 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8376)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(22,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(9,0,0) tid=(457,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(4,0,0) tid=(457,0,0)
GPGPU-Sim uArch: cycles simulated: 8876  inst.: 638628 (ipc=376.4) sim_rate=91232 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:51:54 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(32,0,0) tid=(463,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (954,8376), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(955,8376)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (960,8376), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(961,8376)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (967,8376), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(968,8376)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (972,8376), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(973,8376)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (976,8376), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(977,8376)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (977,8376), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(978,8376)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (979,8376), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(980,8376)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (984,8376), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(985,8376)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (985,8376), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(986,8376)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (991,8376), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(992,8376)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (993,8376), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(994,8376)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (996,8376), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(997,8376)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (997,8376), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(998,8376)
GPGPU-Sim uArch: cycles simulated: 9376  inst.: 771727 (ipc=321.3) sim_rate=96465 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:51:55 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1002,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1002,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1002,8376), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1003,8376)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1003,8376)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1004,8376)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1008,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1008,8376), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1009,8376)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1009,8376)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1014,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1014,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1017,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1020,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1020,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1021,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1025,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1025,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1026,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1026,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1027,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1028,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1033,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1035,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1035,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1039,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1045,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1048,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1052,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(50,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1183,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1199,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1201,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1203,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1204,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1207,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1208,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1212,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1404,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1406,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1408,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1413,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1416,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1422,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1429,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1433,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1453,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1456,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1460,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1467,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1483,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1495,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 9876  inst.: 900280 (ipc=299.9) sim_rate=100031 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:51:56 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1501,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1511,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1537,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1549,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 8.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1550
gpu_sim_insn = 450228
gpu_ipc =     290.4697
gpu_tot_sim_cycle = 9926
gpu_tot_sim_insn = 900664
gpu_tot_ipc =      90.7379
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 621
gpu_total_sim_rate=100073

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20293
	L1I_total_cache_misses = 1922
	L1I_total_cache_miss_rate = 0.0947
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 164, Miss = 43, Miss_rate = 0.262, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[1]: Access = 256, Miss = 85, Miss_rate = 0.332, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[3]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 184, Miss = 50, Miss_rate = 0.272, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 28, Miss_rate = 0.250, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 38, Miss_rate = 0.279, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 45, Miss_rate = 0.312, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 140, Miss = 41, Miss_rate = 0.293, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[11]: Access = 148, Miss = 39, Miss_rate = 0.264, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[13]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2168
	L1D_total_cache_misses = 592
	L1D_total_cache_miss_rate = 0.2731
	L1D_total_cache_pending_hits = 1500
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 4094
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1172
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 517
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3614
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18371
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1922
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 58, 45, 45, 45, 45, 45, 45, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 983328
gpgpu_n_tot_w_icount = 30729
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 517
gpgpu_n_mem_write_global = 91
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 64077
gpgpu_n_store_insn = 91
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 128590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7383	W0_Idle:32712	W0_Scoreboard:30836	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4136 {8:517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3640 {40:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 496 {8:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70312 {136:517,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 728 {8:91,}
traffic_breakdown_memtocore[INST_ACC_R] = 8432 {136:62,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 344 
averagemflatency = 259 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 9925 
mrq_lat_table:356 	33 	81 	50 	24 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	661 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	315 	192 	25 	0 	0 	0 	0 	1 	6 	22 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441         0      7547      8344         0         0         0      1899         0 
dram[1]:      1197         0       915       938      1029      1747      3924         0         0         0      3050         0         0         0         0         0 
dram[2]:       385         0       938       954      1066      1576         0      3521      7154         0         0         0         0      1163         0         0 
dram[3]:         0         0       916       935      1668      1691         0      3118         0      6622         0      5835         0         0         0         0 
dram[4]:         0         0       943       963      1678      1701         0      2444      3856         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1624      1750         0      7616         0         0      7950      3453         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 28.000000 31.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 29.000000 28.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan 14.000000 14.000000 29.000000 15.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan  5.000000      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 30.000000 26.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 31.000000 27.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 573/48 = 11.937500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        28        29         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14        28        27         3         0         0         0         2         0         0         0         0         0 
dram[2]:         2         0        14        14        28        28         0         2         1         0         0         0         0         1         0         0 
dram[3]:         0         0        14        16        28        26         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16        29        27         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16        28        27         0         1         0         0         1         2         0         0         0         0 
total reads: 540
min_bank_accesses = 0!
chip skew: 95/88 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         4         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 33
min_bank_accesses = 0!
chip skew: 9/3 = 3.00
average mf latency per bank:
dram[0]:       1314    none         274       278       281       276       228       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         275       269       273       289       263    none      none      none         124    none      none      none      none      none  
dram[2]:          0    none         263       282       275       287    none         218       126    none      none      none      none         611    none      none  
dram[3]:     none      none         263       290       277       293    none         494    none         126    none         126    none      none      none      none  
dram[4]:     none      none         261       287       282       293    none         408       126    none      none      none      none      none      none      none  
dram[5]:     none      none         262       276       273       299    none         419    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       271       290       310       312       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       281       285       289       328       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       277       282       292       326         0       268       252         0         0         0         0       263         0         0
dram[3]:          0         0       272       283       298       344         0       268         0       252         0       252         0         0         0         0
dram[4]:          0         0       271       287       289       334         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       269       277       316       338         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12891 n_act=12 n_pre=2 n_req=101 n_rd=190 n_write=6 bw_util=0.02992
n_activity=1138 dram_eff=0.3445
bk0: 6a 13030i bk1: 0a 13100i bk2: 28a 13016i bk3: 28a 12958i bk4: 56a 12940i bk5: 58a 12821i bk6: 6a 13065i bk7: 2a 13077i bk8: 0a 13099i bk9: 2a 13076i bk10: 2a 13076i bk11: 0a 13099i bk12: 0a 13100i bk13: 0a 13100i bk14: 2a 13086i bk15: 0a 13102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0248073
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12909 n_act=7 n_pre=0 n_req=95 n_rd=180 n_write=5 bw_util=0.02824
n_activity=930 dram_eff=0.3978
bk0: 4a 13081i bk1: 0a 13102i bk2: 28a 13017i bk3: 28a 12973i bk4: 56a 12904i bk5: 54a 12857i bk6: 6a 13066i bk7: 0a 13101i bk8: 0a 13101i bk9: 0a 13101i bk10: 4a 13063i bk11: 0a 13099i bk12: 0a 13099i bk13: 0a 13100i bk14: 0a 13100i bk15: 0a 13102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0326693
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12902 n_act=9 n_pre=1 n_req=99 n_rd=180 n_write=9 bw_util=0.02885
n_activity=1002 dram_eff=0.3772
bk0: 4a 13082i bk1: 0a 13103i bk2: 28a 13022i bk3: 28a 12959i bk4: 56a 12922i bk5: 56a 12808i bk6: 0a 13100i bk7: 4a 13068i bk8: 2a 13075i bk9: 0a 13098i bk10: 0a 13098i bk11: 0a 13098i bk12: 0a 13099i bk13: 2a 13060i bk14: 0a 13100i bk15: 0a 13101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0580872
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12914 n_act=7 n_pre=0 n_req=92 n_rd=176 n_write=4 bw_util=0.02748
n_activity=840 dram_eff=0.4286
bk0: 0a 13103i bk1: 0a 13104i bk2: 28a 13013i bk3: 32a 12934i bk4: 56a 12929i bk5: 52a 12862i bk6: 0a 13101i bk7: 4a 13081i bk8: 0a 13100i bk9: 2a 13077i bk10: 0a 13099i bk11: 2a 13077i bk12: 0a 13098i bk13: 0a 13099i bk14: 0a 13099i bk15: 0a 13100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0570949
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12916 n_act=6 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.02733
n_activity=802 dram_eff=0.4464
bk0: 0a 13103i bk1: 0a 13104i bk2: 28a 13026i bk3: 32a 12968i bk4: 58a 12905i bk5: 54a 12838i bk6: 0a 13100i bk7: 2a 13085i bk8: 2a 13077i bk9: 0a 13098i bk10: 0a 13099i bk11: 0a 13100i bk12: 0a 13100i bk13: 0a 13100i bk14: 0a 13100i bk15: 0a 13100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0595374
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12910 n_act=7 n_pre=0 n_req=95 n_rd=178 n_write=6 bw_util=0.02809
n_activity=933 dram_eff=0.3944
bk0: 0a 13102i bk1: 0a 13105i bk2: 28a 13023i bk3: 32a 12956i bk4: 56a 12920i bk5: 54a 12854i bk6: 0a 13099i bk7: 2a 13083i bk8: 0a 13098i bk9: 0a 13099i bk10: 2a 13078i bk11: 4a 13063i bk12: 0a 13099i bk13: 0a 13100i bk14: 0a 13101i bk15: 0a 13101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.047401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 50, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 51, Miss = 45, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69, Miss = 49, Miss_rate = 0.710, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 76, Miss = 45, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 66, Miss = 45, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 48, Miss = 42, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 51, Miss = 46, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 44, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 44, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 47, Miss = 43, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 53, Miss = 46, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 685
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.7883
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=3031
icnt_total_pkts_simt_to_mem=776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.8176
	minimum = 6
	maximum = 39
Network latency average = 10.625
	minimum = 6
	maximum = 38
Slowest packet = 971
Flit latency average = 9.78065
	minimum = 6
	maximum = 34
Slowest flit = 2484
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0162485
	minimum = 0.00903226 (at node 4)
	maximum = 0.0348387 (at node 19)
Accepted packet rate average = 0.0162485
	minimum = 0.00903226 (at node 4)
	maximum = 0.0348387 (at node 19)
Injected flit rate average = 0.0444444
	minimum = 0.00903226 (at node 4)
	maximum = 0.169032 (at node 19)
Accepted flit rate average= 0.0444444
	minimum = 0.0154839 (at node 18)
	maximum = 0.0812903 (at node 8)
Injected packet length average = 2.73529
Accepted packet length average = 2.73529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7835 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36.5 (2 samples)
Network latency average = 9.92699 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36 (2 samples)
Flit latency average = 8.79068 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00964978 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0215383 (2 samples)
Accepted packet rate average = 0.00964978 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0215383 (2 samples)
Injected flit rate average = 0.0265268 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0995591 (2 samples)
Accepted flit rate average = 0.0265268 (2 samples)
	minimum = 0.00911491 (2 samples)
	maximum = 0.0537182 (2 samples)
Injected packet size average = 2.74896 (2 samples)
Accepted packet size average = 2.74896 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 100073 (inst/sec)
gpgpu_simulation_rate = 1102 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,9926)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(44,0,0) tid=(422,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(24,0,0) tid=(486,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(40,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (389,9926), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(390,9926)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (395,9926), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(396,9926)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (396,9926), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(397,9926)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (398,9926), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(399,9926)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (400,9926), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(401,9926)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (404,9926), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(405,9926)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (408,9926), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(409,9926)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (414,9926), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(415,9926)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (423,9926), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(424,9926)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (425,9926), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(426,9926)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (429,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (429,9926), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(430,9926)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(430,9926)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (430,9926), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(431,9926)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (436,9926), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(437,9926)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (440,9926), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(441,9926)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(47,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (443,9926), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(444,9926)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (446,9926), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(447,9926)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (448,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (448,9926), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(449,9926)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (454,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (459,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (465,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (467,9926), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 10426  inst.: 1255524 (ipc=709.7) sim_rate=114138 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:51:58 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (541,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (542,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (543,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (544,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (547,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (551,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (552,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (554,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (554,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (560,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (562,9926), 2 CTAs running
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(53,0,0) tid=(318,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (585,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (591,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (592,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (731,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (734,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (736,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (739,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (744,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (745,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (748,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (752,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (752,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (753,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (783,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (811,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (848,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (849,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 11426  inst.: 1350494 (ipc=299.9) sim_rate=112541 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:51:59 2019
GPGPU-Sim uArch: cycles simulated: 14926  inst.: 1353921 (ipc=90.7) sim_rate=104147 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:52:00 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6608,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6962,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7104,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7181,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7260,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 17426  inst.: 1356758 (ipc=60.8) sim_rate=96911 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:52:01 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7505,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7545,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7584,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7663,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7717,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7720,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7726,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7727
gpu_sim_insn = 456218
gpu_ipc =      59.0421
gpu_tot_sim_cycle = 17653
gpu_tot_sim_insn = 1356882
gpu_tot_ipc =      76.8641
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 868
gpu_total_sim_rate=96920

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32796
	L1I_total_cache_misses = 1949
	L1I_total_cache_miss_rate = 0.0594
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 458, Miss = 154, Miss_rate = 0.336, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[1]: Access = 435, Miss = 149, Miss_rate = 0.343, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 56, Miss_rate = 0.250, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[3]: Access = 564, Miss = 203, Miss_rate = 0.360, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[4]: Access = 208, Miss = 52, Miss_rate = 0.250, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[5]: Access = 370, Miss = 118, Miss_rate = 0.319, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[6]: Access = 176, Miss = 44, Miss_rate = 0.250, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[7]: Access = 322, Miss = 106, Miss_rate = 0.329, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[8]: Access = 323, Miss = 112, Miss_rate = 0.347, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[9]: Access = 427, Miss = 153, Miss_rate = 0.358, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[10]: Access = 283, Miss = 93, Miss_rate = 0.329, Pending_hits = 126, Reservation_fails = 0
	L1D_cache_core[11]: Access = 442, Miss = 153, Miss_rate = 0.346, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[12]: Access = 176, Miss = 44, Miss_rate = 0.250, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[13]: Access = 318, Miss = 105, Miss_rate = 0.330, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[14]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_total_cache_accesses = 4886
	L1D_total_cache_misses = 1582
	L1D_total_cache_miss_rate = 0.3238
	L1D_total_cache_pending_hits = 2238
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 6625
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0725
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1038
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6145
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 544
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30847
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1949
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 533, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 60, 60, 60, 60, 60, 60, 60, 60, 60, 479, 60, 60, 60, 60, 60, 60, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 1671904
gpgpu_n_tot_w_icount = 52247
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1038
gpgpu_n_mem_write_global = 584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97302
gpgpu_n_store_insn = 584
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7921	W0_Idle:87798	W0_Scoreboard:110194	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45192
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8304 {8:1038,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23360 {40:584,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141168 {136:1038,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4672 {8:584,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 344 
averagemflatency = 215 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 17652 
mrq_lat_table:906 	38 	101 	76 	26 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	919 	718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1683 	29 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	687 	340 	26 	0 	0 	0 	0 	1 	6 	22 	465 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441      2034      7547      8344      2482      3082      6160      1899      1175 
dram[1]:      1197      1132       915       938      1029      1747      3924      2096      1497      2282      3050      3210      2366       884         0      1176 
dram[2]:       385      5021       938       954      1066      2872      2182      3521      7154      2438      1207      2094      6474      1163         0      1126 
dram[3]:         0         0       916       935      1668      1691      1607      3118      2431      6622      2760      5835         0      5495         0         0 
dram[4]:      1156      1124       943       963      1678      1701      1554      2444      3856      1841      2116      1176      6199       854         0         0 
dram[5]:         0         0       925       919      1624      1757      1265      7616       887      2425      7950      3453      3575      6493         0      1179 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 23.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1176/117 = 10.051282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        12         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        16         7         3         1         1         0         0 
total reads: 246
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1314    none         449       447       425       412       311       232       123       131       147       150       126       125       268       268
dram[1]:          0       268       444       427       359       468       301       226       139       132       167       123       124       268    none         272
dram[2]:          0       272       414       449       383       430       263       226       151       138       157       137       176       611    none         267
dram[3]:     none      none         419       457       383       393       282       305       125       147       123       147    none         176    none      none  
dram[4]:        268       268       409       470       379       448       259       230       135       162       125       132       124       268    none      none  
dram[5]:     none      none         407       444       383       429       220       256       137       132       154       171       196       126    none         276
maximum mf latency per bank:
dram[0]:        283         0       271       290       310       312       268       264       252       252       258       269       252       251       268       268
dram[1]:          0       268       281       285       289       328       277       268       268       251       277       251       252       268         0       272
dram[2]:          0       272       277       282       292       326       268       277       278       256       268       252       268       263         0       267
dram[3]:          0         0       272       283       298       344       269       277       266       252       251       261         0       268         0         0
dram[4]:        268       268       277       287       289       334       268       268       252       277       259       267       252       268         0         0
dram[5]:          0         0       277       277       316       338       268       268       271       258       277       252       252       252         0       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22923 n_act=17 n_pre=2 n_req=201 n_rd=314 n_write=44 bw_util=0.03073
n_activity=2503 dram_eff=0.2861
bk0: 6a 23225i bk1: 0a 23296i bk2: 28a 23214i bk3: 28a 23157i bk4: 64a 23119i bk5: 60a 23016i bk6: 34a 23187i bk7: 22a 23206i bk8: 18a 23154i bk9: 18a 23151i bk10: 22a 23119i bk11: 6a 23243i bk12: 2a 23277i bk13: 2a 23275i bk14: 2a 23282i bk15: 2a 23281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0164807
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x80262180, atomic=0 1 entries : 0x7f7674036200 :  mf: uid= 59331, sid08:w09, part=1, addr=0x802621e0, load , size=32, unknown  status = IN_PARTITION_DRAM (17646), 
MSHR: tag=0x8024b980, atomic=0 1 entries : 0x7f76741f1a00 :  mf: uid= 59330, sid10:w01, part=1, addr=0x8024b980, load , size=32, unknown  status = IN_PARTITION_DRAM (17645), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22916 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.03082
n_activity=2531 dram_eff=0.2837
bk0: 4a 23275i bk1: 2a 23281i bk2: 28a 23213i bk3: 28a 23173i bk4: 60a 23098i bk5: 60a 23049i bk6: 38a 23110i bk7: 26a 23198i bk8: 20a 23125i bk9: 16a 23180i bk10: 18a 23115i bk11: 10a 23207i bk12: 4a 23260i bk13: 2a 23279i bk14: 0a 23295i bk15: 2a 23281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0214163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22918 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02927
n_activity=2616 dram_eff=0.2607
bk0: 4a 23282i bk1: 2a 23289i bk2: 30a 23196i bk3: 28a 23162i bk4: 60a 23118i bk5: 64a 22946i bk6: 18a 23221i bk7: 32a 23092i bk8: 26a 23013i bk9: 10a 23200i bk10: 10a 23182i bk11: 10a 23208i bk12: 4a 23243i bk13: 2a 23253i bk14: 0a 23300i bk15: 2a 23284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0391845
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22952 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02841
n_activity=2181 dram_eff=0.3035
bk0: 0a 23300i bk1: 0a 23303i bk2: 28a 23213i bk3: 32a 23135i bk4: 64a 23114i bk5: 58a 23052i bk6: 24a 23208i bk7: 32a 23142i bk8: 12a 23189i bk9: 12a 23200i bk10: 12a 23199i bk11: 18a 23148i bk12: 0a 23296i bk13: 4a 23245i bk14: 0a 23293i bk15: 0a 23297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0369099
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22932 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02953
n_activity=2365 dram_eff=0.2909
bk0: 2a 23283i bk1: 2a 23283i bk2: 30a 23193i bk3: 32a 23165i bk4: 62a 23096i bk5: 56a 23036i bk6: 28a 23192i bk7: 32a 23170i bk8: 12a 23211i bk9: 14a 23144i bk10: 12a 23182i bk11: 18a 23137i bk12: 4a 23244i bk13: 2a 23277i bk14: 0a 23294i bk15: 0a 23297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0371674
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22902 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.03202
n_activity=2731 dram_eff=0.2732
bk0: 0a 23298i bk1: 0a 23302i bk2: 30a 23192i bk3: 32a 23156i bk4: 62a 23110i bk5: 64a 22988i bk6: 26a 23193i bk7: 30a 23166i bk8: 22a 23110i bk9: 30a 23046i bk10: 16a 23105i bk11: 6a 23244i bk12: 2a 23273i bk13: 2a 23274i bk14: 0a 23297i bk15: 2a 23281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0318026

========= L2 cache stats =========
L2_cache_bank[0]: Access = 192, Miss = 88, Miss_rate = 0.458, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 127, Miss = 69, Miss_rate = 0.543, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 166, Miss = 86, Miss_rate = 0.518, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 133, Miss = 73, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 149, Miss = 76, Miss_rate = 0.510, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 153, Miss = 75, Miss_rate = 0.490, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 124, Miss = 70, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 132, Miss = 78, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 75, Miss_rate = 0.600, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 138, Miss = 78, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 130, Miss = 79, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 148, Miss = 83, Miss_rate = 0.561, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1717
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.5416
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 338
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=6219
icnt_total_pkts_simt_to_mem=2301
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.17878
	minimum = 6
	maximum = 30
Network latency average = 7.87742
	minimum = 6
	maximum = 25
Slowest packet = 1591
Flit latency average = 6.90876
	minimum = 6
	maximum = 21
Slowest flit = 4307
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00989316
	minimum = 0.00207066 (at node 2)
	maximum = 0.0216125 (at node 3)
Accepted packet rate average = 0.00989316
	minimum = 0.00207066 (at node 2)
	maximum = 0.0216125 (at node 3)
Injected flit rate average = 0.0225903
	minimum = 0.00207066 (at node 2)
	maximum = 0.0480135 (at node 15)
Accepted flit rate average= 0.0225903
	minimum = 0.0103533 (at node 2)
	maximum = 0.0599198 (at node 3)
Injected packet length average = 2.28343
Accepted packet length average = 2.28343
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.91523 (3 samples)
	minimum = 6 (3 samples)
	maximum = 34.3333 (3 samples)
Network latency average = 9.2438 (3 samples)
	minimum = 6 (3 samples)
	maximum = 32.3333 (3 samples)
Flit latency average = 8.16338 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0097309 (3 samples)
	minimum = 0.00429792 (3 samples)
	maximum = 0.021563 (3 samples)
Accepted packet rate average = 0.0097309 (3 samples)
	minimum = 0.00429792 (3 samples)
	maximum = 0.021563 (3 samples)
Injected flit rate average = 0.0252147 (3 samples)
	minimum = 0.00429792 (3 samples)
	maximum = 0.0823772 (3 samples)
Accepted flit rate average = 0.0252147 (3 samples)
	minimum = 0.00952771 (3 samples)
	maximum = 0.0557854 (3 samples)
Injected packet size average = 2.5912 (3 samples)
Accepted packet size average = 2.5912 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 96920 (inst/sec)
gpgpu_simulation_rate = 1260 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,17653)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(17,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(8,0,0) tid=(304,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(32,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (465,17653), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(466,17653)
GPGPU-Sim uArch: cycles simulated: 18153  inst.: 1673145 (ipc=632.5) sim_rate=111543 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:52:02 2019
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(45,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (617,17653), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(618,17653)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (656,17653), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(657,17653)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (659,17653), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(660,17653)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (698,17653), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(699,17653)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (725,17653), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(726,17653)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (770,17653), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(771,17653)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (776,17653), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(777,17653)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (779,17653), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(780,17653)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (782,17653), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(783,17653)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (815,17653), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,17653)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (826,17653), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(827,17653)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (829,17653), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(830,17653)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (834,17653), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(835,17653)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (858,17653), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(859,17653)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (868,17653), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(869,17653)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (877,17653), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(878,17653)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (879,17653), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(880,17653)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (881,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (887,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (913,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (939,17653), 2 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(56,0,0) tid=(417,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (957,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (960,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (963,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (969,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (972,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (986,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (987,17653), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 18653  inst.: 1775672 (ipc=418.8) sim_rate=110979 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:52:03 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1002,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1008,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1023,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1042,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1044,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1051,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1067,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1076,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1097,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1108,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1111,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1123,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1128,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1135,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1137,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1150,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1159,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1181,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1183,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1204,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1207,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1222,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1237,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1265,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1330,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1339,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1357,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1357,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1366,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1378,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1399,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1402,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1402,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1453,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 0.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1454
gpu_sim_insn = 452904
gpu_ipc =     311.4883
gpu_tot_sim_cycle = 19107
gpu_tot_sim_insn = 1809786
gpu_tot_ipc =      94.7185
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 1142
gpu_total_sim_rate=106458

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 42916
	L1I_total_cache_misses = 1949
	L1I_total_cache_miss_rate = 0.0454
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 602, Miss = 219, Miss_rate = 0.364, Pending_hits = 222, Reservation_fails = 21
	L1D_cache_core[1]: Access = 563, Miss = 217, Miss_rate = 0.385, Pending_hits = 204, Reservation_fails = 207
	L1D_cache_core[2]: Access = 364, Miss = 122, Miss_rate = 0.335, Pending_hits = 228, Reservation_fails = 29
	L1D_cache_core[3]: Access = 724, Miss = 275, Miss_rate = 0.380, Pending_hits = 228, Reservation_fails = 211
	L1D_cache_core[4]: Access = 336, Miss = 120, Miss_rate = 0.357, Pending_hits = 204, Reservation_fails = 318
	L1D_cache_core[5]: Access = 502, Miss = 180, Miss_rate = 0.359, Pending_hits = 240, Reservation_fails = 25
	L1D_cache_core[6]: Access = 320, Miss = 116, Miss_rate = 0.362, Pending_hits = 192, Reservation_fails = 168
	L1D_cache_core[7]: Access = 438, Miss = 165, Miss_rate = 0.377, Pending_hits = 192, Reservation_fails = 124
	L1D_cache_core[8]: Access = 415, Miss = 156, Miss_rate = 0.376, Pending_hits = 180, Reservation_fails = 210
	L1D_cache_core[9]: Access = 539, Miss = 207, Miss_rate = 0.384, Pending_hits = 192, Reservation_fails = 82
	L1D_cache_core[10]: Access = 379, Miss = 146, Miss_rate = 0.385, Pending_hits = 162, Reservation_fails = 214
	L1D_cache_core[11]: Access = 562, Miss = 223, Miss_rate = 0.397, Pending_hits = 192, Reservation_fails = 493
	L1D_cache_core[12]: Access = 304, Miss = 114, Miss_rate = 0.375, Pending_hits = 180, Reservation_fails = 298
	L1D_cache_core[13]: Access = 434, Miss = 163, Miss_rate = 0.376, Pending_hits = 192, Reservation_fails = 238
	L1D_cache_core[14]: Access = 268, Miss = 91, Miss_rate = 0.340, Pending_hits = 168, Reservation_fails = 294
	L1D_total_cache_accesses = 6750
	L1D_total_cache_misses = 2514
	L1D_total_cache_miss_rate = 0.3724
	L1D_total_cache_pending_hits = 2976
	L1D_total_cache_reservation_fails = 2932
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 9281
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0517
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8801
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1230
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40967
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1949
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
105, 131, 576, 105, 105, 118, 105, 118, 105, 105, 105, 118, 105, 105, 105, 105, 90, 90, 103, 90, 103, 90, 116, 90, 90, 509, 103, 90, 90, 90, 90, 90, 118, 105, 105, 105, 118, 118, 105, 105, 98, 98, 98, 98, 98, 98, 98, 98, 
gpgpu_n_tot_thrd_icount = 2243808
gpgpu_n_tot_w_icount = 70119
gpgpu_n_stall_shd_mem = 6343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1284
gpgpu_n_mem_write_global = 1448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 129302
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 258339
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2932
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10957	W0_Idle:96618	W0_Scoreboard:118918	W1:9590	W2:260	W3:13	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10272 {8:1284,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57920 {40:1448,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174624 {136:1284,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11584 {8:1448,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 518 
averagemflatency = 220 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 19106 
mrq_lat_table:906 	38 	101 	76 	26 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1649 	1097 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2085 	115 	113 	139 	305 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	779 	482 	38 	0 	0 	0 	0 	1 	6 	22 	465 	954 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441      2034      7547      8344      2482      3082      6160      1899      1175 
dram[1]:      1197      1132       915       938      1029      1747      3924      2096      1497      2282      3050      3210      2366       884         0      1176 
dram[2]:       385      5021       938       954      1066      2872      2182      3521      7154      2438      1207      2094      6474      1163         0      1126 
dram[3]:         0         0       916       935      1668      1691      1607      3118      2431      6622      2760      5835         0      5495         0         0 
dram[4]:      1156      1124       943       963      1678      1701      1554      2444      3856      1841      2116      1176      6199       854         0         0 
dram[5]:         0         0       925       919      1624      1757      1265      7616       887      2425      7950      3453      3575      6493         0      1179 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 23.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1176/117 = 10.051282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        12         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        16         7         3         1         1         0         0 
total reads: 246
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1314    none         669       659       765       707       577       360       123       131       147       150       126       125       268       268
dram[1]:          0       268       666       611       588       886       528       390       139       132       167       123       124       268    none         272
dram[2]:          0       272       782       551       702       796       574       364       151       138       157       137       176     11967    none         267
dram[3]:     none      none         677       622       699       687       453       463       125       147       123       147    none         176    none      none  
dram[4]:        268       268       651       643       625       760       475       390       135       162       125       132       124       268    none      none  
dram[5]:     none      none         554       582       650       739       414       416       137       132       154       171       196       126    none         276
maximum mf latency per bank:
dram[0]:        283         0       389       316       410       357       321       408       252       252       258       269       252       251       268       268
dram[1]:          0       268       398       319       398       398       468       397       268       251       277       251       252       268         0       272
dram[2]:          0       272       386       419       511       493       389       511       278       256       268       252       268       518         0       267
dram[3]:          0         0       476       360       446       425       316       357       266       252       251       261         0       268         0         0
dram[4]:        268       268       449       460       365       366       366       339       252       277       259       267       252       268         0         0
dram[5]:          0         0       330       362       353       387       370       326       271       258       277       252       252       252         0       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24841 n_act=17 n_pre=2 n_req=201 n_rd=314 n_write=44 bw_util=0.02839
n_activity=2503 dram_eff=0.2861
bk0: 6a 25143i bk1: 0a 25214i bk2: 28a 25132i bk3: 28a 25075i bk4: 64a 25037i bk5: 60a 24934i bk6: 34a 25105i bk7: 22a 25124i bk8: 18a 25072i bk9: 18a 25069i bk10: 22a 25037i bk11: 6a 25161i bk12: 2a 25195i bk13: 2a 25193i bk14: 2a 25200i bk15: 2a 25199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0152272
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24834 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.02847
n_activity=2534 dram_eff=0.2833
bk0: 4a 25193i bk1: 2a 25199i bk2: 28a 25131i bk3: 28a 25091i bk4: 60a 25016i bk5: 60a 24967i bk6: 38a 25028i bk7: 26a 25116i bk8: 20a 25043i bk9: 16a 25098i bk10: 18a 25033i bk11: 10a 25125i bk12: 4a 25178i bk13: 2a 25197i bk14: 0a 25213i bk15: 2a 25199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0197875
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24836 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02704
n_activity=2616 dram_eff=0.2607
bk0: 4a 25200i bk1: 2a 25207i bk2: 30a 25114i bk3: 28a 25080i bk4: 60a 25036i bk5: 64a 24864i bk6: 18a 25139i bk7: 32a 25010i bk8: 26a 24931i bk9: 10a 25118i bk10: 10a 25100i bk11: 10a 25126i bk12: 4a 25161i bk13: 2a 25171i bk14: 0a 25218i bk15: 2a 25202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0362043
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24870 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02625
n_activity=2181 dram_eff=0.3035
bk0: 0a 25218i bk1: 0a 25221i bk2: 28a 25131i bk3: 32a 25053i bk4: 64a 25032i bk5: 58a 24970i bk6: 24a 25126i bk7: 32a 25060i bk8: 12a 25107i bk9: 12a 25118i bk10: 12a 25117i bk11: 18a 25066i bk12: 0a 25214i bk13: 4a 25163i bk14: 0a 25211i bk15: 0a 25215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0341026
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24850 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02728
n_activity=2365 dram_eff=0.2909
bk0: 2a 25201i bk1: 2a 25201i bk2: 30a 25111i bk3: 32a 25083i bk4: 62a 25014i bk5: 56a 24954i bk6: 28a 25110i bk7: 32a 25088i bk8: 12a 25129i bk9: 14a 25062i bk10: 12a 25100i bk11: 18a 25055i bk12: 4a 25162i bk13: 2a 25195i bk14: 0a 25212i bk15: 0a 25215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0343405
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24820 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.02958
n_activity=2731 dram_eff=0.2732
bk0: 0a 25216i bk1: 0a 25220i bk2: 30a 25110i bk3: 32a 25074i bk4: 62a 25028i bk5: 64a 24906i bk6: 26a 25111i bk7: 30a 25084i bk8: 22a 25028i bk9: 30a 24964i bk10: 16a 25023i bk11: 6a 25162i bk12: 2a 25191i bk13: 2a 25192i bk14: 0a 25215i bk15: 2a 25199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0293838

========= L2 cache stats =========
L2_cache_bank[0]: Access = 274, Miss = 88, Miss_rate = 0.321, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 199, Miss = 69, Miss_rate = 0.347, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 241, Miss = 86, Miss_rate = 0.357, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 214, Miss = 73, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 229, Miss = 76, Miss_rate = 0.332, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 438, Miss = 75, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 203, Miss = 70, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 199, Miss = 78, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 195, Miss = 75, Miss_rate = 0.385, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 208, Miss = 78, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 201, Miss = 79, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 226, Miss = 83, Miss_rate = 0.367, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2827
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.3290
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 599
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=8313
icnt_total_pkts_simt_to_mem=4275
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 33.0194
	minimum = 6
	maximum = 243
Network latency average = 20.8599
	minimum = 6
	maximum = 161
Slowest packet = 3855
Flit latency average = 21.2923
	minimum = 6
	maximum = 160
Slowest flit = 10686
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.056549
	minimum = 0.0385144 (at node 8)
	maximum = 0.196011 (at node 20)
Accepted packet rate average = 0.056549
	minimum = 0.0385144 (at node 8)
	maximum = 0.196011 (at node 20)
Injected flit rate average = 0.103622
	minimum = 0.0687758 (at node 8)
	maximum = 0.251032 (at node 20)
Accepted flit rate average= 0.103622
	minimum = 0.0715268 (at node 8)
	maximum = 0.378267 (at node 20)
Injected packet length average = 1.83243
Accepted packet length average = 1.83243
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6913 (4 samples)
	minimum = 6 (4 samples)
	maximum = 86.5 (4 samples)
Network latency average = 12.1478 (4 samples)
	minimum = 6 (4 samples)
	maximum = 64.5 (4 samples)
Flit latency average = 11.4456 (4 samples)
	minimum = 6 (4 samples)
	maximum = 62.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0214354 (4 samples)
	minimum = 0.012852 (4 samples)
	maximum = 0.065175 (4 samples)
Accepted packet rate average = 0.0214354 (4 samples)
	minimum = 0.012852 (4 samples)
	maximum = 0.065175 (4 samples)
Injected flit rate average = 0.0448166 (4 samples)
	minimum = 0.0204174 (4 samples)
	maximum = 0.124541 (4 samples)
Accepted flit rate average = 0.0448166 (4 samples)
	minimum = 0.0250275 (4 samples)
	maximum = 0.136406 (4 samples)
Injected packet size average = 2.09077 (4 samples)
Accepted packet size average = 2.09077 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 106458 (inst/sec)
gpgpu_simulation_rate = 1123 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,19107)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(25,0,0) tid=(346,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(23,0,0) tid=(474,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(16,0,0) tid=(481,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (399,19107), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(400,19107)
GPGPU-Sim uArch: cycles simulated: 19607  inst.: 2130237 (ipc=640.9) sim_rate=112117 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:52:06 2019
GPGPU-Sim uArch: cycles simulated: 21107  inst.: 2145737 (ipc=168.0) sim_rate=107286 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:52:07 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(40,0,0) tid=(337,0,0)
GPGPU-Sim uArch: cycles simulated: 22107  inst.: 2161342 (ipc=117.2) sim_rate=102921 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:52:08 2019
GPGPU-Sim uArch: cycles simulated: 22607  inst.: 2169676 (ipc=102.8) sim_rate=98621 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:52:09 2019
GPGPU-Sim uArch: cycles simulated: 23607  inst.: 2186865 (ipc=83.8) sim_rate=95081 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:52:10 2019
GPGPU-Sim uArch: cycles simulated: 24107  inst.: 2196145 (ipc=77.3) sim_rate=91506 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:52:11 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5381,19107), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5382,19107)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5587,19107), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5588,19107)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5665,19107), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5666,19107)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5698,19107), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5699,19107)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5741,19107), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5742,19107)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5800,19107), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5801,19107)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5817,19107), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5818,19107)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5820,19107), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5821,19107)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(47,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5905,19107), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5906,19107)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5910,19107), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5911,19107)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5945,19107), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5946,19107)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5954,19107), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5955,19107)
GPGPU-Sim uArch: cycles simulated: 25107  inst.: 2272146 (ipc=77.1) sim_rate=90885 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:52:12 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6013,19107), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6014,19107)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6014,19107), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6015,19107)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6075,19107), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6076,19107)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6108,19107), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6109,19107)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6135,19107), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6136,19107)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6147,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6198,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6202,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6205,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6215,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6216,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6218,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6246,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6268,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6285,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6342,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6359,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6388,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6398,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6410,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6478,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6509,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6525,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6548,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6583,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6584,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6593,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6599,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6607,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6615,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6681,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6685,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6699,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(47,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6858,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6921,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 26107  inst.: 2336131 (ipc=75.2) sim_rate=89851 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:52:13 2019
GPGPU-Sim uArch: cycles simulated: 28607  inst.: 2350283 (ipc=56.9) sim_rate=87047 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:52:14 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9658,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10021,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10509,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10510,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10521,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10671,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10676,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10773,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10786,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10851,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10897,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11080,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11320,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11630,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11672,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11673
gpu_sim_insn = 547599
gpu_ipc =      46.9116
gpu_tot_sim_cycle = 30780
gpu_tot_sim_insn = 2357385
gpu_tot_ipc =      76.5882
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 2628
gpu_total_sim_rate=87310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101570
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0203
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 2953, Miss = 1090, Miss_rate = 0.369, Pending_hits = 261, Reservation_fails = 21
	L1D_cache_core[1]: Access = 3003, Miss = 1119, Miss_rate = 0.373, Pending_hits = 221, Reservation_fails = 207
	L1D_cache_core[2]: Access = 1928, Miss = 713, Miss_rate = 0.370, Pending_hits = 233, Reservation_fails = 29
	L1D_cache_core[3]: Access = 2746, Miss = 1033, Miss_rate = 0.376, Pending_hits = 240, Reservation_fails = 211
	L1D_cache_core[4]: Access = 1613, Miss = 618, Miss_rate = 0.383, Pending_hits = 205, Reservation_fails = 318
	L1D_cache_core[5]: Access = 2489, Miss = 961, Miss_rate = 0.386, Pending_hits = 266, Reservation_fails = 25
	L1D_cache_core[6]: Access = 1768, Miss = 680, Miss_rate = 0.385, Pending_hits = 198, Reservation_fails = 168
	L1D_cache_core[7]: Access = 2272, Miss = 874, Miss_rate = 0.385, Pending_hits = 216, Reservation_fails = 124
	L1D_cache_core[8]: Access = 2142, Miss = 833, Miss_rate = 0.389, Pending_hits = 187, Reservation_fails = 210
	L1D_cache_core[9]: Access = 2236, Miss = 862, Miss_rate = 0.386, Pending_hits = 206, Reservation_fails = 82
	L1D_cache_core[10]: Access = 2167, Miss = 816, Miss_rate = 0.377, Pending_hits = 200, Reservation_fails = 214
	L1D_cache_core[11]: Access = 2671, Miss = 1008, Miss_rate = 0.377, Pending_hits = 214, Reservation_fails = 493
	L1D_cache_core[12]: Access = 1562, Miss = 611, Miss_rate = 0.391, Pending_hits = 182, Reservation_fails = 298
	L1D_cache_core[13]: Access = 2322, Miss = 867, Miss_rate = 0.373, Pending_hits = 208, Reservation_fails = 238
	L1D_cache_core[14]: Access = 2321, Miss = 914, Miss_rate = 0.394, Pending_hits = 184, Reservation_fails = 294
	L1D_total_cache_accesses = 34193
	L1D_total_cache_misses = 12999
	L1D_total_cache_miss_rate = 0.3802
	L1D_total_cache_pending_hits = 3221
	L1D_total_cache_reservation_fails = 2932
	L1D_cache_data_port_util = 0.062
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 18795
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0255
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18315
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 99512
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
567, 161, 1064, 135, 541, 148, 1010, 148, 593, 135, 1010, 148, 135, 552, 578, 593, 120, 120, 133, 120, 133, 526, 146, 552, 120, 539, 133, 120, 120, 120, 120, 120, 148, 541, 541, 135, 148, 148, 135, 135, 128, 1029, 560, 128, 586, 128, 128, 128, 
gpgpu_n_tot_thrd_icount = 5699584
gpgpu_n_tot_w_icount = 178112
gpgpu_n_stall_shd_mem = 8077
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4417
gpgpu_n_mem_write_global = 9188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 180662
gpgpu_n_store_insn = 9298
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330833
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4666
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15885	W0_Idle:118605	W0_Scoreboard:268230	W1:93823	W2:8554	W3:415	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 35336 {8:4417,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 367520 {40:9188,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 600712 {136:4417,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73504 {8:9188,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 96 
maxdqlatency = 0 
maxmflatency = 518 
averagemflatency = 174 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 30779 
mrq_lat_table:2542 	105 	196 	276 	204 	82 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11390 	2229 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11935 	1112 	149 	139 	305 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2716 	1547 	166 	3 	0 	0 	0 	1 	6 	22 	465 	8694 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        20        18        20        23        48         6         5         0         3 
dram[1]:         2         1        14        14        31        31        17        16        18        28        33        24         4         8         2         2 
dram[2]:         2         3        14        14        31        29        32        21        42        53        52        27         3         5         1         3 
dram[3]:         1         3        14        16        34        29        23        18        44        12        12        46         7         3         2         1 
dram[4]:         1         1        14        16        33        28        17        25        41         8        12        16         4         4         2         1 
dram[5]:         1         2        14        16        33        28        17        30        20        31        41        44         2         2         2         3 
maximum service time to same row:
dram[0]:      5110      4556       949       951      2925      5403      2751      5441      2034      7547      8344      2766      3908      6160      1899      5412 
dram[1]:      1197      1132      5422      4122      3368      8394      3924      2096      1497      2417      3050      3210      2502      4014      3252      5500 
dram[2]:      4372      5021      4051      3453      4862      4239      2824      3521      7154      7746      5101      2094      6474      1249      5284      5287 
dram[3]:      5559      5913      3150      3919      5564      2332      2153      4277      5277      6622      2760      5835      1749      5495      4995      5477 
dram[4]:      1156      5276      2584      4052      5045      1701      2893      2999      3856      1841      2116      1176      6199      2833      6390      4416 
dram[5]:       962      5930      2842       919      5422      1757      1265      7616       887      2425      7950      3453      3575      6493      5310      5767 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.714286 17.000000  8.428572 23.333334 14.200000  9.375000  7.600000  3.000000  2.000000  2.000000  1.600000 
dram[1]:  1.666667  1.333333  4.200000  3.666667  7.400000  5.000000  8.428572 17.333334 14.200000  7.272727  6.545455  5.214286  1.700000  3.250000  1.250000  1.750000 
dram[2]:  1.500000  1.500000  4.250000  3.333333  6.333333  4.090909  8.142858  5.900000  7.777778 14.200000  8.111111 11.000000  1.777778  2.333333  1.250000  2.250000 
dram[3]:  1.000000  1.750000  2.875000  2.875000 10.250000  4.750000  8.500000  6.222222 12.600000 11.833333 17.500000 11.833333  2.428571  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  3.142857  3.125000  6.000000  8.500000  6.222222  8.285714  7.700000  9.375000 12.166667 13.600000  2.111111  2.200000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  6.666667  9.250000  6.000000 13.250000 11.000000 13.800000 18.000000  7.200000 12.333333  2.500000  1.500000  2.000000  3.000000 
average row locality = 3410/556 = 6.133093
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        16        35        33        36        33         4         5         0         0 
dram[1]:         0         0         0         0         1         1        20        16        32        35        31        31         4         4         0         0 
dram[2]:         0         0         0         0         1         2        18        16        32        33        33        35         4         6         0         0 
dram[3]:         0         0         0         0         2         0        16        17        30        34        34        33         5         2         0         0 
dram[4]:         0         0         0         0         2         0        16        19        37        34        35        33         4         2         0         0 
dram[5]:         0         0         0         0         2         1        17        17        33        34        33        35         4         2         0         0 
total reads: 1067
min_bank_accesses = 0!
chip skew: 182/173 = 1.05
average mf latency per bank:
dram[0]:        802       278       747       748      1869      1972       944       740       370       374       362       346       357       347       264       275
dram[1]:        171       282       650       580      1797      2124       789       774       351       365       389       330       330       344       280       280
dram[2]:         93       287       937       510      2046      1937       763       741       373       364       311       331       276      4457       277       279
dram[3]:        272       270       622       600      2005      1920       779       756       356       366       364       374       286       352       273       263
dram[4]:        278       269       620       581      1860      2207       763       764       347       368       355       351       310       278       274       273
dram[5]:        273       273       541       612      1984      1931       839       782       343       366       336       306       244       300       272       265
maximum mf latency per bank:
dram[0]:        314       278       389       316       410       357       321       408       295       323       325       339       297       327       268       298
dram[1]:        307       316       398       319       398       398       468       397       295       337       323       321       319       303       289       324
dram[2]:        279       316       386       419       511       493       389       511       316       362       299       355       318       518       302       317
dram[3]:        277       282       476       360       446       425       316       357       316       318       294       344       292       291       285       277
dram[4]:        289       280       449       460       365       366       366       357       333       336       308       304       332       287       279       286
dram[5]:        290       284       330       362       353       387       370       361       313       351       291       382       288       287       286       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40626 n_nop=39539 n_act=83 n_pre=67 n_req=558 n_rd=758 n_write=179 bw_util=0.04613
n_activity=6806 dram_eff=0.2753
bk0: 12a 40459i bk1: 4a 40568i bk2: 30a 40514i bk3: 32a 40432i bk4: 86a 40087i bk5: 76a 40147i bk6: 72a 40154i bk7: 86a 39977i bk8: 70a 39909i bk9: 76a 39775i bk10: 78a 39627i bk11: 86a 39462i bk12: 16a 40441i bk13: 14a 40348i bk14: 4a 40600i bk15: 16a 40464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0579678
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40626 n_nop=39455 n_act=103 n_pre=87 n_req=578 n_rd=806 n_write=175 bw_util=0.04829
n_activity=7114 dram_eff=0.2758
bk0: 10a 40514i bk1: 8a 40517i bk2: 42a 40407i bk3: 44a 40319i bk4: 72a 40283i bk5: 78a 40139i bk6: 78a 39997i bk7: 72a 40114i bk8: 78a 39796i bk9: 90a 39579i bk10: 82a 39565i bk11: 84a 39440i bk12: 26a 40191i bk13: 18a 40408i bk14: 10a 40472i bk15: 14a 40437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0721951
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40626 n_nop=39436 n_act=107 n_pre=91 n_req=586 n_rd=812 n_write=180 bw_util=0.04884
n_activity=7596 dram_eff=0.2612
bk0: 6a 40585i bk1: 24a 40375i bk2: 34a 40463i bk3: 40a 40313i bk4: 74a 40243i bk5: 86a 40005i bk6: 78a 39939i bk7: 86a 39910i bk8: 76a 39672i bk9: 76a 39749i bk10: 80a 39581i bk11: 84a 39667i bk12: 24a 40252i bk13: 16a 40323i bk14: 10a 40499i bk15: 18a 40473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0776104
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40626 n_nop=39527 n_act=89 n_pre=73 n_req=555 n_rd=764 n_write=173 bw_util=0.04613
n_activity=7012 dram_eff=0.2673
bk0: 4a 40582i bk1: 14a 40520i bk2: 46a 40265i bk3: 46a 40259i bk4: 78a 40317i bk5: 76a 40121i bk6: 70a 40081i bk7: 78a 39974i bk8: 66a 39787i bk9: 74a 39791i bk10: 72a 39833i bk11: 76a 39646i bk12: 24a 40267i bk13: 16a 40375i bk14: 12a 40490i bk15: 12a 40550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0722444
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40626 n_nop=39480 n_act=96 n_pre=80 n_req=576 n_rd=788 n_write=182 bw_util=0.04775
n_activity=7238 dram_eff=0.268
bk0: 4a 40583i bk1: 6a 40587i bk2: 44a 40367i bk3: 50a 40268i bk4: 80a 40207i bk5: 68a 40267i bk6: 80a 39878i bk7: 78a 40116i bk8: 80a 39642i bk9: 82a 39678i bk10: 76a 39722i bk11: 70a 39737i bk12: 30a 40271i bk13: 18a 40378i bk14: 10a 40498i bk15: 12a 40517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0595185
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40626 n_nop=39550 n_act=78 n_pre=62 n_req=557 n_rd=758 n_write=178 bw_util=0.04608
n_activity=7055 dram_eff=0.2653
bk0: 12a 40498i bk1: 12a 40504i bk2: 46a 40287i bk3: 40a 40413i bk4: 70a 40347i bk5: 82a 40123i bk6: 72a 40137i bk7: 76a 39985i bk8: 72a 39859i bk9: 76a 39852i bk10: 78a 39594i bk11: 78a 39609i bk12: 12a 40473i bk13: 8a 40503i bk14: 12a 40520i bk15: 12a 40560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0607739

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1190, Miss = 184, Miss_rate = 0.155, Pending_hits = 13, Reservation_fails = 227
L2_cache_bank[1]: Access = 1130, Miss = 195, Miss_rate = 0.173, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1123, Miss = 199, Miss_rate = 0.177, Pending_hits = 8, Reservation_fails = 114
L2_cache_bank[3]: Access = 1136, Miss = 204, Miss_rate = 0.180, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 1132, Miss = 191, Miss_rate = 0.169, Pending_hits = 15, Reservation_fails = 179
L2_cache_bank[5]: Access = 1362, Miss = 215, Miss_rate = 0.158, Pending_hits = 9, Reservation_fails = 100
L2_cache_bank[6]: Access = 1120, Miss = 186, Miss_rate = 0.166, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1092, Miss = 196, Miss_rate = 0.179, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 1127, Miss = 202, Miss_rate = 0.179, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 1109, Miss = 192, Miss_rate = 0.173, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[10]: Access = 1082, Miss = 187, Miss_rate = 0.173, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1107, Miss = 192, Miss_rate = 0.173, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 13710
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1709
L2_total_cache_pending_hits = 104
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=31768
icnt_total_pkts_simt_to_mem=22898
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.50037
	minimum = 6
	maximum = 62
Network latency average = 9.07213
	minimum = 6
	maximum = 57
Slowest packet = 6258
Flit latency average = 8.3508
	minimum = 6
	maximum = 53
Slowest flit = 13698
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0690609
	minimum = 0.0441189 (at node 12)
	maximum = 0.0800994 (at node 1)
Accepted packet rate average = 0.0690609
	minimum = 0.0441189 (at node 12)
	maximum = 0.0800994 (at node 1)
Injected flit rate average = 0.133508
	minimum = 0.0739313 (at node 12)
	maximum = 0.175105 (at node 20)
Accepted flit rate average= 0.133508
	minimum = 0.101345 (at node 12)
	maximum = 0.165424 (at node 1)
Injected packet length average = 1.9332
Accepted packet length average = 1.9332
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4531 (5 samples)
	minimum = 6 (5 samples)
	maximum = 81.6 (5 samples)
Network latency average = 11.5327 (5 samples)
	minimum = 6 (5 samples)
	maximum = 63 (5 samples)
Flit latency average = 10.8266 (5 samples)
	minimum = 6 (5 samples)
	maximum = 60.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0309605 (5 samples)
	minimum = 0.0191054 (5 samples)
	maximum = 0.0681599 (5 samples)
Accepted packet rate average = 0.0309605 (5 samples)
	minimum = 0.0191054 (5 samples)
	maximum = 0.0681599 (5 samples)
Injected flit rate average = 0.0625549 (5 samples)
	minimum = 0.0311202 (5 samples)
	maximum = 0.134654 (5 samples)
Accepted flit rate average = 0.0625549 (5 samples)
	minimum = 0.040291 (5 samples)
	maximum = 0.14221 (5 samples)
Injected packet size average = 2.02047 (5 samples)
Accepted packet size average = 2.02047 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 87310 (inst/sec)
gpgpu_simulation_rate = 1140 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,30780)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,30780)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,30780)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,30780)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,30780)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,30780)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,30780)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,30780)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,30780)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,30780)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,30780)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,30780)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,30780)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,30780)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,30780)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,30780)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,30780)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,30780)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,30780)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,30780)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,30780)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,30780)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,30780)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,30780)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,30780)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,30780)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,30780)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,30780)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,30780)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,30780)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,30780)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,30780)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,30780)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,30780)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,30780)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,30780)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,30780)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,30780)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,30780)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,30780)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,30780)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,30780)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,30780)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,30780)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,30780)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(2,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(5,0,0) tid=(335,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(41,0,0) tid=(463,0,0)
GPGPU-Sim uArch: cycles simulated: 31280  inst.: 2662651 (ipc=610.5) sim_rate=91815 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:52:16 2019
GPGPU-Sim uArch: cycles simulated: 31780  inst.: 2677871 (ipc=320.5) sim_rate=89262 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:52:17 2019
GPGPU-Sim uArch: cycles simulated: 32280  inst.: 2687513 (ipc=220.1) sim_rate=86693 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:52:18 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1741,30780), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1742,30780)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1760,30780), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1761,30780)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1768,30780), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1769,30780)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1825,30780), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1826,30780)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1879,30780), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1880,30780)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(49,0,0) tid=(386,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1918,30780), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1919,30780)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1933,30780), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1934,30780)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2029,30780), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2030,30780)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2120,30780), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2121,30780)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2203,30780), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2204,30780)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2223,30780), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2224,30780)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2276,30780), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2277,30780)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2290,30780), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2291,30780)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2292,30780), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2293,30780)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2345,30780), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2346,30780)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2354,30780), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2355,30780)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2360,30780), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2361,30780)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2455,30780), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2456,30780)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2482,30780), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 33280  inst.: 2772031 (ipc=165.9) sim_rate=86625 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:52:19 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2593,30780), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2628,30780), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2670,30780), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2707,30780), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2715,30780), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2731,30780), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2760,30780), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2772,30780), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2778,30780), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2920,30780), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2925,30780), 1 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(60,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2991,30780), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 33780  inst.: 2803418 (ipc=148.7) sim_rate=84952 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:52:20 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3068,30780), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3098,30780), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3125,30780), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3126,30780), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3250,30780), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3252,30780), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3312,30780), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3318,30780), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3399,30780), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3458,30780), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3704,30780), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3740,30780), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3743,30780), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3851,30780), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3878,30780), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3904,30780), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3906,30780), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3911,30780), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3929,30780), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3964,30780), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3990,30780), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 34780  inst.: 2847675 (ipc=122.6) sim_rate=83755 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:52:21 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4029,30780), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4035,30780), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4047,30780), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4080,30780), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4092,30780), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4113,30780), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4166,30780), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4202,30780), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4263,30780), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4284,30780), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4324,30780), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 12.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 4325
gpu_sim_insn = 492696
gpu_ipc =     113.9182
gpu_tot_sim_cycle = 35105
gpu_tot_sim_insn = 2850081
gpu_tot_ipc =      81.1873
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 2902
gpu_total_sim_rate=83825

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 115500
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 3345, Miss = 1388, Miss_rate = 0.415, Pending_hits = 314, Reservation_fails = 2640
	L1D_cache_core[1]: Access = 3315, Miss = 1353, Miss_rate = 0.408, Pending_hits = 265, Reservation_fails = 2455
	L1D_cache_core[2]: Access = 2244, Miss = 959, Miss_rate = 0.427, Pending_hits = 277, Reservation_fails = 2798
	L1D_cache_core[3]: Access = 3102, Miss = 1305, Miss_rate = 0.421, Pending_hits = 290, Reservation_fails = 2740
	L1D_cache_core[4]: Access = 1925, Miss = 856, Miss_rate = 0.445, Pending_hits = 249, Reservation_fails = 2560
	L1D_cache_core[5]: Access = 2725, Miss = 1140, Miss_rate = 0.418, Pending_hits = 302, Reservation_fails = 2651
	L1D_cache_core[6]: Access = 2168, Miss = 983, Miss_rate = 0.453, Pending_hits = 249, Reservation_fails = 2821
	L1D_cache_core[7]: Access = 2588, Miss = 1119, Miss_rate = 0.432, Pending_hits = 259, Reservation_fails = 2756
	L1D_cache_core[8]: Access = 2458, Miss = 1079, Miss_rate = 0.439, Pending_hits = 231, Reservation_fails = 3056
	L1D_cache_core[9]: Access = 2632, Miss = 1163, Miss_rate = 0.442, Pending_hits = 263, Reservation_fails = 2622
	L1D_cache_core[10]: Access = 2483, Miss = 1059, Miss_rate = 0.427, Pending_hits = 243, Reservation_fails = 2532
	L1D_cache_core[11]: Access = 2891, Miss = 1172, Miss_rate = 0.405, Pending_hits = 250, Reservation_fails = 2850
	L1D_cache_core[12]: Access = 1958, Miss = 913, Miss_rate = 0.466, Pending_hits = 237, Reservation_fails = 3110
	L1D_cache_core[13]: Access = 2638, Miss = 1108, Miss_rate = 0.420, Pending_hits = 252, Reservation_fails = 2652
	L1D_cache_core[14]: Access = 2633, Miss = 1151, Miss_rate = 0.437, Pending_hits = 228, Reservation_fails = 3209
	L1D_total_cache_accesses = 39105
	L1D_total_cache_misses = 16748
	L1D_total_cache_miss_rate = 0.4283
	L1D_total_cache_pending_hits = 3909
	L1D_total_cache_reservation_fails = 41452
	L1D_cache_data_port_util = 0.053
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 23737
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0202
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17395
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3091
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23257
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38361
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 113442
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
623, 217, 1107, 191, 597, 204, 1053, 204, 649, 191, 1066, 204, 191, 608, 634, 649, 176, 176, 189, 176, 189, 582, 202, 608, 176, 595, 189, 176, 176, 176, 176, 176, 176, 569, 569, 163, 176, 176, 163, 163, 156, 1057, 588, 156, 614, 156, 156, 156, 
gpgpu_n_tot_thrd_icount = 6588480
gpgpu_n_tot_w_icount = 205890
gpgpu_n_stall_shd_mem = 46597
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4719
gpgpu_n_mem_write_global = 13100
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 212662
gpgpu_n_store_insn = 23514
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 405751
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43186
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:80296	W0_Idle:135361	W0_Scoreboard:279235	W1:94941	W2:11024	W3:3366	W4:2444	W5:1976	W6:949	W7:572	W8:169	W9:65	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:90384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37752 {8:4719,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524000 {40:13100,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 641784 {136:4719,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104800 {8:13100,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 96 
maxdqlatency = 0 
maxmflatency = 628 
averagemflatency = 208 
max_icnt2mem_latency = 498 
max_icnt2sh_latency = 35104 
mrq_lat_table:2542 	105 	196 	276 	204 	82 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12280 	5481 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12306 	1241 	260 	428 	2608 	1081 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2862 	1692 	177 	3 	0 	0 	0 	1 	6 	22 	465 	10344 	2262 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        20        18        20        23        48         6         5         0         3 
dram[1]:         2         1        14        14        31        31        17        16        18        28        33        24         4         8         2         2 
dram[2]:         2         3        14        14        31        29        32        21        42        53        52        27         3         5         1         3 
dram[3]:         1         3        14        16        34        29        23        18        44        12        12        46         7         3         2         1 
dram[4]:         1         1        14        16        33        28        17        25        41         8        12        16         4         4         2         1 
dram[5]:         1         2        14        16        33        28        17        30        20        31        41        44         2         2         2         3 
maximum service time to same row:
dram[0]:      5110      4556       949       951      2925      5403      2751      5441      2034      7547      8344      2766      3908      6160      1899      5412 
dram[1]:      1197      1132      5422      4122      3368      8394      3924      2096      1497      2417      3050      3210      2502      4014      3252      5500 
dram[2]:      4372      5021      4051      3453      4862      4239      2824      3521      7154      7746      5101      2094      6474      1249      5284      5287 
dram[3]:      5559      5913      3150      3919      5564      2332      2153      4277      5277      6622      2760      5835      1749      5495      4995      5477 
dram[4]:      1156      5276      2584      4052      5045      1701      2893      2999      3856      1841      2116      1176      6199      2833      6390      4416 
dram[5]:       962      5930      2842       919      5422      1757      1265      7616       887      2425      7950      3453      3575      6493      5310      5767 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.714286 17.000000  8.428572 23.333334 14.200000  9.375000  7.600000  3.000000  2.000000  2.000000  1.600000 
dram[1]:  1.666667  1.333333  4.200000  3.666667  7.400000  5.000000  8.428572 17.333334 14.200000  7.272727  6.545455  5.214286  1.700000  3.250000  1.250000  1.750000 
dram[2]:  1.500000  1.500000  4.250000  3.333333  6.333333  4.090909  8.142858  5.900000  7.777778 14.200000  8.111111 11.000000  1.777778  2.333333  1.250000  2.250000 
dram[3]:  1.000000  1.750000  2.875000  2.875000 10.250000  4.750000  8.500000  6.222222 12.600000 11.833333 17.500000 11.833333  2.428571  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  3.142857  3.125000  6.000000  8.500000  6.222222  8.285714  7.700000  9.375000 12.166667 13.600000  2.111111  2.200000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  6.666667  9.250000  6.000000 13.250000 11.000000 13.800000 18.000000  7.200000 12.333333  2.500000  1.500000  2.000000  3.000000 
average row locality = 3410/556 = 6.133093
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        16        35        33        36        33         4         5         0         0 
dram[1]:         0         0         0         0         1         1        20        16        32        35        31        31         4         4         0         0 
dram[2]:         0         0         0         0         1         2        18        16        32        33        33        35         4         6         0         0 
dram[3]:         0         0         0         0         2         0        16        17        30        34        34        33         5         2         0         0 
dram[4]:         0         0         0         0         2         0        16        19        37        34        35        33         4         2         0         0 
dram[5]:         0         0         0         0         2         1        17        17        33        34        33        35         4         2         0         0 
total reads: 1067
min_bank_accesses = 0!
chip skew: 182/173 = 1.05
average mf latency per bank:
dram[0]:        802       278      1858      1853      2919      3050      1296      1137       370       374       362       346       357       347       264       275
dram[1]:        171       282      1427      1278      3074      3193      1170      1140       351       365       389       330       330       344       280       280
dram[2]:         93       287      1915      1567      3255      3136      1161      1132       373       364       311       331       276     28123       277       279
dram[3]:        272       270      1443      1417      3273      3145      1133      1075       356       366       364       374       286       352       273       263
dram[4]:        278       269      1636      1484      2901      3462      1083      1077       347       368       355       351       310       278       274       273
dram[5]:        273       273      1188      1492      3160      2937      1205      1123       343       366       336       306       244       300       272       265
maximum mf latency per bank:
dram[0]:        314       278       419       403       451       451       409       516       295       323       325       339       297       327       268       298
dram[1]:        307       316       451       448       541       448       520       468       295       337       323       321       319       303       289       324
dram[2]:        279       316       448       493       589       628       535       585       316       362       299       355       318       628       302       317
dram[3]:        277       282       544       467       579       622       364       409       316       318       294       344       292       291       285       277
dram[4]:        289       280       580       577       520       401       437       447       333       336       308       304       332       287       279       286
dram[5]:        290       284       401       420       460       439       427       449       313       351       291       382       288       287       286       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46334 n_nop=45247 n_act=83 n_pre=67 n_req=558 n_rd=758 n_write=179 bw_util=0.04045
n_activity=6806 dram_eff=0.2753
bk0: 12a 46167i bk1: 4a 46276i bk2: 30a 46222i bk3: 32a 46140i bk4: 86a 45795i bk5: 76a 45855i bk6: 72a 45862i bk7: 86a 45685i bk8: 70a 45617i bk9: 76a 45483i bk10: 78a 45335i bk11: 86a 45170i bk12: 16a 46149i bk13: 14a 46056i bk14: 4a 46308i bk15: 16a 46172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0508266
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46334 n_nop=45163 n_act=103 n_pre=87 n_req=578 n_rd=806 n_write=175 bw_util=0.04234
n_activity=7114 dram_eff=0.2758
bk0: 10a 46222i bk1: 8a 46225i bk2: 42a 46115i bk3: 44a 46027i bk4: 72a 45991i bk5: 78a 45847i bk6: 78a 45705i bk7: 72a 45822i bk8: 78a 45504i bk9: 90a 45287i bk10: 82a 45273i bk11: 84a 45148i bk12: 26a 45899i bk13: 18a 46116i bk14: 10a 46180i bk15: 14a 46145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0633013
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46334 n_nop=45144 n_act=107 n_pre=91 n_req=586 n_rd=812 n_write=180 bw_util=0.04282
n_activity=7596 dram_eff=0.2612
bk0: 6a 46293i bk1: 24a 46083i bk2: 34a 46171i bk3: 40a 46021i bk4: 74a 45951i bk5: 86a 45713i bk6: 78a 45647i bk7: 86a 45618i bk8: 76a 45380i bk9: 76a 45457i bk10: 80a 45289i bk11: 84a 45375i bk12: 24a 45960i bk13: 16a 46031i bk14: 10a 46207i bk15: 18a 46181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0680494
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46334 n_nop=45235 n_act=89 n_pre=73 n_req=555 n_rd=764 n_write=173 bw_util=0.04045
n_activity=7012 dram_eff=0.2673
bk0: 4a 46290i bk1: 14a 46228i bk2: 46a 45973i bk3: 46a 45967i bk4: 78a 46025i bk5: 76a 45829i bk6: 70a 45789i bk7: 78a 45682i bk8: 66a 45495i bk9: 74a 45499i bk10: 72a 45541i bk11: 76a 45354i bk12: 24a 45975i bk13: 16a 46083i bk14: 12a 46198i bk15: 12a 46258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0633444
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46334 n_nop=45188 n_act=96 n_pre=80 n_req=576 n_rd=788 n_write=182 bw_util=0.04187
n_activity=7238 dram_eff=0.268
bk0: 4a 46291i bk1: 6a 46295i bk2: 44a 46075i bk3: 50a 45976i bk4: 80a 45915i bk5: 68a 45975i bk6: 80a 45586i bk7: 78a 45824i bk8: 80a 45350i bk9: 82a 45386i bk10: 76a 45430i bk11: 70a 45445i bk12: 30a 45979i bk13: 18a 46086i bk14: 10a 46206i bk15: 12a 46225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0521863
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46334 n_nop=45258 n_act=78 n_pre=62 n_req=557 n_rd=758 n_write=178 bw_util=0.0404
n_activity=7055 dram_eff=0.2653
bk0: 12a 46206i bk1: 12a 46212i bk2: 46a 45995i bk3: 40a 46121i bk4: 70a 46055i bk5: 82a 45831i bk6: 72a 45845i bk7: 76a 45693i bk8: 72a 45567i bk9: 76a 45560i bk10: 78a 45302i bk11: 78a 45317i bk12: 12a 46181i bk13: 8a 46211i bk14: 12a 46228i bk15: 12a 46268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.053287

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1456, Miss = 184, Miss_rate = 0.126, Pending_hits = 13, Reservation_fails = 227
L2_cache_bank[1]: Access = 1401, Miss = 195, Miss_rate = 0.139, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1392, Miss = 199, Miss_rate = 0.143, Pending_hits = 8, Reservation_fails = 114
L2_cache_bank[3]: Access = 1399, Miss = 204, Miss_rate = 0.146, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 1395, Miss = 191, Miss_rate = 0.137, Pending_hits = 15, Reservation_fails = 179
L2_cache_bank[5]: Access = 2608, Miss = 215, Miss_rate = 0.082, Pending_hits = 9, Reservation_fails = 100
L2_cache_bank[6]: Access = 1391, Miss = 186, Miss_rate = 0.134, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1365, Miss = 196, Miss_rate = 0.144, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 1395, Miss = 202, Miss_rate = 0.145, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 1387, Miss = 192, Miss_rate = 0.138, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[10]: Access = 1352, Miss = 187, Miss_rate = 0.138, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1383, Miss = 192, Miss_rate = 0.139, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 17924
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1307
L2_total_cache_pending_hits = 104
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12033
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=37190
icnt_total_pkts_simt_to_mem=31024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.8848
	minimum = 6
	maximum = 328
Network latency average = 28.7528
	minimum = 6
	maximum = 182
Slowest packet = 27917
Flit latency average = 33.1526
	minimum = 6
	maximum = 181
Slowest flit = 56404
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.072173
	minimum = 0.0425434 (at node 11)
	maximum = 0.288092 (at node 20)
Accepted packet rate average = 0.072173
	minimum = 0.0425434 (at node 11)
	maximum = 0.288092 (at node 20)
Injected flit rate average = 0.116018
	minimum = 0.0823121 (at node 11)
	maximum = 0.310289 (at node 20)
Accepted flit rate average= 0.116018
	minimum = 0.0536416 (at node 11)
	maximum = 0.570636 (at node 20)
Injected packet length average = 1.6075
Accepted packet length average = 1.6075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6917 (6 samples)
	minimum = 6 (6 samples)
	maximum = 122.667 (6 samples)
Network latency average = 14.4027 (6 samples)
	minimum = 6 (6 samples)
	maximum = 82.8333 (6 samples)
Flit latency average = 14.5476 (6 samples)
	minimum = 6 (6 samples)
	maximum = 80.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0378293 (6 samples)
	minimum = 0.0230117 (6 samples)
	maximum = 0.104815 (6 samples)
Accepted packet rate average = 0.0378293 (6 samples)
	minimum = 0.0230117 (6 samples)
	maximum = 0.104815 (6 samples)
Injected flit rate average = 0.0714654 (6 samples)
	minimum = 0.0396522 (6 samples)
	maximum = 0.163926 (6 samples)
Accepted flit rate average = 0.0714654 (6 samples)
	minimum = 0.0425161 (6 samples)
	maximum = 0.213614 (6 samples)
Injected packet size average = 1.88916 (6 samples)
Accepted packet size average = 1.88916 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 83825 (inst/sec)
gpgpu_simulation_rate = 1032 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,35105)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,35105)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,35105)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,35105)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,35105)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,35105)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,35105)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,35105)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,35105)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,35105)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,35105)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,35105)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,35105)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,35105)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,35105)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,35105)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,35105)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,35105)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,35105)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,35105)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,35105)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,35105)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,35105)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,35105)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,35105)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,35105)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,35105)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,35105)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,35105)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,35105)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,35105)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,35105)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,35105)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,35105)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,35105)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,35105)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,35105)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,35105)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,35105)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,35105)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,35105)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,35105)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,35105)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,35105)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,35105)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(2,0,0) tid=(469,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(11,0,0) tid=(405,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(44,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 35605  inst.: 3151718 (ipc=603.3) sim_rate=87547 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:52:23 2019
GPGPU-Sim uArch: cycles simulated: 36105  inst.: 3162096 (ipc=312.0) sim_rate=85462 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:52:24 2019
GPGPU-Sim uArch: cycles simulated: 36605  inst.: 3168979 (ipc=212.6) sim_rate=83394 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:52:25 2019
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(5,0,0) tid=(331,0,0)
GPGPU-Sim uArch: cycles simulated: 37105  inst.: 3174425 (ipc=162.2) sim_rate=81395 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:52:26 2019
GPGPU-Sim uArch: cycles simulated: 37605  inst.: 3179707 (ipc=131.9) sim_rate=79492 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:52:27 2019
GPGPU-Sim uArch: cycles simulated: 38105  inst.: 3186435 (ipc=112.1) sim_rate=77717 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:52:28 2019
GPGPU-Sim uArch: cycles simulated: 38605  inst.: 3193353 (ipc=98.1) sim_rate=76032 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:52:29 2019
GPGPU-Sim uArch: cycles simulated: 39105  inst.: 3200733 (ipc=87.7) sim_rate=74435 (inst/sec) elapsed = 0:0:00:43 / Tue Apr 16 16:52:30 2019
GPGPU-Sim uArch: cycles simulated: 39605  inst.: 3207470 (ipc=79.4) sim_rate=72897 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:52:31 2019
GPGPU-Sim uArch: cycles simulated: 40605  inst.: 3222991 (ipc=67.8) sim_rate=71622 (inst/sec) elapsed = 0:0:00:45 / Tue Apr 16 16:52:32 2019
GPGPU-Sim uArch: cycles simulated: 41105  inst.: 3232134 (ipc=63.7) sim_rate=70263 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:52:33 2019
GPGPU-Sim uArch: cycles simulated: 41605  inst.: 3241253 (ipc=60.2) sim_rate=68962 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:52:34 2019
GPGPU-Sim uArch: cycles simulated: 42105  inst.: 3250006 (ipc=57.1) sim_rate=67708 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:52:35 2019
GPGPU-Sim uArch: cycles simulated: 43105  inst.: 3266381 (ipc=52.0) sim_rate=66660 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:52:36 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(29,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 43605  inst.: 3274661 (ipc=50.0) sim_rate=65493 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:52:37 2019
GPGPU-Sim uArch: cycles simulated: 44105  inst.: 3283559 (ipc=48.2) sim_rate=64383 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:52:38 2019
GPGPU-Sim uArch: cycles simulated: 44605  inst.: 3292733 (ipc=46.6) sim_rate=63321 (inst/sec) elapsed = 0:0:00:52 / Tue Apr 16 16:52:39 2019
GPGPU-Sim uArch: cycles simulated: 45605  inst.: 3310012 (ipc=43.8) sim_rate=62453 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:52:40 2019
GPGPU-Sim uArch: cycles simulated: 46105  inst.: 3319678 (ipc=42.7) sim_rate=61475 (inst/sec) elapsed = 0:0:00:54 / Tue Apr 16 16:52:41 2019
GPGPU-Sim uArch: cycles simulated: 46605  inst.: 3329019 (ipc=41.6) sim_rate=60527 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:52:42 2019
GPGPU-Sim uArch: cycles simulated: 47105  inst.: 3338285 (ipc=40.7) sim_rate=59612 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:52:43 2019
GPGPU-Sim uArch: cycles simulated: 47605  inst.: 3346623 (ipc=39.7) sim_rate=58712 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:52:44 2019
GPGPU-Sim uArch: cycles simulated: 48105  inst.: 3354691 (ipc=38.8) sim_rate=57839 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:52:45 2019
GPGPU-Sim uArch: cycles simulated: 48605  inst.: 3363192 (ipc=38.0) sim_rate=57003 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:52:46 2019
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(19,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 49605  inst.: 3381054 (ipc=36.6) sim_rate=56350 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:52:47 2019
GPGPU-Sim uArch: cycles simulated: 50105  inst.: 3389503 (ipc=36.0) sim_rate=55565 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:52:48 2019
GPGPU-Sim uArch: cycles simulated: 50605  inst.: 3398116 (ipc=35.4) sim_rate=54808 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:52:49 2019
GPGPU-Sim uArch: cycles simulated: 51105  inst.: 3406506 (ipc=34.8) sim_rate=54071 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:52:50 2019
GPGPU-Sim uArch: cycles simulated: 51605  inst.: 3416178 (ipc=34.3) sim_rate=53377 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:52:51 2019
GPGPU-Sim uArch: cycles simulated: 52605  inst.: 3433115 (ipc=33.3) sim_rate=52817 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:52:52 2019
GPGPU-Sim uArch: cycles simulated: 53105  inst.: 3441961 (ipc=32.9) sim_rate=52150 (inst/sec) elapsed = 0:0:01:06 / Tue Apr 16 16:52:53 2019
GPGPU-Sim uArch: cycles simulated: 53605  inst.: 3450681 (ipc=32.5) sim_rate=51502 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:52:54 2019
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(13,0,0) tid=(452,0,0)
GPGPU-Sim uArch: cycles simulated: 54605  inst.: 3466997 (ipc=31.6) sim_rate=50985 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:52:55 2019
GPGPU-Sim uArch: cycles simulated: 55105  inst.: 3475165 (ipc=31.3) sim_rate=50364 (inst/sec) elapsed = 0:0:01:09 / Tue Apr 16 16:52:56 2019
GPGPU-Sim uArch: cycles simulated: 55605  inst.: 3483047 (ipc=30.9) sim_rate=49757 (inst/sec) elapsed = 0:0:01:10 / Tue Apr 16 16:52:57 2019
GPGPU-Sim uArch: cycles simulated: 56605  inst.: 3500293 (ipc=30.2) sim_rate=49299 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:52:58 2019
GPGPU-Sim uArch: cycles simulated: 57105  inst.: 3509698 (ipc=30.0) sim_rate=48745 (inst/sec) elapsed = 0:0:01:12 / Tue Apr 16 16:52:59 2019
GPGPU-Sim uArch: cycles simulated: 57605  inst.: 3518015 (ipc=29.7) sim_rate=48191 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:53:00 2019
GPGPU-Sim uArch: cycles simulated: 58105  inst.: 3526467 (ipc=29.4) sim_rate=47654 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:53:01 2019
GPGPU-Sim uArch: cycles simulated: 58605  inst.: 3535693 (ipc=29.2) sim_rate=47142 (inst/sec) elapsed = 0:0:01:15 / Tue Apr 16 16:53:02 2019
GPGPU-Sim uArch: cycles simulated: 59105  inst.: 3544479 (ipc=28.9) sim_rate=46637 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:53:03 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(19,0,0) tid=(407,0,0)
GPGPU-Sim uArch: cycles simulated: 60105  inst.: 3560860 (ipc=28.4) sim_rate=46244 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:53:04 2019
GPGPU-Sim uArch: cycles simulated: 60605  inst.: 3569387 (ipc=28.2) sim_rate=45761 (inst/sec) elapsed = 0:0:01:18 / Tue Apr 16 16:53:05 2019
GPGPU-Sim uArch: cycles simulated: 61105  inst.: 3578270 (ipc=28.0) sim_rate=45294 (inst/sec) elapsed = 0:0:01:19 / Tue Apr 16 16:53:06 2019
GPGPU-Sim uArch: cycles simulated: 62105  inst.: 3594199 (ipc=27.6) sim_rate=44927 (inst/sec) elapsed = 0:0:01:20 / Tue Apr 16 16:53:07 2019
GPGPU-Sim uArch: cycles simulated: 62605  inst.: 3602612 (ipc=27.4) sim_rate=44476 (inst/sec) elapsed = 0:0:01:21 / Tue Apr 16 16:53:08 2019
GPGPU-Sim uArch: cycles simulated: 63605  inst.: 3617695 (ipc=26.9) sim_rate=44118 (inst/sec) elapsed = 0:0:01:22 / Tue Apr 16 16:53:09 2019
GPGPU-Sim uArch: cycles simulated: 64105  inst.: 3626026 (ipc=26.8) sim_rate=43687 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:53:10 2019
GPGPU-Sim uArch: cycles simulated: 64605  inst.: 3633787 (ipc=26.6) sim_rate=43259 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:53:11 2019
GPGPU-Sim uArch: cycles simulated: 65605  inst.: 3650135 (ipc=26.2) sim_rate=42942 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:53:12 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(9,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 66105  inst.: 3658720 (ipc=26.1) sim_rate=42543 (inst/sec) elapsed = 0:0:01:26 / Tue Apr 16 16:53:13 2019
GPGPU-Sim uArch: cycles simulated: 66605  inst.: 3665573 (ipc=25.9) sim_rate=42133 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:53:14 2019
GPGPU-Sim uArch: cycles simulated: 67605  inst.: 3684257 (ipc=25.7) sim_rate=41866 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:53:15 2019
GPGPU-Sim uArch: cycles simulated: 68105  inst.: 3692446 (ipc=25.5) sim_rate=41488 (inst/sec) elapsed = 0:0:01:29 / Tue Apr 16 16:53:16 2019
GPGPU-Sim uArch: cycles simulated: 68605  inst.: 3700526 (ipc=25.4) sim_rate=41116 (inst/sec) elapsed = 0:0:01:30 / Tue Apr 16 16:53:17 2019
GPGPU-Sim uArch: cycles simulated: 69105  inst.: 3710186 (ipc=25.3) sim_rate=40771 (inst/sec) elapsed = 0:0:01:31 / Tue Apr 16 16:53:18 2019
GPGPU-Sim uArch: cycles simulated: 70105  inst.: 3727526 (ipc=25.1) sim_rate=40516 (inst/sec) elapsed = 0:0:01:32 / Tue Apr 16 16:53:19 2019
GPGPU-Sim uArch: cycles simulated: 70605  inst.: 3735451 (ipc=24.9) sim_rate=40166 (inst/sec) elapsed = 0:0:01:33 / Tue Apr 16 16:53:20 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35720,35105), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(35721,35105)
GPGPU-Sim uArch: cycles simulated: 71105  inst.: 3746801 (ipc=24.9) sim_rate=39859 (inst/sec) elapsed = 0:0:01:34 / Tue Apr 16 16:53:21 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(39,0,0) tid=(284,0,0)
GPGPU-Sim uArch: cycles simulated: 72105  inst.: 3765333 (ipc=24.7) sim_rate=39635 (inst/sec) elapsed = 0:0:01:35 / Tue Apr 16 16:53:22 2019
GPGPU-Sim uArch: cycles simulated: 72605  inst.: 3774204 (ipc=24.6) sim_rate=39314 (inst/sec) elapsed = 0:0:01:36 / Tue Apr 16 16:53:23 2019
GPGPU-Sim uArch: cycles simulated: 73105  inst.: 3782570 (ipc=24.5) sim_rate=38995 (inst/sec) elapsed = 0:0:01:37 / Tue Apr 16 16:53:24 2019
GPGPU-Sim uArch: cycles simulated: 74105  inst.: 3800841 (ipc=24.4) sim_rate=38784 (inst/sec) elapsed = 0:0:01:38 / Tue Apr 16 16:53:25 2019
GPGPU-Sim uArch: cycles simulated: 74605  inst.: 3810634 (ipc=24.3) sim_rate=38491 (inst/sec) elapsed = 0:0:01:39 / Tue Apr 16 16:53:26 2019
GPGPU-Sim uArch: cycles simulated: 75105  inst.: 3819140 (ipc=24.2) sim_rate=38191 (inst/sec) elapsed = 0:0:01:40 / Tue Apr 16 16:53:27 2019
GPGPU-Sim uArch: cycles simulated: 76105  inst.: 3835854 (ipc=24.0) sim_rate=37978 (inst/sec) elapsed = 0:0:01:41 / Tue Apr 16 16:53:28 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (41438,35105), 2 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(23,0,0) tid=(311,0,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(41439,35105)
GPGPU-Sim uArch: cycles simulated: 76605  inst.: 3847733 (ipc=24.0) sim_rate=37722 (inst/sec) elapsed = 0:0:01:42 / Tue Apr 16 16:53:29 2019
GPGPU-Sim uArch: cycles simulated: 77605  inst.: 3867946 (ipc=23.9) sim_rate=37552 (inst/sec) elapsed = 0:0:01:43 / Tue Apr 16 16:53:30 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (42656,35105), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(42657,35105)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (42858,35105), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(42859,35105)
GPGPU-Sim uArch: cycles simulated: 78105  inst.: 3881634 (ipc=24.0) sim_rate=37323 (inst/sec) elapsed = 0:0:01:44 / Tue Apr 16 16:53:31 2019
GPGPU-Sim uArch: cycles simulated: 78605  inst.: 3892672 (ipc=24.0) sim_rate=37073 (inst/sec) elapsed = 0:0:01:45 / Tue Apr 16 16:53:32 2019
GPGPU-Sim uArch: cycles simulated: 79105  inst.: 3904473 (ipc=24.0) sim_rate=36834 (inst/sec) elapsed = 0:0:01:46 / Tue Apr 16 16:53:33 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (44192,35105), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(44193,35105)
GPGPU-Sim uArch: cycles simulated: 80105  inst.: 3931266 (ipc=24.0) sim_rate=36740 (inst/sec) elapsed = 0:0:01:47 / Tue Apr 16 16:53:34 2019
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(15,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 80605  inst.: 3940715 (ipc=24.0) sim_rate=36488 (inst/sec) elapsed = 0:0:01:48 / Tue Apr 16 16:53:35 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (45592,35105), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(45593,35105)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45656,35105), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(45657,35105)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (45700,35105), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(45701,35105)
GPGPU-Sim uArch: cycles simulated: 81105  inst.: 3961632 (ipc=24.2) sim_rate=36345 (inst/sec) elapsed = 0:0:01:49 / Tue Apr 16 16:53:36 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (46121,35105), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(46122,35105)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (46172,35105), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(46173,35105)
GPGPU-Sim uArch: cycles simulated: 82105  inst.: 3988248 (ipc=24.2) sim_rate=36256 (inst/sec) elapsed = 0:0:01:50 / Tue Apr 16 16:53:37 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (47060,35105), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(47061,35105)
GPGPU-Sim uArch: cycles simulated: 82605  inst.: 4003674 (ipc=24.3) sim_rate=36069 (inst/sec) elapsed = 0:0:01:51 / Tue Apr 16 16:53:38 2019
GPGPU-Sim uArch: cycles simulated: 83105  inst.: 4010535 (ipc=24.2) sim_rate=35808 (inst/sec) elapsed = 0:0:01:52 / Tue Apr 16 16:53:39 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (48441,35105), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(48442,35105)
GPGPU-Sim uArch: cycles simulated: 83605  inst.: 4021561 (ipc=24.2) sim_rate=35589 (inst/sec) elapsed = 0:0:01:53 / Tue Apr 16 16:53:40 2019
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(49,0,0) tid=(405,0,0)
GPGPU-Sim uArch: cycles simulated: 84605  inst.: 4042648 (ipc=24.1) sim_rate=35461 (inst/sec) elapsed = 0:0:01:54 / Tue Apr 16 16:53:41 2019
GPGPU-Sim uArch: cycles simulated: 85105  inst.: 4051458 (ipc=24.0) sim_rate=35230 (inst/sec) elapsed = 0:0:01:55 / Tue Apr 16 16:53:42 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (50494,35105), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(50495,35105)
GPGPU-Sim uArch: cycles simulated: 85605  inst.: 4059576 (ipc=24.0) sim_rate=34996 (inst/sec) elapsed = 0:0:01:56 / Tue Apr 16 16:53:43 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (50777,35105), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(50778,35105)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (50896,35105), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(50897,35105)
GPGPU-Sim uArch: cycles simulated: 86105  inst.: 4078674 (ipc=24.1) sim_rate=34860 (inst/sec) elapsed = 0:0:01:57 / Tue Apr 16 16:53:44 2019
GPGPU-Sim uArch: cycles simulated: 87105  inst.: 4105552 (ipc=24.1) sim_rate=34792 (inst/sec) elapsed = 0:0:01:58 / Tue Apr 16 16:53:45 2019
GPGPU-Sim uArch: cycles simulated: 87605  inst.: 4114228 (ipc=24.1) sim_rate=34573 (inst/sec) elapsed = 0:0:01:59 / Tue Apr 16 16:53:46 2019
GPGPU-Sim uArch: cycles simulated: 88105  inst.: 4122441 (ipc=24.0) sim_rate=34353 (inst/sec) elapsed = 0:0:02:00 / Tue Apr 16 16:53:47 2019
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(32,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 89105  inst.: 4145170 (ipc=24.0) sim_rate=34257 (inst/sec) elapsed = 0:0:02:01 / Tue Apr 16 16:53:48 2019
GPGPU-Sim uArch: cycles simulated: 89605  inst.: 4155438 (ipc=24.0) sim_rate=34060 (inst/sec) elapsed = 0:0:02:02 / Tue Apr 16 16:53:49 2019
GPGPU-Sim uArch: cycles simulated: 90105  inst.: 4165408 (ipc=23.9) sim_rate=33865 (inst/sec) elapsed = 0:0:02:03 / Tue Apr 16 16:53:50 2019
GPGPU-Sim uArch: cycles simulated: 90605  inst.: 4175784 (ipc=23.9) sim_rate=33675 (inst/sec) elapsed = 0:0:02:04 / Tue Apr 16 16:53:51 2019
GPGPU-Sim uArch: cycles simulated: 91605  inst.: 4195670 (ipc=23.8) sim_rate=33565 (inst/sec) elapsed = 0:0:02:05 / Tue Apr 16 16:53:52 2019
GPGPU-Sim uArch: cycles simulated: 92105  inst.: 4205328 (ipc=23.8) sim_rate=33375 (inst/sec) elapsed = 0:0:02:06 / Tue Apr 16 16:53:53 2019
GPGPU-Sim uArch: cycles simulated: 92605  inst.: 4215301 (ipc=23.7) sim_rate=33191 (inst/sec) elapsed = 0:0:02:07 / Tue Apr 16 16:53:54 2019
GPGPU-Sim uArch: cycles simulated: 93105  inst.: 4223420 (ipc=23.7) sim_rate=32995 (inst/sec) elapsed = 0:0:02:08 / Tue Apr 16 16:53:55 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(36,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 94105  inst.: 4241665 (ipc=23.6) sim_rate=32881 (inst/sec) elapsed = 0:0:02:09 / Tue Apr 16 16:53:56 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (59388,35105), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(59389,35105)
GPGPU-Sim uArch: cycles simulated: 95105  inst.: 4265179 (ipc=23.6) sim_rate=32809 (inst/sec) elapsed = 0:0:02:10 / Tue Apr 16 16:53:57 2019
GPGPU-Sim uArch: cycles simulated: 95605  inst.: 4276148 (ipc=23.6) sim_rate=32642 (inst/sec) elapsed = 0:0:02:11 / Tue Apr 16 16:53:58 2019
GPGPU-Sim uArch: cycles simulated: 96105  inst.: 4286234 (ipc=23.5) sim_rate=32471 (inst/sec) elapsed = 0:0:02:12 / Tue Apr 16 16:53:59 2019
GPGPU-Sim uArch: cycles simulated: 97105  inst.: 4304683 (ipc=23.5) sim_rate=32366 (inst/sec) elapsed = 0:0:02:13 / Tue Apr 16 16:54:00 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (62396,35105), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(62397,35105)
GPGPU-Sim uArch: cycles simulated: 97605  inst.: 4316294 (ipc=23.5) sim_rate=32211 (inst/sec) elapsed = 0:0:02:14 / Tue Apr 16 16:54:01 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(49,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 98605  inst.: 4334807 (ipc=23.4) sim_rate=32109 (inst/sec) elapsed = 0:0:02:15 / Tue Apr 16 16:54:02 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (63652,35105), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(63653,35105)
GPGPU-Sim uArch: cycles simulated: 99105  inst.: 4349337 (ipc=23.4) sim_rate=31980 (inst/sec) elapsed = 0:0:02:16 / Tue Apr 16 16:54:03 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (64003,35105), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (64031,35105), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (64149,35105), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (64209,35105), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 99605  inst.: 4359307 (ipc=23.4) sim_rate=31819 (inst/sec) elapsed = 0:0:02:17 / Tue Apr 16 16:54:04 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (64630,35105), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 100605  inst.: 4377993 (ipc=23.3) sim_rate=31724 (inst/sec) elapsed = 0:0:02:18 / Tue Apr 16 16:54:05 2019
GPGPU-Sim uArch: cycles simulated: 101105  inst.: 4387521 (ipc=23.3) sim_rate=31564 (inst/sec) elapsed = 0:0:02:19 / Tue Apr 16 16:54:06 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (66123,35105), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (66157,35105), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (66407,35105), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (66687,35105), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 102105  inst.: 4409562 (ipc=23.3) sim_rate=31496 (inst/sec) elapsed = 0:0:02:20 / Tue Apr 16 16:54:07 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (67055,35105), 2 CTAs running
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(58,0,0) tid=(459,0,0)
GPGPU-Sim uArch: cycles simulated: 102605  inst.: 4419558 (ipc=23.3) sim_rate=31344 (inst/sec) elapsed = 0:0:02:21 / Tue Apr 16 16:54:08 2019
GPGPU-Sim uArch: cycles simulated: 103105  inst.: 4429559 (ipc=23.2) sim_rate=31194 (inst/sec) elapsed = 0:0:02:22 / Tue Apr 16 16:54:09 2019
GPGPU-Sim uArch: cycles simulated: 104105  inst.: 4453047 (ipc=23.2) sim_rate=31140 (inst/sec) elapsed = 0:0:02:23 / Tue Apr 16 16:54:10 2019
GPGPU-Sim uArch: cycles simulated: 105105  inst.: 4475227 (ipc=23.2) sim_rate=31077 (inst/sec) elapsed = 0:0:02:24 / Tue Apr 16 16:54:11 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (70305,35105), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 106105  inst.: 4494948 (ipc=23.2) sim_rate=30999 (inst/sec) elapsed = 0:0:02:25 / Tue Apr 16 16:54:12 2019
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(45,0,0) tid=(318,0,0)
GPGPU-Sim uArch: cycles simulated: 107105  inst.: 4516933 (ipc=23.2) sim_rate=30937 (inst/sec) elapsed = 0:0:02:26 / Tue Apr 16 16:54:13 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (72929,35105), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 108105  inst.: 4543019 (ipc=23.2) sim_rate=30904 (inst/sec) elapsed = 0:0:02:27 / Tue Apr 16 16:54:14 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (73359,35105), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (73537,35105), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (73767,35105), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (73868,35105), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 109105  inst.: 4565959 (ipc=23.2) sim_rate=30851 (inst/sec) elapsed = 0:0:02:28 / Tue Apr 16 16:54:15 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (74257,35105), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (74259,35105), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (74666,35105), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (74677,35105), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (74854,35105), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 110105  inst.: 4589113 (ipc=23.2) sim_rate=30799 (inst/sec) elapsed = 0:0:02:29 / Tue Apr 16 16:54:16 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (75065,35105), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (75136,35105), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (75229,35105), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (75765,35105), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(48,0,0) tid=(502,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (76010,35105), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (76064,35105), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (76205,35105), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (76374,35105), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 111605  inst.: 4618527 (ipc=23.1) sim_rate=30790 (inst/sec) elapsed = 0:0:02:30 / Tue Apr 16 16:54:17 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (76526,35105), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (76629,35105), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (77475,35105), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (77818,35105), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 113105  inst.: 4641701 (ipc=23.0) sim_rate=30739 (inst/sec) elapsed = 0:0:02:31 / Tue Apr 16 16:54:18 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (78446,35105), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (78962,35105), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (79055,35105), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (79270,35105), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (79868,35105), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (80319,35105), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 115605  inst.: 4666708 (ipc=22.6) sim_rate=30702 (inst/sec) elapsed = 0:0:02:32 / Tue Apr 16 16:54:19 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (80676,35105), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (80709,35105), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (81755,35105), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (83087,35105), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (83104,35105), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (83433,35105), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 11.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 83434
gpu_sim_insn = 1823993
gpu_ipc =      21.8615
gpu_tot_sim_cycle = 118539
gpu_tot_sim_insn = 4674074
gpu_tot_ipc =      39.4307
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 174198
gpu_stall_icnt2sh    = 479902
gpu_total_sim_rate=30750

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 356543
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 21831, Miss = 11362, Miss_rate = 0.520, Pending_hits = 780, Reservation_fails = 53693
	L1D_cache_core[1]: Access = 24452, Miss = 12446, Miss_rate = 0.509, Pending_hits = 747, Reservation_fails = 55707
	L1D_cache_core[2]: Access = 20064, Miss = 10335, Miss_rate = 0.515, Pending_hits = 659, Reservation_fails = 51741
	L1D_cache_core[3]: Access = 21619, Miss = 11375, Miss_rate = 0.526, Pending_hits = 702, Reservation_fails = 54070
	L1D_cache_core[4]: Access = 19652, Miss = 10445, Miss_rate = 0.531, Pending_hits = 689, Reservation_fails = 52757
	L1D_cache_core[5]: Access = 21307, Miss = 11332, Miss_rate = 0.532, Pending_hits = 753, Reservation_fails = 54490
	L1D_cache_core[6]: Access = 21142, Miss = 11261, Miss_rate = 0.533, Pending_hits = 664, Reservation_fails = 55945
	L1D_cache_core[7]: Access = 21548, Miss = 11230, Miss_rate = 0.521, Pending_hits = 672, Reservation_fails = 56203
	L1D_cache_core[8]: Access = 23028, Miss = 12416, Miss_rate = 0.539, Pending_hits = 714, Reservation_fails = 58293
	L1D_cache_core[9]: Access = 22672, Miss = 11813, Miss_rate = 0.521, Pending_hits = 702, Reservation_fails = 55492
	L1D_cache_core[10]: Access = 20880, Miss = 10916, Miss_rate = 0.523, Pending_hits = 657, Reservation_fails = 54076
	L1D_cache_core[11]: Access = 24435, Miss = 12633, Miss_rate = 0.517, Pending_hits = 756, Reservation_fails = 56419
	L1D_cache_core[12]: Access = 20992, Miss = 11205, Miss_rate = 0.534, Pending_hits = 692, Reservation_fails = 56521
	L1D_cache_core[13]: Access = 20069, Miss = 10679, Miss_rate = 0.532, Pending_hits = 697, Reservation_fails = 53628
	L1D_cache_core[14]: Access = 20648, Miss = 10777, Miss_rate = 0.522, Pending_hits = 631, Reservation_fails = 54041
	L1D_total_cache_accesses = 324339
	L1D_total_cache_misses = 170225
	L1D_total_cache_miss_rate = 0.5248
	L1D_total_cache_pending_hits = 10515
	L1D_total_cache_reservation_fails = 823076
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 60703
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0079
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 141264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 395659
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60223
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 68
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 111931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 427417
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 354485
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1569, 1137, 2027, 1137, 1543, 1105, 1973, 1109, 1487, 1066, 1908, 1124, 1122, 1513, 1580, 1543, 649, 649, 662, 649, 662, 1055, 675, 1081, 649, 1027, 662, 604, 649, 649, 649, 604, 649, 1042, 975, 584, 649, 649, 621, 621, 599, 1530, 1061, 629, 1072, 629, 629, 629, 
gpgpu_n_tot_thrd_icount = 20992160
gpgpu_n_tot_w_icount = 656005
gpgpu_n_stall_shd_mem = 996875
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 58294
gpgpu_n_mem_write_global = 114334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 515996
gpgpu_n_store_insn = 127468
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 581069
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 993464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1692681	W0_Idle:240679	W0_Scoreboard:482655	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105448
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 466352 {8:58294,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4576784 {40:114291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7927984 {136:58294,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 914672 {8:114334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 245 
maxdqlatency = 0 
maxmflatency = 902 
averagemflatency = 324 
max_icnt2mem_latency = 583 
max_icnt2sh_latency = 118538 
mrq_lat_table:7783 	289 	342 	523 	744 	274 	101 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42482 	123417 	6744 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17209 	5237 	12667 	75170 	44319 	18111 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6160 	23462 	26916 	1756 	15 	0 	0 	1 	6 	22 	465 	10344 	37140 	66356 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4        14        14        32        32        27        21        49        26        24        48        10         7        19         9 
dram[1]:         6         4        14        14        31        31        31        32        46        28        33        24         7         8         7         6 
dram[2]:         4         8        14        14        31        29        32        25        42        53        52        30        10         6        18        15 
dram[3]:         4         6        14        16        34        29        23        23        44        54        54        46         8         7         8         8 
dram[4]:         5         4        14        16        33        28        25        28        41        56        55        49         9         5        11        10 
dram[5]:         7         5        14        16        33        28        31        30        45        35        41        44         6         4         7         6 
maximum service time to same row:
dram[0]:     13085      8344     11031     11013      8456     12612     10453     12033     10341      7611     19499     10655      9952     11801      7865     10594 
dram[1]:      7353      9994      6696      8723     15455      8394     10873     14981     11876      8303      6292      9500     16523     14975      7794     12137 
dram[2]:     19178     16838     16651      9984      6203     10141      7905     17466     11022     11303      8101     13770      7528      9148     14661     16929 
dram[3]:     13028     17186      8187      7709      8078      8540     16071      9003     13894      8078     11341      7706      7556     22115      6965      9508 
dram[4]:     13079     12705      8769     11547     13236      7856      7772     14953     12197      8344     11954     17150     15626     11140     10751     13373 
dram[5]:     14123     13406     11919      8869     10192     13591     22708     18181     15221      9197     13554     13147     15216     20711     13700     26256 
average row accesses per activate:
dram[0]:  1.687500  1.810811  2.236842  2.315789  2.476191  2.404255  2.820000  3.771429  4.833333  4.703704  3.086207  3.166667  2.022222  2.150000  2.441176  2.216216 
dram[1]:  1.888889  1.594595  2.050000  2.243243  2.600000  2.428571  3.170732  4.166667  2.754717  3.229167  3.170213  2.678571  2.000000  2.315789  1.622222  2.047619 
dram[2]:  1.625000  2.000000  1.909091  1.666667  2.675676  2.500000  3.588235  3.073171  3.450000  4.733333  3.120000  3.234043  2.069767  2.119048  2.642857  2.482759 
dram[3]:  1.516129  2.032258  1.787234  1.788462  2.916667  2.725000  3.095238  3.071429  3.384615  3.134615  3.217391  3.000000  2.159091  2.250000  2.066667  2.535714 
dram[4]:  1.575000  1.609756  2.021277  2.051282  2.552632  2.658537  3.350000  4.133333  3.500000  3.756098  3.454545  3.571429  2.400000  2.000000  2.125000  2.566667 
dram[5]:  1.812500  2.033333  1.584615  1.938776  2.857143  2.583333  3.870968  3.657143  3.133333  3.285714  3.057692  2.981132  2.025641  1.800000  2.025000  2.062500 
average row locality = 10107/3883 = 2.602884
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        67        66        76       100       104       125       113       108        92       131       117        85        81        83        82 
dram[1]:        68        59        68        71        90        81       110       109       112       119       116       116        84        84        73        86 
dram[2]:        52        54        71        77        93        87       104       109       103       109       120       112        84        83        74        72 
dram[3]:        47        63        74        74        99       106       114       111       100       127       111       104        90        79        93        71 
dram[4]:        63        66        82        69        91       104       117       103       110       117       111       113       102        86        85        77 
dram[5]:        58        61        88        79        95        89       102       111       108       126       122       117        75        79        81        66 
total reads: 8750
bank skew: 131/47 = 2.79
chip skew: 1496/1404 = 1.07
number of total write accesses:
dram[0]:         0         0        19        12         4         9        16        19        37        35        48        35         6         5         0         0 
dram[1]:         0         0        14        12         1         4        20        16        34        36        33        34         4         4         0         0 
dram[2]:         0         0        13         8         6         3        18        17        35        33        36        40         5         6         0         0 
dram[3]:         0         0        10        19         6         3        16        18        32        36        37        34         5         2         0         0 
dram[4]:         0         0        13        11         6         5        17        21        37        37        41        37         6         4         0         0 
dram[5]:         0         0        15        16         5         4        18        17        33        35        37        41         4         2         0         0 
total reads: 1357
min_bank_accesses = 0!
chip skew: 245/212 = 1.16
average mf latency per bank:
dram[0]:        912      1005      1356      1232     15370     15486      7280      7584      4752      5120      3876      4255      1716      1605      1038       936
dram[1]:        972       978      1156      1277     18568     20930      8225      8642      5145      5041      4638      4806      1850      1680       983      1021
dram[2]:       1015       865      1255      1307     18279     18465      8437      8182      5087      4780      4585      4244      1642      5913      1037       837
dram[3]:        872       887      1249      1190     17674     16537      8228      7788      5390      4351      4903      4888      1749      1624      1006      1017
dram[4]:        969      1168      1400      1342     18495     16470      7757      8868      4705      4785      4449      4849      1466      1647       858      1034
dram[5]:       1141       976      1092      1229     19857     19048      9165      8061      5367      4479      4765      4454      2041      1622      1051       913
maximum mf latency per bank:
dram[0]:        682       634       734       671       724       676       701       683       704       654       697       735       685       703       670       867
dram[1]:        631       633       688       691       709       719       800       719       711       692       741       706       660       674       759       727
dram[2]:        665       634       761       745       712       773       676       834       681       772       728       713       709       844       744       607
dram[3]:        661       674       684       610       695       733       757       718       760       722       731       792       775       699       717       711
dram[4]:        675       760       724       699       771       806       724       734       719       902       783       799       742       821       758       681
dram[5]:        747       616       647       786       778       703       667       750       733       769       719       740       758       783       719       714

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156466 n_nop=151952 n_act=638 n_pre=622 n_req=1729 n_rd=2968 n_write=286 bw_util=0.04159
n_activity=30611 dram_eff=0.2126
bk0: 108a 155239i bk1: 134a 155066i bk2: 132a 154839i bk3: 152a 154696i bk4: 200a 154630i bk5: 208a 154508i bk6: 250a 153889i bk7: 226a 154140i bk8: 216a 154469i bk9: 184a 154700i bk10: 262a 153317i bk11: 234a 153678i bk12: 170a 154416i bk13: 162a 154684i bk14: 166a 154827i bk15: 164a 154875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.103901
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156466 n_nop=152022 n_act=664 n_pre=648 n_req=1658 n_rd=2892 n_write=240 bw_util=0.04003
n_activity=32803 dram_eff=0.191
bk0: 136a 155216i bk1: 118a 155166i bk2: 136a 154891i bk3: 142a 154946i bk4: 180a 155034i bk5: 162a 154964i bk6: 220a 154517i bk7: 218a 154707i bk8: 224a 154090i bk9: 238a 154048i bk10: 232a 154070i bk11: 232a 153794i bk12: 168a 154792i bk13: 168a 155008i bk14: 146a 154944i bk15: 172a 154728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0470645
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156466 n_nop=152205 n_act=611 n_pre=595 n_req=1624 n_rd=2808 n_write=247 bw_util=0.03905
n_activity=29478 dram_eff=0.2073
bk0: 104a 155362i bk1: 108a 155422i bk2: 142a 154798i bk3: 154a 154427i bk4: 186a 154875i bk5: 174a 154698i bk6: 208a 154622i bk7: 218a 154300i bk8: 206a 154254i bk9: 218a 154516i bk10: 240a 153704i bk11: 224a 153808i bk12: 168a 154761i bk13: 166a 154626i bk14: 148a 155241i bk15: 144a 155044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0908057
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156466 n_nop=151989 n_act=657 n_pre=641 n_req=1681 n_rd=2926 n_write=253 bw_util=0.04064
n_activity=32635 dram_eff=0.1948
bk0: 94a 155498i bk1: 126a 155373i bk2: 148a 154784i bk3: 148a 154507i bk4: 198a 154929i bk5: 212a 154698i bk6: 228a 154483i bk7: 222a 154441i bk8: 200a 154359i bk9: 254a 153956i bk10: 222a 154158i bk11: 208a 154095i bk12: 180a 154777i bk13: 158a 155075i bk14: 186a 154816i bk15: 142a 155381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0502473
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156466 n_nop=151928 n_act=645 n_pre=629 n_req=1731 n_rd=2992 n_write=272 bw_util=0.04172
n_activity=31293 dram_eff=0.2086
bk0: 126a 155091i bk1: 132a 155039i bk2: 164a 154580i bk3: 138a 154897i bk4: 182a 154783i bk5: 208a 154606i bk6: 234a 154319i bk7: 206a 154534i bk8: 220a 154296i bk9: 234a 154089i bk10: 222a 153935i bk11: 226a 153955i bk12: 204a 154512i bk13: 172a 154495i bk14: 170a 154607i bk15: 154a 155174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.103729
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156466 n_nop=151968 n_act=668 n_pre=652 n_req=1684 n_rd=2914 n_write=264 bw_util=0.04062
n_activity=32891 dram_eff=0.1932
bk0: 116a 155356i bk1: 122a 155425i bk2: 176a 154156i bk3: 158a 154513i bk4: 190a 154974i bk5: 178a 154907i bk6: 204a 154849i bk7: 222a 154465i bk8: 216a 154354i bk9: 252a 154137i bk10: 244a 153882i bk11: 234a 153762i bk12: 150a 155108i bk13: 158a 154967i bk14: 162a 155025i bk15: 132a 155298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0468153

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14057, Miss = 752, Miss_rate = 0.053, Pending_hits = 18, Reservation_fails = 362
L2_cache_bank[1]: Access = 14140, Miss = 732, Miss_rate = 0.052, Pending_hits = 9, Reservation_fails = 65
L2_cache_bank[2]: Access = 14352, Miss = 721, Miss_rate = 0.050, Pending_hits = 9, Reservation_fails = 114
L2_cache_bank[3]: Access = 14538, Miss = 725, Miss_rate = 0.050, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 14519, Miss = 701, Miss_rate = 0.048, Pending_hits = 17, Reservation_fails = 260
L2_cache_bank[5]: Access = 15199, Miss = 703, Miss_rate = 0.046, Pending_hits = 12, Reservation_fails = 418
L2_cache_bank[6]: Access = 14465, Miss = 728, Miss_rate = 0.050, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 14128, Miss = 735, Miss_rate = 0.052, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 14315, Miss = 761, Miss_rate = 0.053, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[9]: Access = 14236, Miss = 735, Miss_rate = 0.052, Pending_hits = 11, Reservation_fails = 253
L2_cache_bank[10]: Access = 14673, Miss = 729, Miss_rate = 0.050, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 14111, Miss = 728, Miss_rate = 0.052, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 172733
L2_total_cache_misses = 8750
L2_total_cache_miss_rate = 0.0507
L2_total_cache_pending_hits = 121
L2_total_cache_reservation_fails = 1472
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 852
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113182
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 82
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.223
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=406299
icnt_total_pkts_simt_to_mem=287174
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.3948
	minimum = 6
	maximum = 439
Network latency average = 30.3545
	minimum = 6
	maximum = 408
Slowest packet = 153814
Flit latency average = 26.049
	minimum = 6
	maximum = 407
Slowest flit = 314430
Fragmentation average = 0.0866842
	minimum = 0
	maximum = 260
Injected packet rate average = 0.137442
	minimum = 0.113443 (at node 2)
	maximum = 0.159659 (at node 25)
Accepted packet rate average = 0.137442
	minimum = 0.113443 (at node 2)
	maximum = 0.159659 (at node 25)
Injected flit rate average = 0.277558
	minimum = 0.188976 (at node 2)
	maximum = 0.381271 (at node 18)
Accepted flit rate average= 0.277558
	minimum = 0.24858 (at node 20)
	maximum = 0.333006 (at node 11)
Injected packet length average = 2.01945
Accepted packet length average = 2.01945
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.3636 (7 samples)
	minimum = 6 (7 samples)
	maximum = 167.857 (7 samples)
Network latency average = 16.6815 (7 samples)
	minimum = 6 (7 samples)
	maximum = 129.286 (7 samples)
Flit latency average = 16.1907 (7 samples)
	minimum = 6 (7 samples)
	maximum = 127.143 (7 samples)
Fragmentation average = 0.0123835 (7 samples)
	minimum = 0 (7 samples)
	maximum = 37.1429 (7 samples)
Injected packet rate average = 0.0520597 (7 samples)
	minimum = 0.0359305 (7 samples)
	maximum = 0.11265 (7 samples)
Accepted packet rate average = 0.0520597 (7 samples)
	minimum = 0.0359305 (7 samples)
	maximum = 0.11265 (7 samples)
Injected flit rate average = 0.100907 (7 samples)
	minimum = 0.0609841 (7 samples)
	maximum = 0.194976 (7 samples)
Accepted flit rate average = 0.100907 (7 samples)
	minimum = 0.0719538 (7 samples)
	maximum = 0.23067 (7 samples)
Injected packet size average = 1.9383 (7 samples)
Accepted packet size average = 1.9383 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 32 sec (152 sec)
gpgpu_simulation_rate = 30750 (inst/sec)
gpgpu_simulation_rate = 779 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,118539)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,118539)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,118539)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,118539)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,118539)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,118539)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,118539)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,118539)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,118539)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,118539)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,118539)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,118539)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,118539)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,118539)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,118539)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,118539)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,118539)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,118539)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,118539)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,118539)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,118539)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,118539)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,118539)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,118539)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,118539)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,118539)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,118539)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,118539)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,118539)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,118539)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,118539)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,118539)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,118539)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,118539)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,118539)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,118539)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,118539)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,118539)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,118539)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,118539)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,118539)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,118539)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,118539)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,118539)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,118539)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(32,0,0) tid=(286,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(40,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(32,0,0) tid=(446,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(4,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 119039  inst.: 5011942 (ipc=675.7) sim_rate=32545 (inst/sec) elapsed = 0:0:02:34 / Tue Apr 16 16:54:21 2019
GPGPU-Sim uArch: cycles simulated: 119539  inst.: 5062789 (ipc=388.7) sim_rate=32663 (inst/sec) elapsed = 0:0:02:35 / Tue Apr 16 16:54:22 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(20,0,0) tid=(272,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1569,118539), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1570,118539)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1741,118539), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1742,118539)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1829,118539), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1830,118539)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1899,118539), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1900,118539)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1900,118539), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1901,118539)
GPGPU-Sim uArch: cycles simulated: 120539  inst.: 5156720 (ipc=241.3) sim_rate=33055 (inst/sec) elapsed = 0:0:02:36 / Tue Apr 16 16:54:23 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2001,118539), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2002,118539)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2028,118539), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2029,118539)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(29,0,0) tid=(313,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2100,118539), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2101,118539)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2158,118539), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2159,118539)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2173,118539), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2174,118539)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2203,118539), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2204,118539)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2293,118539), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2294,118539)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2368,118539), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2368,118539), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2369,118539)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2369,118539)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2386,118539), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2387,118539)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2440,118539), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2441,118539)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2455,118539), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2456,118539)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2482,118539), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2483,118539)
GPGPU-Sim uArch: cycles simulated: 121039  inst.: 5240162 (ipc=226.4) sim_rate=33376 (inst/sec) elapsed = 0:0:02:37 / Tue Apr 16 16:54:24 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2551,118539), 2 CTAs running
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(48,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2602,118539), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2675,118539), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2687,118539), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2700,118539), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2706,118539), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2709,118539), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2734,118539), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2741,118539), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2828,118539), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 121539  inst.: 5310314 (ipc=212.1) sim_rate=33609 (inst/sec) elapsed = 0:0:02:38 / Tue Apr 16 16:54:25 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3023,118539), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3030,118539), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3088,118539), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3166,118539), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3216,118539), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3237,118539), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3258,118539), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3269,118539), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3285,118539), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3316,118539), 1 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(59,0,0) tid=(433,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3410,118539), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3445,118539), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3499,118539), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3646,118539), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3694,118539), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3736,118539), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3754,118539), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3754,118539), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3935,118539), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3971,118539), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3980,118539), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4025,118539), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4100,118539), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4112,118539), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4154,118539), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4160,118539), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4187,118539), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4202,118539), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4205,118539), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4220,118539), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4226,118539), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4244,118539), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4265,118539), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4316,118539), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4469,118539), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 14.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 4470
gpu_sim_insn = 731316
gpu_ipc =     163.6054
gpu_tot_sim_cycle = 123009
gpu_tot_sim_insn = 5405390
gpu_tot_ipc =      43.9430
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 174198
gpu_stall_icnt2sh    = 480201
gpu_total_sim_rate=34211

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 370583
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 22151, Miss = 11606, Miss_rate = 0.524, Pending_hits = 823, Reservation_fails = 56116
	L1D_cache_core[1]: Access = 24772, Miss = 12694, Miss_rate = 0.512, Pending_hits = 791, Reservation_fails = 58608
	L1D_cache_core[2]: Access = 20464, Miss = 10642, Miss_rate = 0.520, Pending_hits = 715, Reservation_fails = 54241
	L1D_cache_core[3]: Access = 21939, Miss = 11619, Miss_rate = 0.530, Pending_hits = 745, Reservation_fails = 56642
	L1D_cache_core[4]: Access = 19892, Miss = 10631, Miss_rate = 0.534, Pending_hits = 725, Reservation_fails = 55248
	L1D_cache_core[5]: Access = 21707, Miss = 11639, Miss_rate = 0.536, Pending_hits = 809, Reservation_fails = 57158
	L1D_cache_core[6]: Access = 21462, Miss = 11504, Miss_rate = 0.536, Pending_hits = 708, Reservation_fails = 58460
	L1D_cache_core[7]: Access = 21868, Miss = 11478, Miss_rate = 0.525, Pending_hits = 716, Reservation_fails = 59139
	L1D_cache_core[8]: Access = 23428, Miss = 12724, Miss_rate = 0.543, Pending_hits = 768, Reservation_fails = 61047
	L1D_cache_core[9]: Access = 22992, Miss = 12058, Miss_rate = 0.524, Pending_hits = 745, Reservation_fails = 57982
	L1D_cache_core[10]: Access = 21160, Miss = 11131, Miss_rate = 0.526, Pending_hits = 697, Reservation_fails = 56882
	L1D_cache_core[11]: Access = 24835, Miss = 12939, Miss_rate = 0.521, Pending_hits = 812, Reservation_fails = 59073
	L1D_cache_core[12]: Access = 21312, Miss = 11450, Miss_rate = 0.537, Pending_hits = 740, Reservation_fails = 59137
	L1D_cache_core[13]: Access = 20309, Miss = 10862, Miss_rate = 0.535, Pending_hits = 733, Reservation_fails = 56180
	L1D_cache_core[14]: Access = 21048, Miss = 11083, Miss_rate = 0.527, Pending_hits = 682, Reservation_fails = 56999
	L1D_total_cache_accesses = 329339
	L1D_total_cache_misses = 174060
	L1D_total_cache_miss_rate = 0.5285
	L1D_total_cache_pending_hits = 11209
	L1D_total_cache_reservation_fails = 862912
	L1D_cache_data_port_util = 0.090
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 65711
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 141287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 398720
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65231
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 74
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 115477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 464192
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 368525
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1625, 1193, 2083, 1193, 1599, 1161, 2029, 1165, 1543, 1122, 1964, 1180, 1178, 1569, 1636, 1599, 677, 677, 690, 677, 690, 1083, 703, 1109, 677, 1055, 690, 632, 677, 677, 677, 632, 677, 1070, 1003, 612, 677, 677, 649, 649, 627, 1558, 1089, 657, 1100, 657, 657, 657, 
gpgpu_n_tot_thrd_icount = 21890208
gpgpu_n_tot_w_icount = 684069
gpgpu_n_stall_shd_mem = 1036711
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 58583
gpgpu_n_mem_write_global = 118334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 547996
gpgpu_n_store_insn = 221224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 715642
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1033300
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1758564	W0_Idle:259440	W0_Scoreboard:493801	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:117	W18:195	W19:572	W20:728	W21:1248	W22:1820	W23:1716	W24:1885	W25:1820	W26:1482	W27:819	W28:377	W29:143	W30:52	W31:0	W32:120512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 468664 {8:58583,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4736784 {40:118291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7967288 {136:58583,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946672 {8:118334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 245 
maxdqlatency = 0 
maxmflatency = 902 
averagemflatency = 324 
max_icnt2mem_latency = 583 
max_icnt2sh_latency = 123008 
mrq_lat_table:7960 	297 	354 	563 	808 	319 	145 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	43185 	126901 	6846 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17515 	5376 	12771 	75475 	46762 	19103 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6295 	23607 	26925 	1756 	15 	0 	0 	1 	6 	22 	465 	10344 	37140 	70356 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4        14        14        32        32        27        21        49        26        24        48        10         7        19         9 
dram[1]:         6         4        14        14        31        31        31        32        46        28        33        24         7         8         7         6 
dram[2]:         4         8        14        14        31        29        32        25        42        53        52        30        10         6        18        15 
dram[3]:         4         6        14        16        34        29        23        23        44        54        54        46         8         7         8         8 
dram[4]:         5         4        14        16        33        28        25        28        41        56        55        49         9         5        11        10 
dram[5]:         7         5        14        16        33        28        31        30        45        35        41        44         6         4         7         6 
maximum service time to same row:
dram[0]:     13085      8344     11031     11013      8456     12612     10453     12033     10341      7611     19499     10655      9952     11801      7865     10594 
dram[1]:      7353      9994      6696      8723     15455      8394     10873     14981     11876      8303      6292      9500     16523     14975      7794     12137 
dram[2]:     19178     16838     16651      9984      6203     10141      7905     17466     11022     11303      8101     13770      7528      9148     14661     16929 
dram[3]:     13028     17186      8187      7709      8078      8540     16071      9003     13894      8078     11341      7706      7556     22115      6965      9508 
dram[4]:     13079     12705      8769     11547     13236      7856      7772     14953     12197      8344     11954     17150     15626     11140     10751     13373 
dram[5]:     14123     13406     11919      8869     10192     13591     22708     18181     15221      9197     13554     13147     15216     20711     13700     26256 
average row accesses per activate:
dram[0]:  1.687500  1.810811  2.842105  2.897436  2.476191  2.404255  2.820000  3.771429  4.833333  4.703704  3.086207  3.166667  2.022222  2.150000  2.441176  2.216216 
dram[1]:  1.888889  1.594595  3.225000  3.108108  2.600000  2.428571  3.170732  4.166667  2.754717  3.229167  3.170213  2.678571  2.000000  2.315789  1.622222  2.047619 
dram[2]:  1.625000  2.000000  2.659091  2.078431  2.675676  2.500000  3.588235  3.073171  3.450000  4.733333  3.120000  3.234043  2.069767  2.119048  2.642857  2.482759 
dram[3]:  1.516129  2.032258  2.489362  2.653846  2.916667  2.725000  3.095238  3.071429  3.384615  3.134615  3.217391  3.000000  2.159091  2.250000  2.066667  2.535714 
dram[4]:  1.575000  1.609756  2.553191  2.666667  2.552632  2.658537  3.350000  4.133333  3.500000  3.756098  3.454545  3.571429  2.400000  2.000000  2.125000  2.566667 
dram[5]:  1.812500  2.033333  2.200000  2.816327  2.857143  2.583333  3.870968  3.657143  3.133333  3.285714  3.057692  2.981132  2.025641  1.800000  2.025000  2.062500 
average row locality = 10498/3884 = 2.702884
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        67        74        84       100       104       125       113       108        92       131       117        85        81        83        82 
dram[1]:        68        59        80        81        90        81       110       109       112       119       116       116        84        84        73        86 
dram[2]:        52        54        81        83        93        87       104       109       103       109       120       112        84        83        74        72 
dram[3]:        47        63        84        88        99       106       114       111       100       127       111       104        90        79        93        71 
dram[4]:        63        66        90        78        91       104       117       103       110       117       111       113       102        86        85        77 
dram[5]:        58        61        99        90        95        89       102       111       108       126       122       117        75        79        81        66 
total reads: 8867
bank skew: 131/47 = 2.79
chip skew: 1513/1420 = 1.07
number of total write accesses:
dram[0]:         0         0        34        29         4         9        16        19        37        35        48        35         6         5         0         0 
dram[1]:         0         0        49        34         1         4        20        16        34        36        33        34         4         4         0         0 
dram[2]:         0         0        36        23         6         3        18        17        35        33        36        40         5         6         0         0 
dram[3]:         0         0        33        50         6         3        16        18        32        36        37        34         5         2         0         0 
dram[4]:         0         0        30        26         6         5        17        21        37        37        41        37         6         4         0         0 
dram[5]:         0         0        44        48         5         4        18        17        33        35        37        41         4         2         0         0 
total reads: 1631
min_bank_accesses = 0!
chip skew: 288/258 = 1.12
average mf latency per bank:
dram[0]:        912      1005      1238      1130     15833     15863      7412      7766      4752      5120      3876      4255      1716      1605      1038       936
dram[1]:        972       978       894      1101     19105     21453      8405      8808      5145      5041      4638      4806      1850      1680       983      1021
dram[2]:       1015       865      1068      1255     18767     19107      8631      8378      5087      4780      4585      4244      1642      9777      1037       837
dram[3]:        872       887      1092       981     18179     16991      8366      7932      5390      4351      4903      4888      1749      1624      1006      1017
dram[4]:        969      1168      1309      1255     18947     16871      7889      9020      4705      4785      4449      4849      1466      1647       858      1034
dram[5]:       1141       976       920      1003     20300     19507      9341      8217      5367      4479      4765      4454      2041      1622      1051       913
maximum mf latency per bank:
dram[0]:        682       634       734       671       724       676       701       683       704       654       697       735       685       703       670       867
dram[1]:        631       633       688       691       709       719       800       719       711       692       741       706       660       674       759       727
dram[2]:        665       634       761       745       712       773       676       834       681       772       728       713       709       844       744       607
dram[3]:        661       674       684       629       695       733       757       718       760       722       731       792       775       699       717       711
dram[4]:        675       760       724       699       771       806       724       734       719       902       783       799       742       821       758       681
dram[5]:        747       616       647       786       778       703       667       750       733       769       719       740       758       783       719       714

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162366 n_nop=157786 n_act=639 n_pre=623 n_req=1777 n_rd=3000 n_write=318 bw_util=0.04087
n_activity=31145 dram_eff=0.2131
bk0: 108a 161139i bk1: 134a 160966i bk2: 148a 160572i bk3: 168a 160364i bk4: 200a 160528i bk5: 208a 160406i bk6: 250a 159789i bk7: 226a 160040i bk8: 216a 160369i bk9: 184a 160600i bk10: 262a 159217i bk11: 234a 159578i bk12: 170a 160316i bk13: 162a 160584i bk14: 166a 160727i bk15: 164a 160775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.102805
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162366 n_nop=157821 n_act=664 n_pre=648 n_req=1737 n_rd=2936 n_write=297 bw_util=0.03982
n_activity=33555 dram_eff=0.1927
bk0: 136a 161116i bk1: 118a 161066i bk2: 160a 160452i bk3: 162a 160591i bk4: 180a 160934i bk5: 162a 160864i bk6: 220a 160417i bk7: 218a 160607i bk8: 224a 159990i bk9: 238a 159948i bk10: 232a 159970i bk11: 232a 159694i bk12: 168a 160692i bk13: 168a 160908i bk14: 146a 160844i bk15: 172a 160628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0597046
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162366 n_nop=158035 n_act=611 n_pre=595 n_req=1678 n_rd=2840 n_write=285 bw_util=0.03849
n_activity=30008 dram_eff=0.2083
bk0: 104a 161262i bk1: 108a 161322i bk2: 162a 160411i bk3: 166a 160143i bk4: 186a 160775i bk5: 174a 160598i bk6: 208a 160522i bk7: 218a 160200i bk8: 206a 160154i bk9: 218a 160416i bk10: 240a 159604i bk11: 224a 159708i bk12: 168a 160661i bk13: 166a 160526i bk14: 148a 161141i bk15: 144a 160944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0924516
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162366 n_nop=157787 n_act=657 n_pre=641 n_req=1759 n_rd=2974 n_write=307 bw_util=0.04041
n_activity=33329 dram_eff=0.1969
bk0: 94a 161398i bk1: 126a 161273i bk2: 168a 160384i bk3: 176a 159968i bk4: 198a 160829i bk5: 212a 160598i bk6: 228a 160383i bk7: 222a 160341i bk8: 200a 160259i bk9: 254a 159856i bk10: 222a 160058i bk11: 208a 159995i bk12: 180a 160677i bk13: 158a 160975i bk14: 186a 160716i bk15: 142a 161281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0657034
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162366 n_nop=157762 n_act=645 n_pre=629 n_req=1780 n_rd=3026 n_write=304 bw_util=0.04102
n_activity=31837 dram_eff=0.2092
bk0: 126a 160991i bk1: 132a 160939i bk2: 180a 160290i bk3: 156a 160579i bk4: 182a 160683i bk5: 208a 160506i bk6: 234a 160219i bk7: 206a 160434i bk8: 220a 160196i bk9: 234a 159989i bk10: 222a 159835i bk11: 226a 159855i bk12: 204a 160412i bk13: 172a 160395i bk14: 170a 160507i bk15: 154a 161074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.101826
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162366 n_nop=157763 n_act=668 n_pre=652 n_req=1767 n_rd=2958 n_write=325 bw_util=0.04044
n_activity=33564 dram_eff=0.1956
bk0: 116a 161256i bk1: 122a 161325i bk2: 198a 159663i bk3: 180a 160015i bk4: 190a 160874i bk5: 178a 160807i bk6: 204a 160749i bk7: 222a 160365i bk8: 216a 160254i bk9: 252a 160037i bk10: 244a 159782i bk11: 234a 159662i bk12: 150a 161008i bk13: 158a 160867i bk14: 162a 160925i bk15: 132a 161198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0676312

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14328, Miss = 760, Miss_rate = 0.053, Pending_hits = 25, Reservation_fails = 362
L2_cache_bank[1]: Access = 14412, Miss = 740, Miss_rate = 0.051, Pending_hits = 18, Reservation_fails = 65
L2_cache_bank[2]: Access = 14624, Miss = 733, Miss_rate = 0.050, Pending_hits = 32, Reservation_fails = 114
L2_cache_bank[3]: Access = 14806, Miss = 735, Miss_rate = 0.050, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[4]: Access = 14791, Miss = 711, Miss_rate = 0.048, Pending_hits = 30, Reservation_fails = 260
L2_cache_bank[5]: Access = 16471, Miss = 709, Miss_rate = 0.043, Pending_hits = 21, Reservation_fails = 418
L2_cache_bank[6]: Access = 14738, Miss = 738, Miss_rate = 0.050, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[7]: Access = 14409, Miss = 749, Miss_rate = 0.052, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[8]: Access = 14589, Miss = 769, Miss_rate = 0.053, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[9]: Access = 14516, Miss = 744, Miss_rate = 0.051, Pending_hits = 17, Reservation_fails = 253
L2_cache_bank[10]: Access = 14947, Miss = 740, Miss_rate = 0.050, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[11]: Access = 14391, Miss = 739, Miss_rate = 0.051, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 177022
L2_total_cache_misses = 8867
L2_total_cache_miss_rate = 0.0501
L2_total_cache_pending_hits = 278
L2_total_cache_reservation_fails = 1472
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50886
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 852
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116908
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1187
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.218
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=411744
icnt_total_pkts_simt_to_mem=295463
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.1177
	minimum = 6
	maximum = 310
Network latency average = 29.2935
	minimum = 6
	maximum = 182
Slowest packet = 345952
Flit latency average = 34.0093
	minimum = 6
	maximum = 181
Slowest flit = 702276
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0710747
	minimum = 0.0456376 (at node 4)
	maximum = 0.284564 (at node 20)
Accepted packet rate average = 0.0710747
	minimum = 0.0456376 (at node 4)
	maximum = 0.284564 (at node 20)
Injected flit rate average = 0.113796
	minimum = 0.0778523 (at node 18)
	maximum = 0.30604 (at node 20)
Accepted flit rate average= 0.113796
	minimum = 0.0563758 (at node 4)
	maximum = 0.563758 (at node 20)
Injected packet length average = 1.60107
Accepted packet length average = 1.60107
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.8328 (8 samples)
	minimum = 6 (8 samples)
	maximum = 185.625 (8 samples)
Network latency average = 18.258 (8 samples)
	minimum = 6 (8 samples)
	maximum = 135.875 (8 samples)
Flit latency average = 18.418 (8 samples)
	minimum = 6 (8 samples)
	maximum = 133.875 (8 samples)
Fragmentation average = 0.0108355 (8 samples)
	minimum = 0 (8 samples)
	maximum = 32.5 (8 samples)
Injected packet rate average = 0.0544365 (8 samples)
	minimum = 0.0371439 (8 samples)
	maximum = 0.134139 (8 samples)
Accepted packet rate average = 0.0544365 (8 samples)
	minimum = 0.0371439 (8 samples)
	maximum = 0.134139 (8 samples)
Injected flit rate average = 0.102518 (8 samples)
	minimum = 0.0630926 (8 samples)
	maximum = 0.208859 (8 samples)
Accepted flit rate average = 0.102518 (8 samples)
	minimum = 0.0700065 (8 samples)
	maximum = 0.272306 (8 samples)
Injected packet size average = 1.88326 (8 samples)
Accepted packet size average = 1.88326 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 38 sec (158 sec)
gpgpu_simulation_rate = 34211 (inst/sec)
gpgpu_simulation_rate = 778 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,123009)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,123009)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,123009)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,123009)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,123009)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,123009)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,123009)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,123009)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,123009)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,123009)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,123009)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,123009)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,123009)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,123009)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,123009)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,123009)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,123009)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,123009)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,123009)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,123009)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,123009)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,123009)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,123009)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,123009)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,123009)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,123009)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,123009)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,123009)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,123009)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,123009)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,123009)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,123009)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,123009)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,123009)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,123009)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,123009)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,123009)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,123009)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,123009)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,123009)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,123009)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,123009)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,123009)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,123009)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,123009)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(14,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(9,0,0) tid=(283,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(36,0,0) tid=(443,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(38,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 123509  inst.: 5727141 (ipc=643.5) sim_rate=35794 (inst/sec) elapsed = 0:0:02:40 / Tue Apr 16 16:54:27 2019
GPGPU-Sim uArch: cycles simulated: 124009  inst.: 5762845 (ipc=357.5) sim_rate=35794 (inst/sec) elapsed = 0:0:02:41 / Tue Apr 16 16:54:28 2019
GPGPU-Sim uArch: cycles simulated: 124509  inst.: 5790165 (ipc=256.5) sim_rate=35741 (inst/sec) elapsed = 0:0:02:42 / Tue Apr 16 16:54:29 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(11,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 125509  inst.: 5807711 (ipc=160.9) sim_rate=35630 (inst/sec) elapsed = 0:0:02:43 / Tue Apr 16 16:54:30 2019
GPGPU-Sim uArch: cycles simulated: 126509  inst.: 5818141 (ipc=117.9) sim_rate=35476 (inst/sec) elapsed = 0:0:02:44 / Tue Apr 16 16:54:31 2019
GPGPU-Sim uArch: cycles simulated: 127009  inst.: 5823494 (ipc=104.5) sim_rate=35293 (inst/sec) elapsed = 0:0:02:45 / Tue Apr 16 16:54:32 2019
GPGPU-Sim uArch: cycles simulated: 128009  inst.: 5836891 (ipc=86.3) sim_rate=35161 (inst/sec) elapsed = 0:0:02:46 / Tue Apr 16 16:54:33 2019
GPGPU-Sim uArch: cycles simulated: 129009  inst.: 5849918 (ipc=74.1) sim_rate=35029 (inst/sec) elapsed = 0:0:02:47 / Tue Apr 16 16:54:34 2019
GPGPU-Sim uArch: cycles simulated: 130009  inst.: 5863389 (ipc=65.4) sim_rate=34901 (inst/sec) elapsed = 0:0:02:48 / Tue Apr 16 16:54:35 2019
GPGPU-Sim uArch: cycles simulated: 130509  inst.: 5868464 (ipc=61.7) sim_rate=34724 (inst/sec) elapsed = 0:0:02:49 / Tue Apr 16 16:54:36 2019
GPGPU-Sim uArch: cycles simulated: 131509  inst.: 5880943 (ipc=55.9) sim_rate=34593 (inst/sec) elapsed = 0:0:02:50 / Tue Apr 16 16:54:37 2019
GPGPU-Sim uArch: cycles simulated: 132509  inst.: 5894362 (ipc=51.5) sim_rate=34469 (inst/sec) elapsed = 0:0:02:51 / Tue Apr 16 16:54:38 2019
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(14,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 133509  inst.: 5907261 (ipc=47.8) sim_rate=34344 (inst/sec) elapsed = 0:0:02:52 / Tue Apr 16 16:54:39 2019
GPGPU-Sim uArch: cycles simulated: 134509  inst.: 5919534 (ipc=44.7) sim_rate=34216 (inst/sec) elapsed = 0:0:02:53 / Tue Apr 16 16:54:40 2019
GPGPU-Sim uArch: cycles simulated: 135009  inst.: 5925743 (ipc=43.4) sim_rate=34055 (inst/sec) elapsed = 0:0:02:54 / Tue Apr 16 16:54:41 2019
GPGPU-Sim uArch: cycles simulated: 136009  inst.: 5936371 (ipc=40.8) sim_rate=33922 (inst/sec) elapsed = 0:0:02:55 / Tue Apr 16 16:54:42 2019
GPGPU-Sim uArch: cycles simulated: 137009  inst.: 5947690 (ipc=38.7) sim_rate=33793 (inst/sec) elapsed = 0:0:02:56 / Tue Apr 16 16:54:43 2019
GPGPU-Sim uArch: cycles simulated: 137509  inst.: 5953257 (ipc=37.8) sim_rate=33634 (inst/sec) elapsed = 0:0:02:57 / Tue Apr 16 16:54:44 2019
GPGPU-Sim uArch: cycles simulated: 138509  inst.: 5965472 (ipc=36.1) sim_rate=33513 (inst/sec) elapsed = 0:0:02:58 / Tue Apr 16 16:54:45 2019
GPGPU-Sim uArch: cycles simulated: 139509  inst.: 5978731 (ipc=34.7) sim_rate=33400 (inst/sec) elapsed = 0:0:02:59 / Tue Apr 16 16:54:46 2019
GPGPU-Sim uArch: cycles simulated: 140009  inst.: 5985255 (ipc=34.1) sim_rate=33251 (inst/sec) elapsed = 0:0:03:00 / Tue Apr 16 16:54:47 2019
GPGPU-Sim uArch: cycles simulated: 141009  inst.: 5998004 (ipc=32.9) sim_rate=33138 (inst/sec) elapsed = 0:0:03:01 / Tue Apr 16 16:54:48 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(12,0,0) tid=(346,0,0)
GPGPU-Sim uArch: cycles simulated: 142009  inst.: 6008259 (ipc=31.7) sim_rate=33012 (inst/sec) elapsed = 0:0:03:02 / Tue Apr 16 16:54:49 2019
GPGPU-Sim uArch: cycles simulated: 143009  inst.: 6020691 (ipc=30.8) sim_rate=32899 (inst/sec) elapsed = 0:0:03:03 / Tue Apr 16 16:54:50 2019
GPGPU-Sim uArch: cycles simulated: 143509  inst.: 6027304 (ipc=30.3) sim_rate=32757 (inst/sec) elapsed = 0:0:03:04 / Tue Apr 16 16:54:51 2019
GPGPU-Sim uArch: cycles simulated: 144509  inst.: 6039421 (ipc=29.5) sim_rate=32645 (inst/sec) elapsed = 0:0:03:05 / Tue Apr 16 16:54:52 2019
GPGPU-Sim uArch: cycles simulated: 145509  inst.: 6051045 (ipc=28.7) sim_rate=32532 (inst/sec) elapsed = 0:0:03:06 / Tue Apr 16 16:54:53 2019
GPGPU-Sim uArch: cycles simulated: 146009  inst.: 6057351 (ipc=28.3) sim_rate=32392 (inst/sec) elapsed = 0:0:03:07 / Tue Apr 16 16:54:54 2019
GPGPU-Sim uArch: cycles simulated: 147009  inst.: 6069398 (ipc=27.7) sim_rate=32284 (inst/sec) elapsed = 0:0:03:08 / Tue Apr 16 16:54:55 2019
GPGPU-Sim uArch: cycles simulated: 147509  inst.: 6075848 (ipc=27.4) sim_rate=32147 (inst/sec) elapsed = 0:0:03:09 / Tue Apr 16 16:54:56 2019
GPGPU-Sim uArch: cycles simulated: 148509  inst.: 6088341 (ipc=26.8) sim_rate=32043 (inst/sec) elapsed = 0:0:03:10 / Tue Apr 16 16:54:57 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(1,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 149509  inst.: 6099989 (ipc=26.2) sim_rate=31937 (inst/sec) elapsed = 0:0:03:11 / Tue Apr 16 16:54:58 2019
GPGPU-Sim uArch: cycles simulated: 150009  inst.: 6105180 (ipc=25.9) sim_rate=31797 (inst/sec) elapsed = 0:0:03:12 / Tue Apr 16 16:54:59 2019
GPGPU-Sim uArch: cycles simulated: 151009  inst.: 6116928 (ipc=25.4) sim_rate=31693 (inst/sec) elapsed = 0:0:03:13 / Tue Apr 16 16:55:00 2019
GPGPU-Sim uArch: cycles simulated: 152009  inst.: 6128000 (ipc=24.9) sim_rate=31587 (inst/sec) elapsed = 0:0:03:14 / Tue Apr 16 16:55:01 2019
GPGPU-Sim uArch: cycles simulated: 152509  inst.: 6134379 (ipc=24.7) sim_rate=31458 (inst/sec) elapsed = 0:0:03:15 / Tue Apr 16 16:55:02 2019
GPGPU-Sim uArch: cycles simulated: 153509  inst.: 6148439 (ipc=24.4) sim_rate=31369 (inst/sec) elapsed = 0:0:03:16 / Tue Apr 16 16:55:03 2019
GPGPU-Sim uArch: cycles simulated: 154009  inst.: 6154137 (ipc=24.2) sim_rate=31239 (inst/sec) elapsed = 0:0:03:17 / Tue Apr 16 16:55:04 2019
GPGPU-Sim uArch: cycles simulated: 155009  inst.: 6166651 (ipc=23.8) sim_rate=31144 (inst/sec) elapsed = 0:0:03:18 / Tue Apr 16 16:55:05 2019
GPGPU-Sim uArch: cycles simulated: 156009  inst.: 6179507 (ipc=23.5) sim_rate=31052 (inst/sec) elapsed = 0:0:03:19 / Tue Apr 16 16:55:06 2019
GPGPU-Sim uArch: cycles simulated: 156509  inst.: 6185438 (ipc=23.3) sim_rate=30927 (inst/sec) elapsed = 0:0:03:20 / Tue Apr 16 16:55:07 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(11,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 157509  inst.: 6197817 (ipc=23.0) sim_rate=30834 (inst/sec) elapsed = 0:0:03:21 / Tue Apr 16 16:55:08 2019
GPGPU-Sim uArch: cycles simulated: 158509  inst.: 6209467 (ipc=22.7) sim_rate=30739 (inst/sec) elapsed = 0:0:03:22 / Tue Apr 16 16:55:09 2019
GPGPU-Sim uArch: cycles simulated: 159009  inst.: 6216132 (ipc=22.5) sim_rate=30621 (inst/sec) elapsed = 0:0:03:23 / Tue Apr 16 16:55:10 2019
GPGPU-Sim uArch: cycles simulated: 160009  inst.: 6228766 (ipc=22.3) sim_rate=30533 (inst/sec) elapsed = 0:0:03:24 / Tue Apr 16 16:55:11 2019
GPGPU-Sim uArch: cycles simulated: 161009  inst.: 6239909 (ipc=22.0) sim_rate=30438 (inst/sec) elapsed = 0:0:03:25 / Tue Apr 16 16:55:12 2019
GPGPU-Sim uArch: cycles simulated: 161509  inst.: 6246600 (ipc=21.8) sim_rate=30323 (inst/sec) elapsed = 0:0:03:26 / Tue Apr 16 16:55:13 2019
GPGPU-Sim uArch: cycles simulated: 162509  inst.: 6258819 (ipc=21.6) sim_rate=30235 (inst/sec) elapsed = 0:0:03:27 / Tue Apr 16 16:55:14 2019
GPGPU-Sim uArch: cycles simulated: 163509  inst.: 6271094 (ipc=21.4) sim_rate=30149 (inst/sec) elapsed = 0:0:03:28 / Tue Apr 16 16:55:15 2019
GPGPU-Sim uArch: cycles simulated: 164509  inst.: 6283687 (ipc=21.2) sim_rate=30065 (inst/sec) elapsed = 0:0:03:29 / Tue Apr 16 16:55:16 2019
GPGPU-Sim uArch: cycles simulated: 165009  inst.: 6289121 (ipc=21.0) sim_rate=29948 (inst/sec) elapsed = 0:0:03:30 / Tue Apr 16 16:55:17 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(13,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 166009  inst.: 6302851 (ipc=20.9) sim_rate=29871 (inst/sec) elapsed = 0:0:03:31 / Tue Apr 16 16:55:18 2019
GPGPU-Sim uArch: cycles simulated: 166509  inst.: 6307966 (ipc=20.7) sim_rate=29754 (inst/sec) elapsed = 0:0:03:32 / Tue Apr 16 16:55:19 2019
GPGPU-Sim uArch: cycles simulated: 167509  inst.: 6320367 (ipc=20.6) sim_rate=29673 (inst/sec) elapsed = 0:0:03:33 / Tue Apr 16 16:55:20 2019
GPGPU-Sim uArch: cycles simulated: 168509  inst.: 6332998 (ipc=20.4) sim_rate=29593 (inst/sec) elapsed = 0:0:03:34 / Tue Apr 16 16:55:21 2019
GPGPU-Sim uArch: cycles simulated: 169009  inst.: 6339355 (ipc=20.3) sim_rate=29485 (inst/sec) elapsed = 0:0:03:35 / Tue Apr 16 16:55:22 2019
GPGPU-Sim uArch: cycles simulated: 170009  inst.: 6351300 (ipc=20.1) sim_rate=29404 (inst/sec) elapsed = 0:0:03:36 / Tue Apr 16 16:55:23 2019
GPGPU-Sim uArch: cycles simulated: 170509  inst.: 6357100 (ipc=20.0) sim_rate=29295 (inst/sec) elapsed = 0:0:03:37 / Tue Apr 16 16:55:24 2019
GPGPU-Sim uArch: cycles simulated: 171509  inst.: 6368545 (ipc=19.9) sim_rate=29213 (inst/sec) elapsed = 0:0:03:38 / Tue Apr 16 16:55:25 2019
GPGPU-Sim uArch: cycles simulated: 172509  inst.: 6381666 (ipc=19.7) sim_rate=29140 (inst/sec) elapsed = 0:0:03:39 / Tue Apr 16 16:55:26 2019
GPGPU-Sim uArch: cycles simulated: 173009  inst.: 6387521 (ipc=19.6) sim_rate=29034 (inst/sec) elapsed = 0:0:03:40 / Tue Apr 16 16:55:27 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(11,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 174009  inst.: 6399891 (ipc=19.5) sim_rate=28958 (inst/sec) elapsed = 0:0:03:41 / Tue Apr 16 16:55:28 2019
GPGPU-Sim uArch: cycles simulated: 174509  inst.: 6405640 (ipc=19.4) sim_rate=28854 (inst/sec) elapsed = 0:0:03:42 / Tue Apr 16 16:55:29 2019
GPGPU-Sim uArch: cycles simulated: 175509  inst.: 6417277 (ipc=19.3) sim_rate=28777 (inst/sec) elapsed = 0:0:03:43 / Tue Apr 16 16:55:30 2019
GPGPU-Sim uArch: cycles simulated: 176009  inst.: 6423984 (ipc=19.2) sim_rate=28678 (inst/sec) elapsed = 0:0:03:44 / Tue Apr 16 16:55:31 2019
GPGPU-Sim uArch: cycles simulated: 177009  inst.: 6436643 (ipc=19.1) sim_rate=28607 (inst/sec) elapsed = 0:0:03:45 / Tue Apr 16 16:55:32 2019
GPGPU-Sim uArch: cycles simulated: 177509  inst.: 6444804 (ipc=19.1) sim_rate=28516 (inst/sec) elapsed = 0:0:03:46 / Tue Apr 16 16:55:33 2019
GPGPU-Sim uArch: cycles simulated: 178509  inst.: 6457341 (ipc=19.0) sim_rate=28446 (inst/sec) elapsed = 0:0:03:47 / Tue Apr 16 16:55:34 2019
GPGPU-Sim uArch: cycles simulated: 179509  inst.: 6467754 (ipc=18.8) sim_rate=28367 (inst/sec) elapsed = 0:0:03:48 / Tue Apr 16 16:55:35 2019
GPGPU-Sim uArch: cycles simulated: 180009  inst.: 6473077 (ipc=18.7) sim_rate=28266 (inst/sec) elapsed = 0:0:03:49 / Tue Apr 16 16:55:36 2019
GPGPU-Sim uArch: cycles simulated: 181009  inst.: 6485407 (ipc=18.6) sim_rate=28197 (inst/sec) elapsed = 0:0:03:50 / Tue Apr 16 16:55:37 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(24,0,0) tid=(273,0,0)
GPGPU-Sim uArch: cycles simulated: 182009  inst.: 6497595 (ipc=18.5) sim_rate=28128 (inst/sec) elapsed = 0:0:03:51 / Tue Apr 16 16:55:38 2019
GPGPU-Sim uArch: cycles simulated: 182509  inst.: 6504497 (ipc=18.5) sim_rate=28036 (inst/sec) elapsed = 0:0:03:52 / Tue Apr 16 16:55:39 2019
GPGPU-Sim uArch: cycles simulated: 183509  inst.: 6516476 (ipc=18.4) sim_rate=27967 (inst/sec) elapsed = 0:0:03:53 / Tue Apr 16 16:55:40 2019
GPGPU-Sim uArch: cycles simulated: 184509  inst.: 6529132 (ipc=18.3) sim_rate=27902 (inst/sec) elapsed = 0:0:03:54 / Tue Apr 16 16:55:41 2019
GPGPU-Sim uArch: cycles simulated: 185009  inst.: 6534403 (ipc=18.2) sim_rate=27805 (inst/sec) elapsed = 0:0:03:55 / Tue Apr 16 16:55:42 2019
GPGPU-Sim uArch: cycles simulated: 186009  inst.: 6545834 (ipc=18.1) sim_rate=27736 (inst/sec) elapsed = 0:0:03:56 / Tue Apr 16 16:55:43 2019
GPGPU-Sim uArch: cycles simulated: 187009  inst.: 6558629 (ipc=18.0) sim_rate=27673 (inst/sec) elapsed = 0:0:03:57 / Tue Apr 16 16:55:44 2019
GPGPU-Sim uArch: cycles simulated: 187509  inst.: 6564278 (ipc=18.0) sim_rate=27581 (inst/sec) elapsed = 0:0:03:58 / Tue Apr 16 16:55:45 2019
GPGPU-Sim uArch: cycles simulated: 188509  inst.: 6578336 (ipc=17.9) sim_rate=27524 (inst/sec) elapsed = 0:0:03:59 / Tue Apr 16 16:55:46 2019
GPGPU-Sim uArch: cycles simulated: 189509  inst.: 6589834 (ipc=17.8) sim_rate=27457 (inst/sec) elapsed = 0:0:04:00 / Tue Apr 16 16:55:47 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(21,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 190009  inst.: 6596073 (ipc=17.8) sim_rate=27369 (inst/sec) elapsed = 0:0:04:01 / Tue Apr 16 16:55:48 2019
GPGPU-Sim uArch: cycles simulated: 191009  inst.: 6607668 (ipc=17.7) sim_rate=27304 (inst/sec) elapsed = 0:0:04:02 / Tue Apr 16 16:55:49 2019
GPGPU-Sim uArch: cycles simulated: 191509  inst.: 6613998 (ipc=17.6) sim_rate=27218 (inst/sec) elapsed = 0:0:04:03 / Tue Apr 16 16:55:50 2019
GPGPU-Sim uArch: cycles simulated: 192509  inst.: 6626871 (ipc=17.6) sim_rate=27159 (inst/sec) elapsed = 0:0:04:04 / Tue Apr 16 16:55:51 2019
GPGPU-Sim uArch: cycles simulated: 193509  inst.: 6640908 (ipc=17.5) sim_rate=27105 (inst/sec) elapsed = 0:0:04:05 / Tue Apr 16 16:55:52 2019
GPGPU-Sim uArch: cycles simulated: 194009  inst.: 6647067 (ipc=17.5) sim_rate=27020 (inst/sec) elapsed = 0:0:04:06 / Tue Apr 16 16:55:53 2019
GPGPU-Sim uArch: cycles simulated: 195009  inst.: 6658789 (ipc=17.4) sim_rate=26958 (inst/sec) elapsed = 0:0:04:07 / Tue Apr 16 16:55:54 2019
GPGPU-Sim uArch: cycles simulated: 195509  inst.: 6665205 (ipc=17.4) sim_rate=26875 (inst/sec) elapsed = 0:0:04:08 / Tue Apr 16 16:55:55 2019
GPGPU-Sim uArch: cycles simulated: 196509  inst.: 6678031 (ipc=17.3) sim_rate=26819 (inst/sec) elapsed = 0:0:04:09 / Tue Apr 16 16:55:56 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(17,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 197509  inst.: 6691394 (ipc=17.3) sim_rate=26765 (inst/sec) elapsed = 0:0:04:10 / Tue Apr 16 16:55:57 2019
GPGPU-Sim uArch: cycles simulated: 198009  inst.: 6697837 (ipc=17.2) sim_rate=26684 (inst/sec) elapsed = 0:0:04:11 / Tue Apr 16 16:55:58 2019
GPGPU-Sim uArch: cycles simulated: 199009  inst.: 6710595 (ipc=17.2) sim_rate=26629 (inst/sec) elapsed = 0:0:04:12 / Tue Apr 16 16:55:59 2019
GPGPU-Sim uArch: cycles simulated: 199509  inst.: 6717849 (ipc=17.2) sim_rate=26552 (inst/sec) elapsed = 0:0:04:13 / Tue Apr 16 16:56:00 2019
GPGPU-Sim uArch: cycles simulated: 200509  inst.: 6730716 (ipc=17.1) sim_rate=26498 (inst/sec) elapsed = 0:0:04:14 / Tue Apr 16 16:56:01 2019
GPGPU-Sim uArch: cycles simulated: 201509  inst.: 6744039 (ipc=17.1) sim_rate=26447 (inst/sec) elapsed = 0:0:04:15 / Tue Apr 16 16:56:02 2019
GPGPU-Sim uArch: cycles simulated: 202009  inst.: 6749973 (ipc=17.0) sim_rate=26367 (inst/sec) elapsed = 0:0:04:16 / Tue Apr 16 16:56:03 2019
GPGPU-Sim uArch: cycles simulated: 203009  inst.: 6763723 (ipc=17.0) sim_rate=26317 (inst/sec) elapsed = 0:0:04:17 / Tue Apr 16 16:56:04 2019
GPGPU-Sim uArch: cycles simulated: 203509  inst.: 6770092 (ipc=17.0) sim_rate=26240 (inst/sec) elapsed = 0:0:04:18 / Tue Apr 16 16:56:05 2019
GPGPU-Sim uArch: cycles simulated: 204509  inst.: 6783360 (ipc=16.9) sim_rate=26190 (inst/sec) elapsed = 0:0:04:19 / Tue Apr 16 16:56:06 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(27,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 205009  inst.: 6789304 (ipc=16.9) sim_rate=26112 (inst/sec) elapsed = 0:0:04:20 / Tue Apr 16 16:56:07 2019
GPGPU-Sim uArch: cycles simulated: 206009  inst.: 6802512 (ipc=16.8) sim_rate=26063 (inst/sec) elapsed = 0:0:04:21 / Tue Apr 16 16:56:08 2019
GPGPU-Sim uArch: cycles simulated: 207009  inst.: 6815350 (ipc=16.8) sim_rate=26012 (inst/sec) elapsed = 0:0:04:22 / Tue Apr 16 16:56:09 2019
GPGPU-Sim uArch: cycles simulated: 207509  inst.: 6821307 (ipc=16.8) sim_rate=25936 (inst/sec) elapsed = 0:0:04:23 / Tue Apr 16 16:56:10 2019
GPGPU-Sim uArch: cycles simulated: 208509  inst.: 6833804 (ipc=16.7) sim_rate=25885 (inst/sec) elapsed = 0:0:04:24 / Tue Apr 16 16:56:11 2019
GPGPU-Sim uArch: cycles simulated: 209509  inst.: 6848001 (ipc=16.7) sim_rate=25841 (inst/sec) elapsed = 0:0:04:25 / Tue Apr 16 16:56:12 2019
GPGPU-Sim uArch: cycles simulated: 210009  inst.: 6854183 (ipc=16.7) sim_rate=25767 (inst/sec) elapsed = 0:0:04:26 / Tue Apr 16 16:56:13 2019
GPGPU-Sim uArch: cycles simulated: 211009  inst.: 6867497 (ipc=16.6) sim_rate=25720 (inst/sec) elapsed = 0:0:04:27 / Tue Apr 16 16:56:14 2019
GPGPU-Sim uArch: cycles simulated: 211509  inst.: 6873736 (ipc=16.6) sim_rate=25648 (inst/sec) elapsed = 0:0:04:28 / Tue Apr 16 16:56:15 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(18,0,0) tid=(401,0,0)
GPGPU-Sim uArch: cycles simulated: 212509  inst.: 6888394 (ipc=16.6) sim_rate=25607 (inst/sec) elapsed = 0:0:04:29 / Tue Apr 16 16:56:16 2019
GPGPU-Sim uArch: cycles simulated: 213509  inst.: 6900505 (ipc=16.5) sim_rate=25557 (inst/sec) elapsed = 0:0:04:30 / Tue Apr 16 16:56:17 2019
GPGPU-Sim uArch: cycles simulated: 214509  inst.: 6915188 (ipc=16.5) sim_rate=25517 (inst/sec) elapsed = 0:0:04:31 / Tue Apr 16 16:56:18 2019
GPGPU-Sim uArch: cycles simulated: 215009  inst.: 6921248 (ipc=16.5) sim_rate=25445 (inst/sec) elapsed = 0:0:04:32 / Tue Apr 16 16:56:19 2019
GPGPU-Sim uArch: cycles simulated: 216009  inst.: 6934704 (ipc=16.4) sim_rate=25401 (inst/sec) elapsed = 0:0:04:33 / Tue Apr 16 16:56:20 2019
GPGPU-Sim uArch: cycles simulated: 216509  inst.: 6941865 (ipc=16.4) sim_rate=25335 (inst/sec) elapsed = 0:0:04:34 / Tue Apr 16 16:56:21 2019
GPGPU-Sim uArch: cycles simulated: 217509  inst.: 6955004 (ipc=16.4) sim_rate=25290 (inst/sec) elapsed = 0:0:04:35 / Tue Apr 16 16:56:22 2019
GPGPU-Sim uArch: cycles simulated: 218509  inst.: 6968168 (ipc=16.4) sim_rate=25246 (inst/sec) elapsed = 0:0:04:36 / Tue Apr 16 16:56:23 2019
GPGPU-Sim uArch: cycles simulated: 219009  inst.: 6974626 (ipc=16.3) sim_rate=25179 (inst/sec) elapsed = 0:0:04:37 / Tue Apr 16 16:56:24 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(26,0,0) tid=(346,0,0)
GPGPU-Sim uArch: cycles simulated: 220009  inst.: 6987291 (ipc=16.3) sim_rate=25134 (inst/sec) elapsed = 0:0:04:38 / Tue Apr 16 16:56:25 2019
GPGPU-Sim uArch: cycles simulated: 221009  inst.: 6999099 (ipc=16.3) sim_rate=25086 (inst/sec) elapsed = 0:0:04:39 / Tue Apr 16 16:56:26 2019
GPGPU-Sim uArch: cycles simulated: 222009  inst.: 7011847 (ipc=16.2) sim_rate=25042 (inst/sec) elapsed = 0:0:04:40 / Tue Apr 16 16:56:27 2019
GPGPU-Sim uArch: cycles simulated: 222509  inst.: 7018437 (ipc=16.2) sim_rate=24976 (inst/sec) elapsed = 0:0:04:41 / Tue Apr 16 16:56:28 2019
GPGPU-Sim uArch: cycles simulated: 223509  inst.: 7030888 (ipc=16.2) sim_rate=24932 (inst/sec) elapsed = 0:0:04:42 / Tue Apr 16 16:56:29 2019
GPGPU-Sim uArch: cycles simulated: 224509  inst.: 7044709 (ipc=16.2) sim_rate=24892 (inst/sec) elapsed = 0:0:04:43 / Tue Apr 16 16:56:30 2019
GPGPU-Sim uArch: cycles simulated: 225009  inst.: 7051726 (ipc=16.1) sim_rate=24830 (inst/sec) elapsed = 0:0:04:44 / Tue Apr 16 16:56:31 2019
GPGPU-Sim uArch: cycles simulated: 226009  inst.: 7064157 (ipc=16.1) sim_rate=24786 (inst/sec) elapsed = 0:0:04:45 / Tue Apr 16 16:56:32 2019
GPGPU-Sim uArch: cycles simulated: 226509  inst.: 7070444 (ipc=16.1) sim_rate=24721 (inst/sec) elapsed = 0:0:04:46 / Tue Apr 16 16:56:33 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(42,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 227509  inst.: 7083355 (ipc=16.1) sim_rate=24680 (inst/sec) elapsed = 0:0:04:47 / Tue Apr 16 16:56:34 2019
GPGPU-Sim uArch: cycles simulated: 228509  inst.: 7097129 (ipc=16.0) sim_rate=24642 (inst/sec) elapsed = 0:0:04:48 / Tue Apr 16 16:56:35 2019
GPGPU-Sim uArch: cycles simulated: 229009  inst.: 7103336 (ipc=16.0) sim_rate=24579 (inst/sec) elapsed = 0:0:04:49 / Tue Apr 16 16:56:36 2019
GPGPU-Sim uArch: cycles simulated: 230009  inst.: 7117466 (ipc=16.0) sim_rate=24542 (inst/sec) elapsed = 0:0:04:50 / Tue Apr 16 16:56:37 2019
GPGPU-Sim uArch: cycles simulated: 230509  inst.: 7124156 (ipc=16.0) sim_rate=24481 (inst/sec) elapsed = 0:0:04:51 / Tue Apr 16 16:56:38 2019
GPGPU-Sim uArch: cycles simulated: 231509  inst.: 7136320 (ipc=16.0) sim_rate=24439 (inst/sec) elapsed = 0:0:04:52 / Tue Apr 16 16:56:39 2019
GPGPU-Sim uArch: cycles simulated: 232509  inst.: 7149402 (ipc=15.9) sim_rate=24400 (inst/sec) elapsed = 0:0:04:53 / Tue Apr 16 16:56:40 2019
GPGPU-Sim uArch: cycles simulated: 233009  inst.: 7155983 (ipc=15.9) sim_rate=24340 (inst/sec) elapsed = 0:0:04:54 / Tue Apr 16 16:56:41 2019
GPGPU-Sim uArch: cycles simulated: 234009  inst.: 7168352 (ipc=15.9) sim_rate=24299 (inst/sec) elapsed = 0:0:04:55 / Tue Apr 16 16:56:42 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(32,0,0) tid=(282,0,0)
GPGPU-Sim uArch: cycles simulated: 235009  inst.: 7180097 (ipc=15.8) sim_rate=24257 (inst/sec) elapsed = 0:0:04:56 / Tue Apr 16 16:56:43 2019
GPGPU-Sim uArch: cycles simulated: 235509  inst.: 7187458 (ipc=15.8) sim_rate=24200 (inst/sec) elapsed = 0:0:04:57 / Tue Apr 16 16:56:44 2019
GPGPU-Sim uArch: cycles simulated: 236509  inst.: 7200591 (ipc=15.8) sim_rate=24163 (inst/sec) elapsed = 0:0:04:58 / Tue Apr 16 16:56:45 2019
GPGPU-Sim uArch: cycles simulated: 237009  inst.: 7206747 (ipc=15.8) sim_rate=24102 (inst/sec) elapsed = 0:0:04:59 / Tue Apr 16 16:56:46 2019
GPGPU-Sim uArch: cycles simulated: 238009  inst.: 7220048 (ipc=15.8) sim_rate=24066 (inst/sec) elapsed = 0:0:05:00 / Tue Apr 16 16:56:47 2019
GPGPU-Sim uArch: cycles simulated: 239009  inst.: 7233582 (ipc=15.8) sim_rate=24031 (inst/sec) elapsed = 0:0:05:01 / Tue Apr 16 16:56:48 2019
GPGPU-Sim uArch: cycles simulated: 239509  inst.: 7239297 (ipc=15.7) sim_rate=23971 (inst/sec) elapsed = 0:0:05:02 / Tue Apr 16 16:56:49 2019
GPGPU-Sim uArch: cycles simulated: 240509  inst.: 7252274 (ipc=15.7) sim_rate=23934 (inst/sec) elapsed = 0:0:05:03 / Tue Apr 16 16:56:50 2019
GPGPU-Sim uArch: cycles simulated: 241509  inst.: 7265409 (ipc=15.7) sim_rate=23899 (inst/sec) elapsed = 0:0:05:04 / Tue Apr 16 16:56:51 2019
GPGPU-Sim uArch: cycles simulated: 242009  inst.: 7272904 (ipc=15.7) sim_rate=23845 (inst/sec) elapsed = 0:0:05:05 / Tue Apr 16 16:56:52 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(3,0,0) tid=(372,0,0)
GPGPU-Sim uArch: cycles simulated: 243009  inst.: 7285546 (ipc=15.7) sim_rate=23808 (inst/sec) elapsed = 0:0:05:06 / Tue Apr 16 16:56:53 2019
GPGPU-Sim uArch: cycles simulated: 244009  inst.: 7298561 (ipc=15.6) sim_rate=23773 (inst/sec) elapsed = 0:0:05:07 / Tue Apr 16 16:56:54 2019
GPGPU-Sim uArch: cycles simulated: 245009  inst.: 7311478 (ipc=15.6) sim_rate=23738 (inst/sec) elapsed = 0:0:05:08 / Tue Apr 16 16:56:55 2019
GPGPU-Sim uArch: cycles simulated: 245509  inst.: 7318413 (ipc=15.6) sim_rate=23684 (inst/sec) elapsed = 0:0:05:09 / Tue Apr 16 16:56:56 2019
GPGPU-Sim uArch: cycles simulated: 246509  inst.: 7331449 (ipc=15.6) sim_rate=23649 (inst/sec) elapsed = 0:0:05:10 / Tue Apr 16 16:56:57 2019
GPGPU-Sim uArch: cycles simulated: 247509  inst.: 7343838 (ipc=15.6) sim_rate=23613 (inst/sec) elapsed = 0:0:05:11 / Tue Apr 16 16:56:58 2019
GPGPU-Sim uArch: cycles simulated: 248509  inst.: 7356688 (ipc=15.5) sim_rate=23579 (inst/sec) elapsed = 0:0:05:12 / Tue Apr 16 16:56:59 2019
GPGPU-Sim uArch: cycles simulated: 249509  inst.: 7367849 (ipc=15.5) sim_rate=23539 (inst/sec) elapsed = 0:0:05:13 / Tue Apr 16 16:57:00 2019
GPGPU-Sim uArch: cycles simulated: 250009  inst.: 7374745 (ipc=15.5) sim_rate=23486 (inst/sec) elapsed = 0:0:05:14 / Tue Apr 16 16:57:01 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(12,0,0) tid=(357,0,0)
GPGPU-Sim uArch: cycles simulated: 251009  inst.: 7388103 (ipc=15.5) sim_rate=23454 (inst/sec) elapsed = 0:0:05:15 / Tue Apr 16 16:57:02 2019
GPGPU-Sim uArch: cycles simulated: 252009  inst.: 7400675 (ipc=15.5) sim_rate=23419 (inst/sec) elapsed = 0:0:05:16 / Tue Apr 16 16:57:03 2019
GPGPU-Sim uArch: cycles simulated: 253009  inst.: 7413161 (ipc=15.4) sim_rate=23385 (inst/sec) elapsed = 0:0:05:17 / Tue Apr 16 16:57:04 2019
GPGPU-Sim uArch: cycles simulated: 254009  inst.: 7427760 (ipc=15.4) sim_rate=23357 (inst/sec) elapsed = 0:0:05:18 / Tue Apr 16 16:57:05 2019
GPGPU-Sim uArch: cycles simulated: 255009  inst.: 7440252 (ipc=15.4) sim_rate=23323 (inst/sec) elapsed = 0:0:05:19 / Tue Apr 16 16:57:06 2019
GPGPU-Sim uArch: cycles simulated: 255509  inst.: 7445753 (ipc=15.4) sim_rate=23267 (inst/sec) elapsed = 0:0:05:20 / Tue Apr 16 16:57:07 2019
GPGPU-Sim uArch: cycles simulated: 256509  inst.: 7457776 (ipc=15.4) sim_rate=23232 (inst/sec) elapsed = 0:0:05:21 / Tue Apr 16 16:57:08 2019
GPGPU-Sim uArch: cycles simulated: 257509  inst.: 7470259 (ipc=15.4) sim_rate=23199 (inst/sec) elapsed = 0:0:05:22 / Tue Apr 16 16:57:09 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(17,0,0) tid=(351,0,0)
GPGPU-Sim uArch: cycles simulated: 258509  inst.: 7484071 (ipc=15.3) sim_rate=23170 (inst/sec) elapsed = 0:0:05:23 / Tue Apr 16 16:57:10 2019
GPGPU-Sim uArch: cycles simulated: 259509  inst.: 7497159 (ipc=15.3) sim_rate=23139 (inst/sec) elapsed = 0:0:05:24 / Tue Apr 16 16:57:11 2019
GPGPU-Sim uArch: cycles simulated: 260509  inst.: 7509033 (ipc=15.3) sim_rate=23104 (inst/sec) elapsed = 0:0:05:25 / Tue Apr 16 16:57:12 2019
GPGPU-Sim uArch: cycles simulated: 261509  inst.: 7522246 (ipc=15.3) sim_rate=23074 (inst/sec) elapsed = 0:0:05:26 / Tue Apr 16 16:57:13 2019
GPGPU-Sim uArch: cycles simulated: 262009  inst.: 7528522 (ipc=15.3) sim_rate=23023 (inst/sec) elapsed = 0:0:05:27 / Tue Apr 16 16:57:14 2019
GPGPU-Sim uArch: cycles simulated: 263009  inst.: 7540702 (ipc=15.3) sim_rate=22989 (inst/sec) elapsed = 0:0:05:28 / Tue Apr 16 16:57:15 2019
GPGPU-Sim uArch: cycles simulated: 264009  inst.: 7553360 (ipc=15.2) sim_rate=22958 (inst/sec) elapsed = 0:0:05:29 / Tue Apr 16 16:57:16 2019
GPGPU-Sim uArch: cycles simulated: 265009  inst.: 7565602 (ipc=15.2) sim_rate=22926 (inst/sec) elapsed = 0:0:05:30 / Tue Apr 16 16:57:17 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(20,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 266009  inst.: 7578493 (ipc=15.2) sim_rate=22895 (inst/sec) elapsed = 0:0:05:31 / Tue Apr 16 16:57:18 2019
GPGPU-Sim uArch: cycles simulated: 267009  inst.: 7591164 (ipc=15.2) sim_rate=22864 (inst/sec) elapsed = 0:0:05:32 / Tue Apr 16 16:57:19 2019
GPGPU-Sim uArch: cycles simulated: 268009  inst.: 7603131 (ipc=15.2) sim_rate=22832 (inst/sec) elapsed = 0:0:05:33 / Tue Apr 16 16:57:20 2019
GPGPU-Sim uArch: cycles simulated: 269009  inst.: 7616122 (ipc=15.1) sim_rate=22802 (inst/sec) elapsed = 0:0:05:34 / Tue Apr 16 16:57:21 2019
GPGPU-Sim uArch: cycles simulated: 270009  inst.: 7629795 (ipc=15.1) sim_rate=22775 (inst/sec) elapsed = 0:0:05:35 / Tue Apr 16 16:57:22 2019
GPGPU-Sim uArch: cycles simulated: 271009  inst.: 7643455 (ipc=15.1) sim_rate=22748 (inst/sec) elapsed = 0:0:05:36 / Tue Apr 16 16:57:23 2019
GPGPU-Sim uArch: cycles simulated: 272509  inst.: 7663056 (ipc=15.1) sim_rate=22739 (inst/sec) elapsed = 0:0:05:37 / Tue Apr 16 16:57:24 2019
GPGPU-Sim uArch: cycles simulated: 273009  inst.: 7669682 (ipc=15.1) sim_rate=22691 (inst/sec) elapsed = 0:0:05:38 / Tue Apr 16 16:57:25 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(33,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 274009  inst.: 7683890 (ipc=15.1) sim_rate=22666 (inst/sec) elapsed = 0:0:05:39 / Tue Apr 16 16:57:26 2019
GPGPU-Sim uArch: cycles simulated: 275009  inst.: 7698178 (ipc=15.1) sim_rate=22641 (inst/sec) elapsed = 0:0:05:40 / Tue Apr 16 16:57:27 2019
GPGPU-Sim uArch: cycles simulated: 276009  inst.: 7711326 (ipc=15.1) sim_rate=22613 (inst/sec) elapsed = 0:0:05:41 / Tue Apr 16 16:57:28 2019
GPGPU-Sim uArch: cycles simulated: 277009  inst.: 7724169 (ipc=15.1) sim_rate=22585 (inst/sec) elapsed = 0:0:05:42 / Tue Apr 16 16:57:29 2019
GPGPU-Sim uArch: cycles simulated: 278009  inst.: 7737055 (ipc=15.0) sim_rate=22557 (inst/sec) elapsed = 0:0:05:43 / Tue Apr 16 16:57:30 2019
GPGPU-Sim uArch: cycles simulated: 279009  inst.: 7752152 (ipc=15.0) sim_rate=22535 (inst/sec) elapsed = 0:0:05:44 / Tue Apr 16 16:57:31 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(32,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 280509  inst.: 7769707 (ipc=15.0) sim_rate=22520 (inst/sec) elapsed = 0:0:05:45 / Tue Apr 16 16:57:32 2019
GPGPU-Sim uArch: cycles simulated: 281509  inst.: 7785260 (ipc=15.0) sim_rate=22500 (inst/sec) elapsed = 0:0:05:46 / Tue Apr 16 16:57:33 2019
GPGPU-Sim uArch: cycles simulated: 282509  inst.: 7798709 (ipc=15.0) sim_rate=22474 (inst/sec) elapsed = 0:0:05:47 / Tue Apr 16 16:57:34 2019
GPGPU-Sim uArch: cycles simulated: 283509  inst.: 7810296 (ipc=15.0) sim_rate=22443 (inst/sec) elapsed = 0:0:05:48 / Tue Apr 16 16:57:35 2019
GPGPU-Sim uArch: cycles simulated: 284509  inst.: 7823478 (ipc=15.0) sim_rate=22416 (inst/sec) elapsed = 0:0:05:49 / Tue Apr 16 16:57:36 2019
GPGPU-Sim uArch: cycles simulated: 285509  inst.: 7837495 (ipc=15.0) sim_rate=22392 (inst/sec) elapsed = 0:0:05:50 / Tue Apr 16 16:57:37 2019
GPGPU-Sim uArch: cycles simulated: 287009  inst.: 7855850 (ipc=14.9) sim_rate=22381 (inst/sec) elapsed = 0:0:05:51 / Tue Apr 16 16:57:38 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(39,0,0) tid=(320,0,0)
GPGPU-Sim uArch: cycles simulated: 288009  inst.: 7867822 (ipc=14.9) sim_rate=22351 (inst/sec) elapsed = 0:0:05:52 / Tue Apr 16 16:57:39 2019
GPGPU-Sim uArch: cycles simulated: 289009  inst.: 7879797 (ipc=14.9) sim_rate=22322 (inst/sec) elapsed = 0:0:05:53 / Tue Apr 16 16:57:40 2019
GPGPU-Sim uArch: cycles simulated: 290009  inst.: 7893273 (ipc=14.9) sim_rate=22297 (inst/sec) elapsed = 0:0:05:54 / Tue Apr 16 16:57:41 2019
GPGPU-Sim uArch: cycles simulated: 291009  inst.: 7906638 (ipc=14.9) sim_rate=22272 (inst/sec) elapsed = 0:0:05:55 / Tue Apr 16 16:57:42 2019
GPGPU-Sim uArch: cycles simulated: 292509  inst.: 7926587 (ipc=14.9) sim_rate=22265 (inst/sec) elapsed = 0:0:05:56 / Tue Apr 16 16:57:43 2019
GPGPU-Sim uArch: cycles simulated: 293509  inst.: 7939234 (ipc=14.9) sim_rate=22238 (inst/sec) elapsed = 0:0:05:57 / Tue Apr 16 16:57:44 2019
GPGPU-Sim uArch: cycles simulated: 294509  inst.: 7951713 (ipc=14.8) sim_rate=22211 (inst/sec) elapsed = 0:0:05:58 / Tue Apr 16 16:57:45 2019
GPGPU-Sim uArch: cycles simulated: 295509  inst.: 7963479 (ipc=14.8) sim_rate=22182 (inst/sec) elapsed = 0:0:05:59 / Tue Apr 16 16:57:46 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(44,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 297009  inst.: 7982790 (ipc=14.8) sim_rate=22174 (inst/sec) elapsed = 0:0:06:00 / Tue Apr 16 16:57:47 2019
GPGPU-Sim uArch: cycles simulated: 298009  inst.: 7998078 (ipc=14.8) sim_rate=22155 (inst/sec) elapsed = 0:0:06:01 / Tue Apr 16 16:57:48 2019
GPGPU-Sim uArch: cycles simulated: 299009  inst.: 8011048 (ipc=14.8) sim_rate=22129 (inst/sec) elapsed = 0:0:06:02 / Tue Apr 16 16:57:49 2019
GPGPU-Sim uArch: cycles simulated: 300509  inst.: 8031883 (ipc=14.8) sim_rate=22126 (inst/sec) elapsed = 0:0:06:03 / Tue Apr 16 16:57:50 2019
GPGPU-Sim uArch: cycles simulated: 301509  inst.: 8043577 (ipc=14.8) sim_rate=22097 (inst/sec) elapsed = 0:0:06:04 / Tue Apr 16 16:57:51 2019
GPGPU-Sim uArch: cycles simulated: 302509  inst.: 8056209 (ipc=14.8) sim_rate=22071 (inst/sec) elapsed = 0:0:06:05 / Tue Apr 16 16:57:52 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(9,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 303509  inst.: 8070605 (ipc=14.8) sim_rate=22050 (inst/sec) elapsed = 0:0:06:06 / Tue Apr 16 16:57:53 2019
GPGPU-Sim uArch: cycles simulated: 304509  inst.: 8083887 (ipc=14.8) sim_rate=22026 (inst/sec) elapsed = 0:0:06:07 / Tue Apr 16 16:57:54 2019
GPGPU-Sim uArch: cycles simulated: 305509  inst.: 8097552 (ipc=14.8) sim_rate=22004 (inst/sec) elapsed = 0:0:06:08 / Tue Apr 16 16:57:55 2019
GPGPU-Sim uArch: cycles simulated: 307009  inst.: 8117332 (ipc=14.7) sim_rate=21998 (inst/sec) elapsed = 0:0:06:09 / Tue Apr 16 16:57:56 2019
GPGPU-Sim uArch: cycles simulated: 308009  inst.: 8130350 (ipc=14.7) sim_rate=21973 (inst/sec) elapsed = 0:0:06:10 / Tue Apr 16 16:57:57 2019
GPGPU-Sim uArch: cycles simulated: 309009  inst.: 8143705 (ipc=14.7) sim_rate=21950 (inst/sec) elapsed = 0:0:06:11 / Tue Apr 16 16:57:58 2019
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(31,0,0) tid=(256,0,0)
GPGPU-Sim uArch: cycles simulated: 310509  inst.: 8161772 (ipc=14.7) sim_rate=21940 (inst/sec) elapsed = 0:0:06:12 / Tue Apr 16 16:57:59 2019
GPGPU-Sim uArch: cycles simulated: 311509  inst.: 8175767 (ipc=14.7) sim_rate=21918 (inst/sec) elapsed = 0:0:06:13 / Tue Apr 16 16:58:00 2019
GPGPU-Sim uArch: cycles simulated: 313009  inst.: 8194073 (ipc=14.7) sim_rate=21909 (inst/sec) elapsed = 0:0:06:14 / Tue Apr 16 16:58:01 2019
GPGPU-Sim uArch: cycles simulated: 314009  inst.: 8208005 (ipc=14.7) sim_rate=21888 (inst/sec) elapsed = 0:0:06:15 / Tue Apr 16 16:58:02 2019
GPGPU-Sim uArch: cycles simulated: 315009  inst.: 8221146 (ipc=14.7) sim_rate=21864 (inst/sec) elapsed = 0:0:06:16 / Tue Apr 16 16:58:03 2019
GPGPU-Sim uArch: cycles simulated: 316509  inst.: 8240122 (ipc=14.6) sim_rate=21857 (inst/sec) elapsed = 0:0:06:17 / Tue Apr 16 16:58:04 2019
GPGPU-Sim uArch: cycles simulated: 317509  inst.: 8254027 (ipc=14.6) sim_rate=21836 (inst/sec) elapsed = 0:0:06:18 / Tue Apr 16 16:58:05 2019
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(5,0,0) tid=(485,0,0)
GPGPU-Sim uArch: cycles simulated: 318509  inst.: 8269074 (ipc=14.6) sim_rate=21818 (inst/sec) elapsed = 0:0:06:19 / Tue Apr 16 16:58:06 2019
GPGPU-Sim uArch: cycles simulated: 319509  inst.: 8282294 (ipc=14.6) sim_rate=21795 (inst/sec) elapsed = 0:0:06:20 / Tue Apr 16 16:58:07 2019
GPGPU-Sim uArch: cycles simulated: 321009  inst.: 8302008 (ipc=14.6) sim_rate=21790 (inst/sec) elapsed = 0:0:06:21 / Tue Apr 16 16:58:08 2019
GPGPU-Sim uArch: cycles simulated: 322009  inst.: 8317296 (ipc=14.6) sim_rate=21773 (inst/sec) elapsed = 0:0:06:22 / Tue Apr 16 16:58:09 2019
GPGPU-Sim uArch: cycles simulated: 323009  inst.: 8330802 (ipc=14.6) sim_rate=21751 (inst/sec) elapsed = 0:0:06:23 / Tue Apr 16 16:58:10 2019
GPGPU-Sim uArch: cycles simulated: 324509  inst.: 8350385 (ipc=14.6) sim_rate=21745 (inst/sec) elapsed = 0:0:06:24 / Tue Apr 16 16:58:11 2019
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(25,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 325509  inst.: 8363699 (ipc=14.6) sim_rate=21723 (inst/sec) elapsed = 0:0:06:25 / Tue Apr 16 16:58:12 2019
GPGPU-Sim uArch: cycles simulated: 326509  inst.: 8377302 (ipc=14.6) sim_rate=21702 (inst/sec) elapsed = 0:0:06:26 / Tue Apr 16 16:58:13 2019
GPGPU-Sim uArch: cycles simulated: 328009  inst.: 8396447 (ipc=14.6) sim_rate=21696 (inst/sec) elapsed = 0:0:06:27 / Tue Apr 16 16:58:14 2019
GPGPU-Sim uArch: cycles simulated: 329009  inst.: 8410740 (ipc=14.6) sim_rate=21677 (inst/sec) elapsed = 0:0:06:28 / Tue Apr 16 16:58:15 2019
GPGPU-Sim uArch: cycles simulated: 330509  inst.: 8429334 (ipc=14.6) sim_rate=21669 (inst/sec) elapsed = 0:0:06:29 / Tue Apr 16 16:58:16 2019
GPGPU-Sim uArch: cycles simulated: 331509  inst.: 8440910 (ipc=14.6) sim_rate=21643 (inst/sec) elapsed = 0:0:06:30 / Tue Apr 16 16:58:17 2019
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(16,0,0) tid=(485,0,0)
GPGPU-Sim uArch: cycles simulated: 332509  inst.: 8455676 (ipc=14.6) sim_rate=21625 (inst/sec) elapsed = 0:0:06:31 / Tue Apr 16 16:58:18 2019
GPGPU-Sim uArch: cycles simulated: 334009  inst.: 8475912 (ipc=14.6) sim_rate=21622 (inst/sec) elapsed = 0:0:06:32 / Tue Apr 16 16:58:19 2019
GPGPU-Sim uArch: cycles simulated: 335009  inst.: 8490045 (ipc=14.6) sim_rate=21603 (inst/sec) elapsed = 0:0:06:33 / Tue Apr 16 16:58:20 2019
GPGPU-Sim uArch: cycles simulated: 336509  inst.: 8510590 (ipc=14.5) sim_rate=21600 (inst/sec) elapsed = 0:0:06:34 / Tue Apr 16 16:58:21 2019
GPGPU-Sim uArch: cycles simulated: 337509  inst.: 8523238 (ipc=14.5) sim_rate=21577 (inst/sec) elapsed = 0:0:06:35 / Tue Apr 16 16:58:22 2019
GPGPU-Sim uArch: cycles simulated: 338509  inst.: 8535306 (ipc=14.5) sim_rate=21553 (inst/sec) elapsed = 0:0:06:36 / Tue Apr 16 16:58:23 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(28,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 340009  inst.: 8554702 (ipc=14.5) sim_rate=21548 (inst/sec) elapsed = 0:0:06:37 / Tue Apr 16 16:58:24 2019
GPGPU-Sim uArch: cycles simulated: 341009  inst.: 8565935 (ipc=14.5) sim_rate=21522 (inst/sec) elapsed = 0:0:06:38 / Tue Apr 16 16:58:25 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (219015,123009), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(219016,123009)
GPGPU-Sim uArch: cycles simulated: 342509  inst.: 8587296 (ipc=14.5) sim_rate=21522 (inst/sec) elapsed = 0:0:06:39 / Tue Apr 16 16:58:26 2019
GPGPU-Sim uArch: cycles simulated: 343509  inst.: 8601502 (ipc=14.5) sim_rate=21503 (inst/sec) elapsed = 0:0:06:40 / Tue Apr 16 16:58:27 2019
GPGPU-Sim uArch: cycles simulated: 344509  inst.: 8617571 (ipc=14.5) sim_rate=21490 (inst/sec) elapsed = 0:0:06:41 / Tue Apr 16 16:58:28 2019
GPGPU-Sim uArch: cycles simulated: 345509  inst.: 8630576 (ipc=14.5) sim_rate=21469 (inst/sec) elapsed = 0:0:06:42 / Tue Apr 16 16:58:29 2019
GPGPU-Sim uArch: cycles simulated: 346509  inst.: 8642647 (ipc=14.5) sim_rate=21445 (inst/sec) elapsed = 0:0:06:43 / Tue Apr 16 16:58:30 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(16,0,0) tid=(504,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (224371,123009), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(224372,123009)
GPGPU-Sim uArch: cycles simulated: 347509  inst.: 8657035 (ipc=14.5) sim_rate=21428 (inst/sec) elapsed = 0:0:06:44 / Tue Apr 16 16:58:31 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (225161,123009), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(225162,123009)
GPGPU-Sim uArch: cycles simulated: 348509  inst.: 8675236 (ipc=14.5) sim_rate=21420 (inst/sec) elapsed = 0:0:06:45 / Tue Apr 16 16:58:32 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (225754,123009), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(225755,123009)
GPGPU-Sim uArch: cycles simulated: 349509  inst.: 8690562 (ipc=14.5) sim_rate=21405 (inst/sec) elapsed = 0:0:06:46 / Tue Apr 16 16:58:33 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (227278,123009), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(227279,123009)
GPGPU-Sim uArch: cycles simulated: 350509  inst.: 8709998 (ipc=14.5) sim_rate=21400 (inst/sec) elapsed = 0:0:06:47 / Tue Apr 16 16:58:34 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (228379,123009), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(228380,123009)
GPGPU-Sim uArch: cycles simulated: 351509  inst.: 8729468 (ipc=14.5) sim_rate=21395 (inst/sec) elapsed = 0:0:06:48 / Tue Apr 16 16:58:35 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (228591,123009), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(228592,123009)
GPGPU-Sim uArch: cycles simulated: 352009  inst.: 8741195 (ipc=14.6) sim_rate=21372 (inst/sec) elapsed = 0:0:06:49 / Tue Apr 16 16:58:36 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(16,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 353009  inst.: 8757460 (ipc=14.6) sim_rate=21359 (inst/sec) elapsed = 0:0:06:50 / Tue Apr 16 16:58:37 2019
GPGPU-Sim uArch: cycles simulated: 353509  inst.: 8766906 (ipc=14.6) sim_rate=21330 (inst/sec) elapsed = 0:0:06:51 / Tue Apr 16 16:58:38 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (230603,123009), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(230604,123009)
GPGPU-Sim uArch: cycles simulated: 354509  inst.: 8785211 (ipc=14.6) sim_rate=21323 (inst/sec) elapsed = 0:0:06:52 / Tue Apr 16 16:58:39 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (231994,123009), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(231995,123009)
GPGPU-Sim uArch: cycles simulated: 355009  inst.: 8792636 (ipc=14.6) sim_rate=21289 (inst/sec) elapsed = 0:0:06:53 / Tue Apr 16 16:58:40 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (232563,123009), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(232564,123009)
GPGPU-Sim uArch: cycles simulated: 356009  inst.: 8811749 (ipc=14.6) sim_rate=21284 (inst/sec) elapsed = 0:0:06:54 / Tue Apr 16 16:58:41 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (233132,123009), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(233133,123009)
GPGPU-Sim uArch: cycles simulated: 357009  inst.: 8832090 (ipc=14.6) sim_rate=21282 (inst/sec) elapsed = 0:0:06:55 / Tue Apr 16 16:58:42 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (234143,123009), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(234144,123009)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (234216,123009), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(234217,123009)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(56,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 358009  inst.: 8855633 (ipc=14.7) sim_rate=21287 (inst/sec) elapsed = 0:0:06:56 / Tue Apr 16 16:58:43 2019
GPGPU-Sim uArch: cycles simulated: 358509  inst.: 8865711 (ipc=14.7) sim_rate=21260 (inst/sec) elapsed = 0:0:06:57 / Tue Apr 16 16:58:44 2019
GPGPU-Sim uArch: cycles simulated: 359509  inst.: 8880373 (ipc=14.7) sim_rate=21244 (inst/sec) elapsed = 0:0:06:58 / Tue Apr 16 16:58:45 2019
GPGPU-Sim uArch: cycles simulated: 360009  inst.: 8885685 (ipc=14.7) sim_rate=21206 (inst/sec) elapsed = 0:0:06:59 / Tue Apr 16 16:58:46 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (237326,123009), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(237327,123009)
GPGPU-Sim uArch: cycles simulated: 361009  inst.: 8902707 (ipc=14.7) sim_rate=21196 (inst/sec) elapsed = 0:0:07:00 / Tue Apr 16 16:58:47 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (238717,123009), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(238718,123009)
GPGPU-Sim uArch: cycles simulated: 362009  inst.: 8919753 (ipc=14.7) sim_rate=21187 (inst/sec) elapsed = 0:0:07:01 / Tue Apr 16 16:58:48 2019
GPGPU-Sim uArch: cycles simulated: 362509  inst.: 8926608 (ipc=14.7) sim_rate=21153 (inst/sec) elapsed = 0:0:07:02 / Tue Apr 16 16:58:49 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(59,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 363509  inst.: 8941063 (ipc=14.7) sim_rate=21137 (inst/sec) elapsed = 0:0:07:03 / Tue Apr 16 16:58:50 2019
GPGPU-Sim uArch: cycles simulated: 364509  inst.: 8954663 (ipc=14.7) sim_rate=21119 (inst/sec) elapsed = 0:0:07:04 / Tue Apr 16 16:58:51 2019
GPGPU-Sim uArch: cycles simulated: 365509  inst.: 8967791 (ipc=14.7) sim_rate=21100 (inst/sec) elapsed = 0:0:07:05 / Tue Apr 16 16:58:52 2019
GPGPU-Sim uArch: cycles simulated: 366509  inst.: 8981046 (ipc=14.7) sim_rate=21082 (inst/sec) elapsed = 0:0:07:06 / Tue Apr 16 16:58:53 2019
GPGPU-Sim uArch: cycles simulated: 367509  inst.: 8993556 (ipc=14.7) sim_rate=21062 (inst/sec) elapsed = 0:0:07:07 / Tue Apr 16 16:58:54 2019
GPGPU-Sim uArch: cycles simulated: 368509  inst.: 9005604 (ipc=14.7) sim_rate=21041 (inst/sec) elapsed = 0:0:07:08 / Tue Apr 16 16:58:55 2019
GPGPU-Sim uArch: cycles simulated: 370009  inst.: 9023492 (ipc=14.6) sim_rate=21033 (inst/sec) elapsed = 0:0:07:09 / Tue Apr 16 16:58:56 2019
GPGPU-Sim uArch: cycles simulated: 371009  inst.: 9035524 (ipc=14.6) sim_rate=21012 (inst/sec) elapsed = 0:0:07:10 / Tue Apr 16 16:58:57 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(24,0,0) tid=(372,0,0)
GPGPU-Sim uArch: cycles simulated: 372009  inst.: 9049491 (ipc=14.6) sim_rate=20996 (inst/sec) elapsed = 0:0:07:11 / Tue Apr 16 16:58:58 2019
GPGPU-Sim uArch: cycles simulated: 373009  inst.: 9062989 (ipc=14.6) sim_rate=20979 (inst/sec) elapsed = 0:0:07:12 / Tue Apr 16 16:58:59 2019
GPGPU-Sim uArch: cycles simulated: 374009  inst.: 9075903 (ipc=14.6) sim_rate=20960 (inst/sec) elapsed = 0:0:07:13 / Tue Apr 16 16:59:00 2019
GPGPU-Sim uArch: cycles simulated: 375009  inst.: 9087950 (ipc=14.6) sim_rate=20939 (inst/sec) elapsed = 0:0:07:14 / Tue Apr 16 16:59:01 2019
GPGPU-Sim uArch: cycles simulated: 376009  inst.: 9101346 (ipc=14.6) sim_rate=20922 (inst/sec) elapsed = 0:0:07:15 / Tue Apr 16 16:59:02 2019
GPGPU-Sim uArch: cycles simulated: 377009  inst.: 9114733 (ipc=14.6) sim_rate=20905 (inst/sec) elapsed = 0:0:07:16 / Tue Apr 16 16:59:03 2019
GPGPU-Sim uArch: cycles simulated: 378509  inst.: 9134257 (ipc=14.6) sim_rate=20902 (inst/sec) elapsed = 0:0:07:17 / Tue Apr 16 16:59:04 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(53,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 379509  inst.: 9146095 (ipc=14.6) sim_rate=20881 (inst/sec) elapsed = 0:0:07:18 / Tue Apr 16 16:59:05 2019
GPGPU-Sim uArch: cycles simulated: 380509  inst.: 9159557 (ipc=14.6) sim_rate=20864 (inst/sec) elapsed = 0:0:07:19 / Tue Apr 16 16:59:06 2019
GPGPU-Sim uArch: cycles simulated: 381509  inst.: 9171853 (ipc=14.6) sim_rate=20845 (inst/sec) elapsed = 0:0:07:20 / Tue Apr 16 16:59:07 2019
GPGPU-Sim uArch: cycles simulated: 382509  inst.: 9185759 (ipc=14.6) sim_rate=20829 (inst/sec) elapsed = 0:0:07:21 / Tue Apr 16 16:59:08 2019
GPGPU-Sim uArch: cycles simulated: 383509  inst.: 9197366 (ipc=14.6) sim_rate=20808 (inst/sec) elapsed = 0:0:07:22 / Tue Apr 16 16:59:09 2019
GPGPU-Sim uArch: cycles simulated: 384509  inst.: 9210018 (ipc=14.5) sim_rate=20790 (inst/sec) elapsed = 0:0:07:23 / Tue Apr 16 16:59:10 2019
GPGPU-Sim uArch: cycles simulated: 386009  inst.: 9229446 (ipc=14.5) sim_rate=20787 (inst/sec) elapsed = 0:0:07:24 / Tue Apr 16 16:59:11 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(27,0,0) tid=(420,0,0)
GPGPU-Sim uArch: cycles simulated: 387009  inst.: 9241672 (ipc=14.5) sim_rate=20767 (inst/sec) elapsed = 0:0:07:25 / Tue Apr 16 16:59:12 2019
GPGPU-Sim uArch: cycles simulated: 388009  inst.: 9254785 (ipc=14.5) sim_rate=20750 (inst/sec) elapsed = 0:0:07:26 / Tue Apr 16 16:59:13 2019
GPGPU-Sim uArch: cycles simulated: 389009  inst.: 9268533 (ipc=14.5) sim_rate=20734 (inst/sec) elapsed = 0:0:07:27 / Tue Apr 16 16:59:14 2019
GPGPU-Sim uArch: cycles simulated: 390009  inst.: 9280640 (ipc=14.5) sim_rate=20715 (inst/sec) elapsed = 0:0:07:28 / Tue Apr 16 16:59:15 2019
GPGPU-Sim uArch: cycles simulated: 391009  inst.: 9294965 (ipc=14.5) sim_rate=20701 (inst/sec) elapsed = 0:0:07:29 / Tue Apr 16 16:59:16 2019
GPGPU-Sim uArch: cycles simulated: 392009  inst.: 9307547 (ipc=14.5) sim_rate=20683 (inst/sec) elapsed = 0:0:07:30 / Tue Apr 16 16:59:17 2019
GPGPU-Sim uArch: cycles simulated: 393509  inst.: 9327990 (ipc=14.5) sim_rate=20682 (inst/sec) elapsed = 0:0:07:31 / Tue Apr 16 16:59:18 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(54,0,0) tid=(398,0,0)
GPGPU-Sim uArch: cycles simulated: 394509  inst.: 9340945 (ipc=14.5) sim_rate=20665 (inst/sec) elapsed = 0:0:07:32 / Tue Apr 16 16:59:19 2019
GPGPU-Sim uArch: cycles simulated: 395509  inst.: 9353588 (ipc=14.5) sim_rate=20648 (inst/sec) elapsed = 0:0:07:33 / Tue Apr 16 16:59:20 2019
GPGPU-Sim uArch: cycles simulated: 397009  inst.: 9372167 (ipc=14.5) sim_rate=20643 (inst/sec) elapsed = 0:0:07:34 / Tue Apr 16 16:59:21 2019
GPGPU-Sim uArch: cycles simulated: 398009  inst.: 9384345 (ipc=14.5) sim_rate=20624 (inst/sec) elapsed = 0:0:07:35 / Tue Apr 16 16:59:22 2019
GPGPU-Sim uArch: cycles simulated: 399009  inst.: 9398602 (ipc=14.5) sim_rate=20610 (inst/sec) elapsed = 0:0:07:36 / Tue Apr 16 16:59:23 2019
GPGPU-Sim uArch: cycles simulated: 400009  inst.: 9412173 (ipc=14.5) sim_rate=20595 (inst/sec) elapsed = 0:0:07:37 / Tue Apr 16 16:59:24 2019
GPGPU-Sim uArch: cycles simulated: 401009  inst.: 9424257 (ipc=14.5) sim_rate=20576 (inst/sec) elapsed = 0:0:07:38 / Tue Apr 16 16:59:25 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(30,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 402009  inst.: 9438801 (ipc=14.5) sim_rate=20563 (inst/sec) elapsed = 0:0:07:39 / Tue Apr 16 16:59:26 2019
GPGPU-Sim uArch: cycles simulated: 403509  inst.: 9458377 (ipc=14.4) sim_rate=20561 (inst/sec) elapsed = 0:0:07:40 / Tue Apr 16 16:59:27 2019
GPGPU-Sim uArch: cycles simulated: 404509  inst.: 9472645 (ipc=14.4) sim_rate=20548 (inst/sec) elapsed = 0:0:07:41 / Tue Apr 16 16:59:28 2019
GPGPU-Sim uArch: cycles simulated: 405509  inst.: 9485767 (ipc=14.4) sim_rate=20531 (inst/sec) elapsed = 0:0:07:42 / Tue Apr 16 16:59:29 2019
GPGPU-Sim uArch: cycles simulated: 406509  inst.: 9499135 (ipc=14.4) sim_rate=20516 (inst/sec) elapsed = 0:0:07:43 / Tue Apr 16 16:59:30 2019
GPGPU-Sim uArch: cycles simulated: 407509  inst.: 9511533 (ipc=14.4) sim_rate=20498 (inst/sec) elapsed = 0:0:07:44 / Tue Apr 16 16:59:31 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(20,0,0) tid=(434,0,0)
GPGPU-Sim uArch: cycles simulated: 409009  inst.: 9531163 (ipc=14.4) sim_rate=20497 (inst/sec) elapsed = 0:0:07:45 / Tue Apr 16 16:59:32 2019
GPGPU-Sim uArch: cycles simulated: 410009  inst.: 9544441 (ipc=14.4) sim_rate=20481 (inst/sec) elapsed = 0:0:07:46 / Tue Apr 16 16:59:33 2019
GPGPU-Sim uArch: cycles simulated: 411009  inst.: 9556914 (ipc=14.4) sim_rate=20464 (inst/sec) elapsed = 0:0:07:47 / Tue Apr 16 16:59:34 2019
GPGPU-Sim uArch: cycles simulated: 412009  inst.: 9569769 (ipc=14.4) sim_rate=20448 (inst/sec) elapsed = 0:0:07:48 / Tue Apr 16 16:59:35 2019
GPGPU-Sim uArch: cycles simulated: 413009  inst.: 9583502 (ipc=14.4) sim_rate=20433 (inst/sec) elapsed = 0:0:07:49 / Tue Apr 16 16:59:36 2019
GPGPU-Sim uArch: cycles simulated: 414009  inst.: 9595966 (ipc=14.4) sim_rate=20416 (inst/sec) elapsed = 0:0:07:50 / Tue Apr 16 16:59:37 2019
GPGPU-Sim uArch: cycles simulated: 415509  inst.: 9617567 (ipc=14.4) sim_rate=20419 (inst/sec) elapsed = 0:0:07:51 / Tue Apr 16 16:59:38 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(49,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 416509  inst.: 9631843 (ipc=14.4) sim_rate=20406 (inst/sec) elapsed = 0:0:07:52 / Tue Apr 16 16:59:39 2019
GPGPU-Sim uArch: cycles simulated: 417509  inst.: 9647706 (ipc=14.4) sim_rate=20396 (inst/sec) elapsed = 0:0:07:53 / Tue Apr 16 16:59:40 2019
GPGPU-Sim uArch: cycles simulated: 418509  inst.: 9660694 (ipc=14.4) sim_rate=20381 (inst/sec) elapsed = 0:0:07:54 / Tue Apr 16 16:59:41 2019
GPGPU-Sim uArch: cycles simulated: 419509  inst.: 9676144 (ipc=14.4) sim_rate=20370 (inst/sec) elapsed = 0:0:07:55 / Tue Apr 16 16:59:42 2019
GPGPU-Sim uArch: cycles simulated: 420509  inst.: 9691033 (ipc=14.4) sim_rate=20359 (inst/sec) elapsed = 0:0:07:56 / Tue Apr 16 16:59:43 2019
GPGPU-Sim uArch: cycles simulated: 422009  inst.: 9711428 (ipc=14.4) sim_rate=20359 (inst/sec) elapsed = 0:0:07:57 / Tue Apr 16 16:59:44 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (299185,123009), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(299186,123009)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(51,0,0) tid=(334,0,0)
GPGPU-Sim uArch: cycles simulated: 423009  inst.: 9728949 (ipc=14.4) sim_rate=20353 (inst/sec) elapsed = 0:0:07:58 / Tue Apr 16 16:59:45 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (300520,123009), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(300521,123009)
GPGPU-Sim uArch: cycles simulated: 424009  inst.: 9745254 (ipc=14.4) sim_rate=20344 (inst/sec) elapsed = 0:0:07:59 / Tue Apr 16 16:59:46 2019
GPGPU-Sim uArch: cycles simulated: 425009  inst.: 9760957 (ipc=14.4) sim_rate=20335 (inst/sec) elapsed = 0:0:08:00 / Tue Apr 16 16:59:47 2019
GPGPU-Sim uArch: cycles simulated: 426009  inst.: 9777538 (ipc=14.4) sim_rate=20327 (inst/sec) elapsed = 0:0:08:01 / Tue Apr 16 16:59:48 2019
GPGPU-Sim uArch: cycles simulated: 426509  inst.: 9786339 (ipc=14.4) sim_rate=20303 (inst/sec) elapsed = 0:0:08:02 / Tue Apr 16 16:59:49 2019
GPGPU-Sim uArch: cycles simulated: 427509  inst.: 9804176 (ipc=14.4) sim_rate=20298 (inst/sec) elapsed = 0:0:08:03 / Tue Apr 16 16:59:50 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (305036,123009), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(305037,123009)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(58,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (305438,123009), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 428509  inst.: 9822114 (ipc=14.5) sim_rate=20293 (inst/sec) elapsed = 0:0:08:04 / Tue Apr 16 16:59:51 2019
GPGPU-Sim uArch: cycles simulated: 429509  inst.: 9833914 (ipc=14.4) sim_rate=20276 (inst/sec) elapsed = 0:0:08:05 / Tue Apr 16 16:59:52 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (306685,123009), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (307387,123009), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 430509  inst.: 9848346 (ipc=14.4) sim_rate=20264 (inst/sec) elapsed = 0:0:08:06 / Tue Apr 16 16:59:53 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (308048,123009), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 431509  inst.: 9869465 (ipc=14.5) sim_rate=20265 (inst/sec) elapsed = 0:0:08:07 / Tue Apr 16 16:59:54 2019
GPGPU-Sim uArch: cycles simulated: 432509  inst.: 9886430 (ipc=14.5) sim_rate=20259 (inst/sec) elapsed = 0:0:08:08 / Tue Apr 16 16:59:55 2019
GPGPU-Sim uArch: cycles simulated: 433509  inst.: 9902271 (ipc=14.5) sim_rate=20250 (inst/sec) elapsed = 0:0:08:09 / Tue Apr 16 16:59:56 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (310953,123009), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 434509  inst.: 9914268 (ipc=14.5) sim_rate=20233 (inst/sec) elapsed = 0:0:08:10 / Tue Apr 16 16:59:57 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(30,0,0) tid=(440,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (311615,123009), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (312332,123009), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 436009  inst.: 9936324 (ipc=14.5) sim_rate=20236 (inst/sec) elapsed = 0:0:08:11 / Tue Apr 16 16:59:58 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (313319,123009), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 437009  inst.: 9951332 (ipc=14.5) sim_rate=20226 (inst/sec) elapsed = 0:0:08:12 / Tue Apr 16 16:59:59 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (314380,123009), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 438009  inst.: 9965584 (ipc=14.5) sim_rate=20214 (inst/sec) elapsed = 0:0:08:13 / Tue Apr 16 17:00:00 2019
GPGPU-Sim uArch: cycles simulated: 439509  inst.: 9986422 (ipc=14.5) sim_rate=20215 (inst/sec) elapsed = 0:0:08:14 / Tue Apr 16 17:00:01 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (316977,123009), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 440509  inst.: 9999732 (ipc=14.5) sim_rate=20201 (inst/sec) elapsed = 0:0:08:15 / Tue Apr 16 17:00:02 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(38,0,0) tid=(304,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (318967,123009), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 442009  inst.: 10021447 (ipc=14.5) sim_rate=20204 (inst/sec) elapsed = 0:0:08:16 / Tue Apr 16 17:00:03 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (319260,123009), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 443009  inst.: 10033269 (ipc=14.5) sim_rate=20187 (inst/sec) elapsed = 0:0:08:17 / Tue Apr 16 17:00:04 2019
GPGPU-Sim uArch: cycles simulated: 444509  inst.: 10053672 (ipc=14.5) sim_rate=20188 (inst/sec) elapsed = 0:0:08:18 / Tue Apr 16 17:00:05 2019
GPGPU-Sim uArch: cycles simulated: 445509  inst.: 10066683 (ipc=14.5) sim_rate=20173 (inst/sec) elapsed = 0:0:08:19 / Tue Apr 16 17:00:06 2019
GPGPU-Sim uArch: cycles simulated: 447009  inst.: 10086013 (ipc=14.4) sim_rate=20172 (inst/sec) elapsed = 0:0:08:20 / Tue Apr 16 17:00:07 2019
GPGPU-Sim uArch: cycles simulated: 448009  inst.: 10097140 (ipc=14.4) sim_rate=20153 (inst/sec) elapsed = 0:0:08:21 / Tue Apr 16 17:00:08 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(44,0,0) tid=(299,0,0)
GPGPU-Sim uArch: cycles simulated: 449009  inst.: 10111309 (ipc=14.4) sim_rate=20142 (inst/sec) elapsed = 0:0:08:22 / Tue Apr 16 17:00:09 2019
GPGPU-Sim uArch: cycles simulated: 450509  inst.: 10130247 (ipc=14.4) sim_rate=20139 (inst/sec) elapsed = 0:0:08:23 / Tue Apr 16 17:00:10 2019
GPGPU-Sim uArch: cycles simulated: 451509  inst.: 10142669 (ipc=14.4) sim_rate=20124 (inst/sec) elapsed = 0:0:08:24 / Tue Apr 16 17:00:11 2019
GPGPU-Sim uArch: cycles simulated: 452509  inst.: 10154181 (ipc=14.4) sim_rate=20107 (inst/sec) elapsed = 0:0:08:25 / Tue Apr 16 17:00:12 2019
GPGPU-Sim uArch: cycles simulated: 454009  inst.: 10175122 (ipc=14.4) sim_rate=20108 (inst/sec) elapsed = 0:0:08:26 / Tue Apr 16 17:00:13 2019
GPGPU-Sim uArch: cycles simulated: 455009  inst.: 10189141 (ipc=14.4) sim_rate=20096 (inst/sec) elapsed = 0:0:08:27 / Tue Apr 16 17:00:14 2019
GPGPU-Sim uArch: cycles simulated: 456009  inst.: 10199874 (ipc=14.4) sim_rate=20078 (inst/sec) elapsed = 0:0:08:28 / Tue Apr 16 17:00:15 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(47,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 457509  inst.: 10221401 (ipc=14.4) sim_rate=20081 (inst/sec) elapsed = 0:0:08:29 / Tue Apr 16 17:00:16 2019
GPGPU-Sim uArch: cycles simulated: 459009  inst.: 10239104 (ipc=14.4) sim_rate=20076 (inst/sec) elapsed = 0:0:08:30 / Tue Apr 16 17:00:17 2019
GPGPU-Sim uArch: cycles simulated: 460509  inst.: 10258325 (ipc=14.4) sim_rate=20075 (inst/sec) elapsed = 0:0:08:31 / Tue Apr 16 17:00:18 2019
GPGPU-Sim uArch: cycles simulated: 461509  inst.: 10270762 (ipc=14.4) sim_rate=20060 (inst/sec) elapsed = 0:0:08:32 / Tue Apr 16 17:00:19 2019
GPGPU-Sim uArch: cycles simulated: 463009  inst.: 10290863 (ipc=14.4) sim_rate=20060 (inst/sec) elapsed = 0:0:08:33 / Tue Apr 16 17:00:20 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(49,0,0) tid=(366,0,0)
GPGPU-Sim uArch: cycles simulated: 464509  inst.: 10309143 (ipc=14.4) sim_rate=20056 (inst/sec) elapsed = 0:0:08:34 / Tue Apr 16 17:00:21 2019
GPGPU-Sim uArch: cycles simulated: 466009  inst.: 10326293 (ipc=14.3) sim_rate=20051 (inst/sec) elapsed = 0:0:08:35 / Tue Apr 16 17:00:22 2019
GPGPU-Sim uArch: cycles simulated: 467009  inst.: 10340622 (ipc=14.3) sim_rate=20039 (inst/sec) elapsed = 0:0:08:36 / Tue Apr 16 17:00:23 2019
GPGPU-Sim uArch: cycles simulated: 468509  inst.: 10358172 (ipc=14.3) sim_rate=20035 (inst/sec) elapsed = 0:0:08:37 / Tue Apr 16 17:00:24 2019
GPGPU-Sim uArch: cycles simulated: 470009  inst.: 10376653 (ipc=14.3) sim_rate=20032 (inst/sec) elapsed = 0:0:08:38 / Tue Apr 16 17:00:25 2019
GPGPU-Sim uArch: cycles simulated: 471509  inst.: 10396200 (ipc=14.3) sim_rate=20031 (inst/sec) elapsed = 0:0:08:39 / Tue Apr 16 17:00:26 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(62,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 472509  inst.: 10412269 (ipc=14.3) sim_rate=20023 (inst/sec) elapsed = 0:0:08:40 / Tue Apr 16 17:00:27 2019
GPGPU-Sim uArch: cycles simulated: 474009  inst.: 10431614 (ipc=14.3) sim_rate=20022 (inst/sec) elapsed = 0:0:08:41 / Tue Apr 16 17:00:28 2019
GPGPU-Sim uArch: cycles simulated: 475509  inst.: 10451431 (ipc=14.3) sim_rate=20021 (inst/sec) elapsed = 0:0:08:42 / Tue Apr 16 17:00:29 2019
GPGPU-Sim uArch: cycles simulated: 476509  inst.: 10464137 (ipc=14.3) sim_rate=20007 (inst/sec) elapsed = 0:0:08:43 / Tue Apr 16 17:00:30 2019
GPGPU-Sim uArch: cycles simulated: 478009  inst.: 10483317 (ipc=14.3) sim_rate=20006 (inst/sec) elapsed = 0:0:08:44 / Tue Apr 16 17:00:31 2019
GPGPU-Sim uArch: cycles simulated: 479009  inst.: 10497119 (ipc=14.3) sim_rate=19994 (inst/sec) elapsed = 0:0:08:45 / Tue Apr 16 17:00:32 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(58,0,0) tid=(372,0,0)
GPGPU-Sim uArch: cycles simulated: 480509  inst.: 10517069 (ipc=14.3) sim_rate=19994 (inst/sec) elapsed = 0:0:08:46 / Tue Apr 16 17:00:33 2019
GPGPU-Sim uArch: cycles simulated: 481509  inst.: 10529781 (ipc=14.3) sim_rate=19980 (inst/sec) elapsed = 0:0:08:47 / Tue Apr 16 17:00:34 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (359321,123009), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 483009  inst.: 10550478 (ipc=14.3) sim_rate=19981 (inst/sec) elapsed = 0:0:08:48 / Tue Apr 16 17:00:35 2019
GPGPU-Sim uArch: cycles simulated: 484009  inst.: 10564242 (ipc=14.3) sim_rate=19970 (inst/sec) elapsed = 0:0:08:49 / Tue Apr 16 17:00:36 2019
GPGPU-Sim uArch: cycles simulated: 485009  inst.: 10578289 (ipc=14.3) sim_rate=19959 (inst/sec) elapsed = 0:0:08:50 / Tue Apr 16 17:00:37 2019
GPGPU-Sim uArch: cycles simulated: 486509  inst.: 10597986 (ipc=14.3) sim_rate=19958 (inst/sec) elapsed = 0:0:08:51 / Tue Apr 16 17:00:38 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(57,0,0) tid=(254,0,0)
GPGPU-Sim uArch: cycles simulated: 487509  inst.: 10612734 (ipc=14.3) sim_rate=19948 (inst/sec) elapsed = 0:0:08:52 / Tue Apr 16 17:00:39 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (365176,123009), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (365631,123009), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (365768,123009), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 489009  inst.: 10634005 (ipc=14.3) sim_rate=19951 (inst/sec) elapsed = 0:0:08:53 / Tue Apr 16 17:00:40 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (366410,123009), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (367033,123009), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 490509  inst.: 10655759 (ipc=14.3) sim_rate=19954 (inst/sec) elapsed = 0:0:08:54 / Tue Apr 16 17:00:41 2019
GPGPU-Sim uArch: cycles simulated: 491509  inst.: 10670368 (ipc=14.3) sim_rate=19944 (inst/sec) elapsed = 0:0:08:55 / Tue Apr 16 17:00:42 2019
GPGPU-Sim uArch: cycles simulated: 493009  inst.: 10691556 (ipc=14.3) sim_rate=19946 (inst/sec) elapsed = 0:0:08:56 / Tue Apr 16 17:00:43 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(61,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 494009  inst.: 10709999 (ipc=14.3) sim_rate=19944 (inst/sec) elapsed = 0:0:08:57 / Tue Apr 16 17:00:44 2019
GPGPU-Sim uArch: cycles simulated: 495509  inst.: 10734967 (ipc=14.3) sim_rate=19953 (inst/sec) elapsed = 0:0:08:58 / Tue Apr 16 17:00:45 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (372656,123009), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (373084,123009), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373161,123009), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 497009  inst.: 10756265 (ipc=14.3) sim_rate=19955 (inst/sec) elapsed = 0:0:08:59 / Tue Apr 16 17:00:46 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (374683,123009), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (375190,123009), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 498509  inst.: 10781151 (ipc=14.3) sim_rate=19965 (inst/sec) elapsed = 0:0:09:00 / Tue Apr 16 17:00:47 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(55,0,0) tid=(490,0,0)
GPGPU-Sim uArch: cycles simulated: 500009  inst.: 10807316 (ipc=14.3) sim_rate=19976 (inst/sec) elapsed = 0:0:09:01 / Tue Apr 16 17:00:48 2019
GPGPU-Sim uArch: cycles simulated: 501509  inst.: 10830832 (ipc=14.3) sim_rate=19983 (inst/sec) elapsed = 0:0:09:02 / Tue Apr 16 17:00:49 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (379054,123009), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (379145,123009), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (379239,123009), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (379387,123009), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 503009  inst.: 10849148 (ipc=14.3) sim_rate=19980 (inst/sec) elapsed = 0:0:09:03 / Tue Apr 16 17:00:50 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (380113,123009), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (380629,123009), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (380667,123009), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (380807,123009), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (380854,123009), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (381103,123009), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (381184,123009), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (382327,123009), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 506009  inst.: 10873810 (ipc=14.3) sim_rate=19988 (inst/sec) elapsed = 0:0:09:04 / Tue Apr 16 17:00:51 2019
GPGPU-Sim uArch: cycles simulated: 509009  inst.: 10895783 (ipc=14.2) sim_rate=19992 (inst/sec) elapsed = 0:0:09:05 / Tue Apr 16 17:00:52 2019
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(49,0,0) tid=(304,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (386397,123009), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (387641,123009), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 512509  inst.: 10914173 (ipc=14.1) sim_rate=19989 (inst/sec) elapsed = 0:0:09:06 / Tue Apr 16 17:00:53 2019
GPGPU-Sim uArch: cycles simulated: 516009  inst.: 10931801 (ipc=14.1) sim_rate=19985 (inst/sec) elapsed = 0:0:09:07 / Tue Apr 16 17:00:54 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (396087,123009), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (396118,123009), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 520009  inst.: 10952222 (ipc=14.0) sim_rate=19985 (inst/sec) elapsed = 0:0:09:08 / Tue Apr 16 17:00:55 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (400472,123009), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 523509  inst.: 10970069 (ipc=13.9) sim_rate=19981 (inst/sec) elapsed = 0:0:09:09 / Tue Apr 16 17:00:56 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (403968,123009), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 528509  inst.: 10992935 (ipc=13.8) sim_rate=19987 (inst/sec) elapsed = 0:0:09:10 / Tue Apr 16 17:00:57 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(60,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 533509  inst.: 11009721 (ipc=13.7) sim_rate=19981 (inst/sec) elapsed = 0:0:09:11 / Tue Apr 16 17:00:58 2019
GPGPU-Sim uArch: cycles simulated: 538509  inst.: 11026222 (ipc=13.5) sim_rate=19975 (inst/sec) elapsed = 0:0:09:12 / Tue Apr 16 17:00:59 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (418260,123009), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (420050,123009), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 544009  inst.: 11046371 (ipc=13.4) sim_rate=19975 (inst/sec) elapsed = 0:0:09:13 / Tue Apr 16 17:01:00 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (425429,123009), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (426098,123009), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 426099
gpu_sim_insn = 5660327
gpu_ipc =      13.2841
gpu_tot_sim_cycle = 549108
gpu_tot_sim_insn = 11065717
gpu_tot_ipc =      20.1522
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1872793
gpu_stall_icnt2sh    = 4059322
gpu_total_sim_rate=20010

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 618373
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 73140, Miss = 47363, Miss_rate = 0.648, Pending_hits = 3582, Reservation_fails = 373788
	L1D_cache_core[1]: Access = 82697, Miss = 52643, Miss_rate = 0.637, Pending_hits = 3904, Reservation_fails = 395974
	L1D_cache_core[2]: Access = 71990, Miss = 45995, Miss_rate = 0.639, Pending_hits = 3488, Reservation_fails = 363859
	L1D_cache_core[3]: Access = 73390, Miss = 47477, Miss_rate = 0.647, Pending_hits = 3659, Reservation_fails = 373149
	L1D_cache_core[4]: Access = 72055, Miss = 47100, Miss_rate = 0.654, Pending_hits = 3614, Reservation_fails = 380497
	L1D_cache_core[5]: Access = 85715, Miss = 56179, Miss_rate = 0.655, Pending_hits = 4479, Reservation_fails = 410926
	L1D_cache_core[6]: Access = 72711, Miss = 47365, Miss_rate = 0.651, Pending_hits = 3508, Reservation_fails = 378734
	L1D_cache_core[7]: Access = 73248, Miss = 47344, Miss_rate = 0.646, Pending_hits = 3645, Reservation_fails = 380829
	L1D_cache_core[8]: Access = 74987, Miss = 48767, Miss_rate = 0.650, Pending_hits = 3568, Reservation_fails = 381962
	L1D_cache_core[9]: Access = 87006, Miss = 56316, Miss_rate = 0.647, Pending_hits = 4192, Reservation_fails = 412395
	L1D_cache_core[10]: Access = 72119, Miss = 46720, Miss_rate = 0.648, Pending_hits = 3577, Reservation_fails = 376352
	L1D_cache_core[11]: Access = 77313, Miss = 49777, Miss_rate = 0.644, Pending_hits = 3738, Reservation_fails = 383506
	L1D_cache_core[12]: Access = 72683, Miss = 47154, Miss_rate = 0.649, Pending_hits = 3554, Reservation_fails = 378605
	L1D_cache_core[13]: Access = 71873, Miss = 46283, Miss_rate = 0.644, Pending_hits = 3427, Reservation_fails = 373797
	L1D_cache_core[14]: Access = 72714, Miss = 47022, Miss_rate = 0.647, Pending_hits = 3501, Reservation_fails = 374218
	L1D_total_cache_accesses = 1133641
	L1D_total_cache_misses = 733505
	L1D_total_cache_miss_rate = 0.6470
	L1D_total_cache_pending_hits = 55436
	L1D_total_cache_reservation_fails = 5738591
	L1D_cache_data_port_util = 0.046
	L1D_cache_fill_port_util = 0.068
L1C_cache:
	L1C_total_cache_accesses = 103219
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0047
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 341276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 506597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5121379
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102739
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 617212
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 616315
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2541, 2124, 3029, 2124, 2515, 2077, 2960, 2066, 2459, 2053, 2880, 2111, 2109, 2500, 2552, 2545, 1150, 1120, 1148, 1135, 1148, 1556, 1176, 1582, 1135, 1528, 1163, 1090, 1135, 1135, 1135, 1090, 1135, 1528, 1461, 1070, 1150, 1135, 1122, 1077, 1070, 2016, 1562, 1115, 1558, 1130, 1115, 1115, 
gpgpu_n_tot_thrd_icount = 36668256
gpgpu_n_tot_w_icount = 1145883
gpgpu_n_stall_shd_mem = 6597442
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 506597
gpgpu_n_mem_write_global = 230478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1544103
gpgpu_n_store_insn = 356013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6594031
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10930651	W0_Idle:1490759	W0_Scoreboard:1278255	W1:185855	W2:157938	W3:159825	W4:126941	W5:90512	W6:44990	W7:23511	W8:9025	W9:3660	W10:1757	W11:1362	W12:1229	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:135576
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4052776 {8:506597,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9227504 {40:230368,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68897192 {136:506597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843824 {8:230478,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 254 
maxdqlatency = 0 
maxmflatency = 1097 
averagemflatency = 380 
max_icnt2mem_latency = 775 
max_icnt2sh_latency = 548992 
mrq_lat_table:72317 	3156 	2372 	7108 	16673 	3366 	626 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	126682 	493982 	116412 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	133789 	43549 	75592 	199835 	199191 	84439 	785 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16408 	256126 	219058 	14561 	459 	0 	0 	1 	6 	22 	465 	10344 	37140 	71628 	36021 	72808 	2043 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	171 	928 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9        14        26        25        32        32        27        28        49        26        24        48        14        21        19        14 
dram[1]:        12        10        48        38        31        31        31        32        46        28        33        24        16        24        14        10 
dram[2]:        10         9        34        22        31        29        32        25        42        53        52        30        13        12        18        15 
dram[3]:        12        10        36        48        34        29        23        23        44        54        54        46        20        22        12         9 
dram[4]:         9        10        29        29        33        28        28        28        41        56        55        49        21        12        14        12 
dram[5]:        13         8        41        45        33        28        31        30        45        35        41        44        24        23        14        10 
maximum service time to same row:
dram[0]:     21403     18872     24752     36428     18998     17106     20360     24515     10341      7611     19499     10934      9952     13747     17359     11800 
dram[1]:     27490     21249     52037     14134     20012      9393     27034     22187     15638      8303     20914      9500     16523     14975     19251     22001 
dram[2]:     19469     16972     24662     11759     12792     10379     15478     29984     12087     13000     11147     13770      7528      9148     14661     16929 
dram[3]:     16783     26881     16597     29336     20912      9387     16071     11487     16878      8078     11341      7706      9562     22115     22998     25066 
dram[4]:     19174     21053     13881     14271     24573     20113     13132     14953     16888      8647     11954     17150     15626     15119     10751     13373 
dram[5]:     26448     24462     24253     13850     10192     13591     22708     18181     15221     13891     13554     13147     15216     20711     33035     26256 
average row accesses per activate:
dram[0]:  2.169014  2.082915  2.111369  2.094203  2.127946  1.989011  2.093264  2.033628  2.160256  2.108289  2.121728  2.155963  2.246445  2.075188  2.411003  2.201780 
dram[1]:  2.118557  2.338235  2.226107  2.041872  2.079304  1.886497  2.101243  2.042301  2.212885  2.150729  2.067568  2.104222  2.134615  2.155496  2.323615  1.994751 
dram[2]:  2.018182  2.300836  2.127854  2.079470  2.065789  1.986135  2.090756  2.032813  2.006361  2.124339  2.180556  2.084352  2.101485  2.188144  2.208823  2.235602 
dram[3]:  2.181818  2.288461  2.044386  2.240695  1.941385  2.044146  1.938250  2.114815  2.141667  2.159944  2.064136  2.159722  2.165414  2.154964  1.997312  2.270030 
dram[4]:  2.108959  2.014742  2.157175  2.190588  1.976868  2.020992  2.092257  2.086179  2.098214  2.046997  2.140625  2.252011  2.202765  2.093151  2.286885  2.279683 
dram[5]:  2.313889  2.075145  2.114155  2.208672  2.113971  2.031307  2.155235  2.001683  2.230978  2.061438  2.042092  2.044796  2.079625  2.175978  2.218391  2.252366 
average row locality = 105743/49983 = 2.115579
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       924       829       841       803      1061       899      1033       952      1319      1173      1217      1024       892       777       745       742 
dram[1]:       822       636       878       769       906       819      1011      1024      1213      1018      1283      1213       827       757       797       760 
dram[2]:       777       826       864       882       906       965      1035      1123      1170      1240      1171      1290       787       813       751       854 
dram[3]:       672       833       719       821       896       906       985       970      1165      1201      1202      1159       812       862       743       765 
dram[4]:       871       820       880       864       932       897      1081      1079      1266      1199      1229      1248       891       739       837       864 
dram[5]:       833       718       855       728       943       957       992      1015      1239      1218      1226      1173       827       756       772       714 
total reads: 90792
bank skew: 1319/636 = 2.07
chip skew: 15697/14711 = 1.07
number of total write accesses:
dram[0]:         0         0        69        64       203       187       179       197       366       404       404       386        56        51         0         0 
dram[1]:         0         0        77        60       169       145       172       183       367       309       400       382        61        47         0         0 
dram[2]:         0         0        68        60       193       181       209       178       407       366       399       415        62        36         0         0 
dram[3]:         0         0        64        82       197       159       145       172       377       352       375       396        52        28         0         0 
dram[4]:         0         0        67        67       179       162       189       204       379       369       415       432        65        25         0         0 
dram[5]:         0         0        71        87       207       146       202       174       403       359       375       379        61        23         0         0 
total reads: 14951
min_bank_accesses = 0!
chip skew: 2574/2372 = 1.09
average mf latency per bank:
dram[0]:       1293      1381      1315      1319      4533      5290      5760      5943      1703      1741      1627      1844      1487      1627      1515      1484
dram[1]:       1296      1824      1134      1437      5007      6514      5527      5925      1698      2036      1535      1737      1464      1737      1339      1507
dram[2]:       1446      1451      1256      1308      5262      5524      5664      5595      1824      1784      1703      1596      1605      2445      1518      1327
dram[3]:       1541      1385      1367      1282      5056      5978      5714      6360      1735      1894      1688      1757      1477      1539      1410      1503
dram[4]:       1327      1466      1290      1350      5311      6273      5542      5883      1728      1874      1661      1677      1441      1778      1373      1450
dram[5]:       1386      1596      1238      1341      5264      5706      5911      5743      1743      1763      1792      1790      1569      1640      1460      1517
maximum mf latency per bank:
dram[0]:        967       941       892       889       959       978       940       971       898       995       967      1080       925       870       868       910
dram[1]:        854       905       860       913       818      1033       888       982       924      1065       886       985       849      1054       909      1097
dram[2]:        865       991      1046      1051       944       989      1000       990       993       967       977       960       899      1001      1024       976
dram[3]:        787       900       888       908       958       939       927       998       953      1031       990      1016       832       994      1003       939
dram[4]:        921       978       833       917      1015       935       997       944      1057       902      1005      1001       942       915       993       924
dram[5]:       1008       917       962       953       980       972       913       923      1030       948      1074      1014       937       927       977       900

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=724816 n_nop=674053 n_act=8366 n_pre=8350 n_req=17797 n_rd=30462 n_write=3585 bw_util=0.09395
n_activity=295403 dram_eff=0.2305
bk0: 1848a 708596i bk1: 1658a 709841i bk2: 1682a 707973i bk3: 1606a 708803i bk4: 2122a 700333i bk5: 1798a 702434i bk6: 2066a 700499i bk7: 1904a 700248i bk8: 2638a 691028i bk9: 2346a 691421i bk10: 2434a 690273i bk11: 2048a 693622i bk12: 1784a 705579i bk13: 1554a 707981i bk14: 1490a 711123i bk15: 1484a 710887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.214841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=724816 n_nop=675877 n_act=8093 n_pre=8077 n_req=17105 n_rd=29466 n_write=3303 bw_util=0.09042
n_activity=293139 dram_eff=0.2236
bk0: 1644a 710346i bk1: 1272a 714385i bk2: 1756a 708361i bk3: 1538a 709738i bk4: 1812a 704478i bk5: 1638a 704876i bk6: 2022a 701994i bk7: 2048a 700807i bk8: 2426a 694282i bk9: 2036a 698615i bk10: 2566a 689860i bk11: 2426a 691300i bk12: 1654a 706919i bk13: 1514a 709218i bk14: 1594a 710696i bk15: 1520a 710055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.17949
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=724816 n_nop=673151 n_act=8573 n_pre=8557 n_req=18028 n_rd=30908 n_write=3627 bw_util=0.09529
n_activity=300233 dram_eff=0.2301
bk0: 1554a 710596i bk1: 1652a 710892i bk2: 1728a 707939i bk3: 1764a 706882i bk4: 1812a 703225i bk5: 1930a 701293i bk6: 2070a 700114i bk7: 2246a 698263i bk8: 2340a 691168i bk9: 2480a 691620i bk10: 2342a 691790i bk11: 2580a 688363i bk12: 1574a 706781i bk13: 1626a 707944i bk14: 1502a 711008i bk15: 1708a 709344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.209631
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=724816 n_nop=675806 n_act=8109 n_pre=8093 n_req=17110 n_rd=29422 n_write=3386 bw_util=0.09053
n_activity=292593 dram_eff=0.2243
bk0: 1344a 713304i bk1: 1666a 711030i bk2: 1438a 710293i bk3: 1642a 709232i bk4: 1792a 702381i bk5: 1812a 703754i bk6: 1970a 701991i bk7: 1940a 701830i bk8: 2330a 693723i bk9: 2402a 693740i bk10: 2404a 691573i bk11: 2318a 692277i bk12: 1624a 707233i bk13: 1724a 707714i bk14: 1486a 710121i bk15: 1530a 711582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.184174
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=724816 n_nop=672671 n_act=8600 n_pre=8584 n_req=18250 n_rd=31394 n_write=3567 bw_util=0.09647
n_activity=303001 dram_eff=0.2308
bk0: 1742a 709321i bk1: 1640a 709775i bk2: 1760a 707611i bk3: 1728a 708007i bk4: 1864a 702469i bk5: 1794a 703542i bk6: 2162a 699442i bk7: 2158a 698824i bk8: 2532a 691321i bk9: 2398a 692158i bk10: 2458a 689940i bk11: 2496a 689713i bk12: 1782a 705449i bk13: 1478a 709174i bk14: 1674a 709232i bk15: 1728a 709363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.215558
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=724816 n_nop=674921 n_act=8242 n_pre=8226 n_req=17453 n_rd=29932 n_write=3495 bw_util=0.09224
n_activity=295542 dram_eff=0.2262
bk0: 1666a 710901i bk1: 1436a 712188i bk2: 1710a 708124i bk3: 1456a 710555i bk4: 1886a 702414i bk5: 1914a 703188i bk6: 1984a 702023i bk7: 2030a 700608i bk8: 2478a 692904i bk9: 2436a 692299i bk10: 2452a 690529i bk11: 2346a 691212i bk12: 1654a 706498i bk13: 1512a 709557i bk14: 1544a 710547i bk15: 1428a 712243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.194866

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60662, Miss = 8032, Miss_rate = 0.132, Pending_hits = 47, Reservation_fails = 420
L2_cache_bank[1]: Access = 60787, Miss = 7199, Miss_rate = 0.118, Pending_hits = 50, Reservation_fails = 203
L2_cache_bank[2]: Access = 60552, Miss = 7737, Miss_rate = 0.128, Pending_hits = 53, Reservation_fails = 115
L2_cache_bank[3]: Access = 61255, Miss = 6996, Miss_rate = 0.114, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[4]: Access = 61478, Miss = 7461, Miss_rate = 0.121, Pending_hits = 52, Reservation_fails = 263
L2_cache_bank[5]: Access = 63587, Miss = 7993, Miss_rate = 0.126, Pending_hits = 48, Reservation_fails = 421
L2_cache_bank[6]: Access = 60538, Miss = 7194, Miss_rate = 0.119, Pending_hits = 41, Reservation_fails = 2
L2_cache_bank[7]: Access = 61703, Miss = 7517, Miss_rate = 0.122, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 61040, Miss = 7987, Miss_rate = 0.131, Pending_hits = 50, Reservation_fails = 1
L2_cache_bank[9]: Access = 62120, Miss = 7710, Miss_rate = 0.124, Pending_hits = 41, Reservation_fails = 351
L2_cache_bank[10]: Access = 61695, Miss = 7687, Miss_rate = 0.125, Pending_hits = 48, Reservation_fails = 6
L2_cache_bank[11]: Access = 61763, Miss = 7279, Miss_rate = 0.118, Pending_hits = 50, Reservation_fails = 0
L2_total_cache_accesses = 737180
L2_total_cache_misses = 90792
L2_total_cache_miss_rate = 0.1232
L2_total_cache_pending_hits = 564
L2_total_cache_reservation_fails = 1782
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 424211
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 82328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1145
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 221530
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 491
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8457
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 117
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.295
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=2763958
icnt_total_pkts_simt_to_mem=967920
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.8593
	minimum = 6
	maximum = 561
Network latency average = 35.5211
	minimum = 6
	maximum = 528
Slowest packet = 387121
Flit latency average = 23.7562
	minimum = 6
	maximum = 528
Slowest flit = 2602999
Fragmentation average = 0.0865399
	minimum = 0
	maximum = 399
Injected packet rate average = 0.0973792
	minimum = 0.0830793 (at node 2)
	maximum = 0.111721 (at node 24)
Accepted packet rate average = 0.0973792
	minimum = 0.0830793 (at node 2)
	maximum = 0.111721 (at node 24)
Injected flit rate average = 0.262908
	minimum = 0.0999838 (at node 2)
	maximum = 0.471665 (at node 24)
Accepted flit rate average= 0.262908
	minimum = 0.128285 (at node 18)
	maximum = 0.439166 (at node 5)
Injected packet length average = 2.69984
Accepted packet length average = 2.69984
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.5024 (9 samples)
	minimum = 6 (9 samples)
	maximum = 227.333 (9 samples)
Network latency average = 20.1762 (9 samples)
	minimum = 6 (9 samples)
	maximum = 179.444 (9 samples)
Flit latency average = 19.0112 (9 samples)
	minimum = 6 (9 samples)
	maximum = 177.667 (9 samples)
Fragmentation average = 0.0192471 (9 samples)
	minimum = 0 (9 samples)
	maximum = 73.2222 (9 samples)
Injected packet rate average = 0.0592079 (9 samples)
	minimum = 0.0422478 (9 samples)
	maximum = 0.131648 (9 samples)
Accepted packet rate average = 0.0592079 (9 samples)
	minimum = 0.0422478 (9 samples)
	maximum = 0.131648 (9 samples)
Injected flit rate average = 0.120339 (9 samples)
	minimum = 0.0671916 (9 samples)
	maximum = 0.238059 (9 samples)
Accepted flit rate average = 0.120339 (9 samples)
	minimum = 0.0764819 (9 samples)
	maximum = 0.290846 (9 samples)
Injected packet size average = 2.03249 (9 samples)
Accepted packet size average = 2.03249 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 13 sec (553 sec)
gpgpu_simulation_rate = 20010 (inst/sec)
gpgpu_simulation_rate = 992 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,549108)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,549108)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,549108)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,549108)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,549108)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,549108)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,549108)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,549108)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,549108)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,549108)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,549108)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,549108)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,549108)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,549108)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,549108)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,549108)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,549108)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,549108)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,549108)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,549108)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,549108)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,549108)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,549108)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,549108)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,549108)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,549108)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,549108)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,549108)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,549108)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,549108)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,549108)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,549108)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,549108)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,549108)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,549108)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,549108)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,549108)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,549108)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,549108)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,549108)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,549108)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,549108)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,549108)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,549108)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,549108)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(26,0,0) tid=(332,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(17,0,0) tid=(172,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(38,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(38,0,0) tid=(373,0,0)
GPGPU-Sim uArch: cycles simulated: 549608  inst.: 11372555 (ipc=613.7) sim_rate=20491 (inst/sec) elapsed = 0:0:09:15 / Tue Apr 16 17:01:02 2019
GPGPU-Sim uArch: cycles simulated: 550108  inst.: 11386022 (ipc=320.3) sim_rate=20478 (inst/sec) elapsed = 0:0:09:16 / Tue Apr 16 17:01:03 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1671,549108), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1672,549108)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1869,549108), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1870,549108)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1896,549108), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1897,549108)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1906,549108), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1907,549108)
GPGPU-Sim uArch: cycles simulated: 551108  inst.: 11422111 (ipc=178.2) sim_rate=20506 (inst/sec) elapsed = 0:0:09:17 / Tue Apr 16 17:01:04 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2023,549108), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2024,549108)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2062,549108), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2063,549108)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2088,549108), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2089,549108)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2133,549108), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2134,549108)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2163,549108), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2164,549108)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2390,549108), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2391,549108)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2428,549108), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2429,549108)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2442,549108), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2443,549108)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2452,549108), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2453,549108)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(55,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2458,549108), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2459,549108)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2475,549108), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2476,549108)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2485,549108), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2486,549108)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2556,549108), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2557,549108)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2672,549108), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2673,549108)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2778,549108), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2799,549108), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2799,549108), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2817,549108), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2829,549108), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2875,549108), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2891,549108), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2902,549108), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2903,549108), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2951,549108), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2969,549108), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 552108  inst.: 11515538 (ipc=149.9) sim_rate=20637 (inst/sec) elapsed = 0:0:09:18 / Tue Apr 16 17:01:05 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3143,549108), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3164,549108), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3171,549108), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3191,549108), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3236,549108), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3278,549108), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3329,549108), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3339,549108), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3437,549108), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3437,549108), 1 CTAs running
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(48,0,0) tid=(510,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3663,549108), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3723,549108), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3804,549108), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3837,549108), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3924,549108), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3963,549108), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3966,549108), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 553108  inst.: 11568514 (ipc=125.7) sim_rate=20695 (inst/sec) elapsed = 0:0:09:19 / Tue Apr 16 17:01:06 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4098,549108), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4113,549108), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4134,549108), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4158,549108), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4173,549108), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4200,549108), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4206,549108), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4209,549108), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4224,549108), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4266,549108), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4272,549108), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4281,549108), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4293,549108), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4326,549108), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4351,549108), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4407,549108), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4452,549108), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 2.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4453
gpu_sim_insn = 507084
gpu_ipc =     113.8747
gpu_tot_sim_cycle = 553561
gpu_tot_sim_insn = 11572801
gpu_tot_ipc =      20.9061
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1872940
gpu_stall_icnt2sh    = 4059701
gpu_total_sim_rate=20702

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 632383
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 73540, Miss = 47667, Miss_rate = 0.648, Pending_hits = 3635, Reservation_fails = 376640
	L1D_cache_core[1]: Access = 83013, Miss = 52884, Miss_rate = 0.637, Pending_hits = 3947, Reservation_fails = 398495
	L1D_cache_core[2]: Access = 72310, Miss = 46241, Miss_rate = 0.639, Pending_hits = 3532, Reservation_fails = 366848
	L1D_cache_core[3]: Access = 73786, Miss = 47776, Miss_rate = 0.647, Pending_hits = 3714, Reservation_fails = 375802
	L1D_cache_core[4]: Access = 72367, Miss = 47336, Miss_rate = 0.654, Pending_hits = 3656, Reservation_fails = 383213
	L1D_cache_core[5]: Access = 85955, Miss = 56359, Miss_rate = 0.656, Pending_hits = 4515, Reservation_fails = 413619
	L1D_cache_core[6]: Access = 73111, Miss = 47672, Miss_rate = 0.652, Pending_hits = 3563, Reservation_fails = 381578
	L1D_cache_core[7]: Access = 73568, Miss = 47587, Miss_rate = 0.647, Pending_hits = 3689, Reservation_fails = 383375
	L1D_cache_core[8]: Access = 75267, Miss = 48981, Miss_rate = 0.651, Pending_hits = 3607, Reservation_fails = 384854
	L1D_cache_core[9]: Access = 87406, Miss = 56622, Miss_rate = 0.648, Pending_hits = 4248, Reservation_fails = 415013
	L1D_cache_core[10]: Access = 72439, Miss = 46965, Miss_rate = 0.648, Pending_hits = 3620, Reservation_fails = 378823
	L1D_cache_core[11]: Access = 77553, Miss = 49961, Miss_rate = 0.644, Pending_hits = 3774, Reservation_fails = 386193
	L1D_cache_core[12]: Access = 73083, Miss = 47458, Miss_rate = 0.649, Pending_hits = 3609, Reservation_fails = 381404
	L1D_cache_core[13]: Access = 72193, Miss = 46527, Miss_rate = 0.644, Pending_hits = 3471, Reservation_fails = 376571
	L1D_cache_core[14]: Access = 73026, Miss = 47263, Miss_rate = 0.647, Pending_hits = 3544, Reservation_fails = 377199
	L1D_total_cache_accesses = 1138617
	L1D_total_cache_misses = 737299
	L1D_total_cache_miss_rate = 0.6475
	L1D_total_cache_pending_hits = 56124
	L1D_total_cache_reservation_fails = 5779627
	L1D_cache_data_port_util = 0.046
	L1D_cache_fill_port_util = 0.068
L1C_cache:
	L1C_total_cache_accesses = 108209
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 341306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 506886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5124345
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107729
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 655282
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 630325
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2597, 2180, 3085, 2180, 2571, 2133, 3016, 2122, 2515, 2109, 2936, 2167, 2165, 2556, 2608, 2601, 1206, 1176, 1204, 1191, 1204, 1612, 1232, 1638, 1191, 1584, 1219, 1146, 1191, 1191, 1191, 1146, 1163, 1556, 1489, 1098, 1178, 1163, 1150, 1105, 1098, 2044, 1590, 1143, 1586, 1158, 1143, 1143, 
gpgpu_n_tot_thrd_icount = 37563808
gpgpu_n_tot_w_icount = 1173869
gpgpu_n_stall_shd_mem = 6638478
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 506886
gpgpu_n_mem_write_global = 234454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1576103
gpgpu_n_store_insn = 375025
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1040080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6635067
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10999445	W0_Idle:1508373	W0_Scoreboard:1289587	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:150640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4055088 {8:506886,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9386544 {40:234344,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68936496 {136:506886,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1875632 {8:234454,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 254 
maxdqlatency = 0 
maxmflatency = 1097 
averagemflatency = 380 
max_icnt2mem_latency = 775 
max_icnt2sh_latency = 553560 
mrq_lat_table:72655 	3173 	2402 	7202 	16762 	3416 	651 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	127368 	497364 	116609 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	134125 	43620 	75720 	200164 	201397 	85629 	790 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16540 	256268 	219073 	14561 	459 	0 	0 	1 	6 	22 	465 	10344 	37140 	71628 	36021 	72808 	6019 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	173 	935 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9        14        26        25        32        32        27        28        49        26        24        48        14        21        19        14 
dram[1]:        12        10        48        38        31        31        31        32        46        28        33        24        16        24        14        10 
dram[2]:        10         9        34        22        31        29        32        25        42        53        52        30        13        12        18        15 
dram[3]:        12        10        36        48        34        29        23        23        44        54        54        46        20        22        12         9 
dram[4]:         9        10        29        29        33        28        28        28        41        56        55        49        21        12        14        12 
dram[5]:        13         8        41        45        33        28        31        30        45        35        41        44        24        23        14        10 
maximum service time to same row:
dram[0]:     21403     18872     24752     36428     18998     17106     20360     24515     10341      7611     19499     10934      9952     13747     17359     11800 
dram[1]:     27490     21249     52037     14134     20012      9393     27034     22187     15638      8303     20914      9500     16523     14975     19251     22001 
dram[2]:     19469     16972     24662     11759     12792     10379     15478     29984     12087     13000     11147     13770      7528      9148     14661     16929 
dram[3]:     16783     26881     16597     29336     20912      9387     16071     11487     16878      8078     11341      7706      9562     22115     22998     25066 
dram[4]:     19174     21053     13881     14271     24573     20113     13132     14953     16888      8647     11954     17150     15626     15119     10751     13373 
dram[5]:     26448     24462     24253     13850     10192     13591     22708     18181     15221     13891     13554     13147     15216     20711     33035     26256 
average row accesses per activate:
dram[0]:  2.169014  2.082915  2.213457  2.181159  2.146465  1.996344  2.094991  2.033628  2.160256  2.108289  2.121728  2.155963  2.246445  2.075188  2.411003  2.201780 
dram[1]:  2.118557  2.338235  2.344988  2.150246  2.104449  1.906250  2.101243  2.042301  2.212885  2.150729  2.067568  2.104222  2.134615  2.155496  2.323615  1.994751 
dram[2]:  2.018182  2.300836  2.210046  2.161148  2.076923  2.001730  2.090756  2.032813  2.006361  2.124339  2.180556  2.084352  2.101485  2.195373  2.208823  2.235602 
dram[3]:  2.181818  2.288461  2.159269  2.364764  1.948582  2.067050  1.938250  2.114815  2.141667  2.159944  2.064136  2.159722  2.165414  2.154964  1.997312  2.270030 
dram[4]:  2.108959  2.014742  2.239180  2.298824  1.976868  2.041985  2.092257  2.086179  2.098214  2.046997  2.141927  2.252011  2.202765  2.093151  2.286885  2.279683 
dram[5]:  2.313889  2.075145  2.211845  2.355014  2.121101  2.055147  2.155235  2.001683  2.230978  2.061438  2.042092  2.044796  2.079625  2.175978  2.218391  2.252366 
average row locality = 106386/49993 = 2.128018
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       924       829       855       817      1065       901      1033       952      1319      1173      1217      1024       892       777       745       742 
dram[1]:       822       636       892       783       910       823      1011      1024      1213      1018      1283      1213       827       757       797       760 
dram[2]:       777       826       878       896       909       969      1035      1123      1170      1240      1171      1290       787       814       751       854 
dram[3]:       672       833       733       837       898       910       985       970      1165      1201      1202      1159       812       862       743       765 
dram[4]:       871       820       894       879       932       901      1081      1079      1266      1199      1229      1248       891       739       837       864 
dram[5]:       833       718       869       744       945       960       992      1015      1239      1218      1226      1173       827       756       772       714 
total reads: 91002
bank skew: 1319/636 = 2.07
chip skew: 15730/14747 = 1.07
number of total write accesses:
dram[0]:         0         0        99        86       210       191       180       197       366       404       404       386        56        51         0         0 
dram[1]:         0         0       114        90       178       153       172       183       367       309       400       382        61        47         0         0 
dram[2]:         0         0        90        83       198       188       209       178       407       366       399       415        62        40         0         0 
dram[3]:         0         0        94       116       201       169       145       172       377       352       375       396        52        28         0         0 
dram[4]:         0         0        89        98       179       169       189       204       379       369       416       432        65        25         0         0 
dram[5]:         0         0       102       125       211       158       202       174       403       359       375       379        61        23         0         0 
total reads: 15384
min_bank_accesses = 0!
chip skew: 2635/2456 = 1.07
average mf latency per bank:
dram[0]:       1293      1381      1275      1289      4532      5304      5771      5963      1703      1741      1627      1844      1487      1627      1515      1484
dram[1]:       1296      1824      1098      1389      4995      6482      5548      5941      1698      2036      1535      1737      1464      1737      1339      1507
dram[2]:       1446      1451      1231      1284      5270      5522      5682      5612      1824      1784      1703      1596      1605      2843      1518      1327
dram[3]:       1541      1385      1324      1242      5077      5947      5729      6376      1735      1894      1688      1757      1477      1539      1410      1503
dram[4]:       1327      1466      1270      1312      5351      6250      5557      5898      1728      1874      1660      1677      1441      1778      1373      1450
dram[5]:       1386      1596      1201      1284      5275      5669      5929      5759      1743      1763      1792      1790      1569      1640      1460      1517
maximum mf latency per bank:
dram[0]:        967       941       892       889       959       978       940       971       898       995       967      1080       925       870       868       910
dram[1]:        854       905       860       913       818      1033       888       982       924      1065       886       985       849      1054       909      1097
dram[2]:        865       991      1046      1051       944       989      1000       990       993       967       977       960       899      1001      1024       976
dram[3]:        787       900       888       908       958       939       927       998       953      1031       990      1016       832       994      1003       939
dram[4]:        921       978       833       917      1015       935       997       944      1057       902      1005      1001       942       915       993       924
dram[5]:       1008       917       962       953       980       972       913       923      1030       948      1074      1014       937       927       977       900

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=730693 n_nop=679795 n_act=8367 n_pre=8351 n_req=17895 n_rd=30530 n_write=3650 bw_util=0.09356
n_activity=296509 dram_eff=0.2305
bk0: 1848a 714473i bk1: 1658a 715718i bk2: 1710a 713487i bk3: 1634a 714302i bk4: 2130a 706111i bk5: 1802a 708260i bk6: 2066a 706370i bk7: 1904a 706125i bk8: 2638a 696905i bk9: 2346a 697298i bk10: 2434a 696150i bk11: 2048a 699499i bk12: 1784a 711456i bk13: 1554a 713858i bk14: 1490a 717000i bk15: 1484a 716764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.21405
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=730693 n_nop=681596 n_act=8094 n_pre=8078 n_req=17225 n_rd=29538 n_write=3387 bw_util=0.09012
n_activity=294323 dram_eff=0.2237
bk0: 1644a 716223i bk1: 1272a 720262i bk2: 1784a 713788i bk3: 1566a 715238i bk4: 1820a 710239i bk5: 1646a 710626i bk6: 2022a 707870i bk7: 2048a 706684i bk8: 2426a 700159i bk9: 2036a 704492i bk10: 2566a 695737i bk11: 2426a 697177i bk12: 1654a 712796i bk13: 1514a 715095i bk14: 1594a 716573i bk15: 1520a 715932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.182265
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=730693 n_nop=678889 n_act=8576 n_pre=8560 n_req=18125 n_rd=30980 n_write=3688 bw_util=0.09489
n_activity=301296 dram_eff=0.2301
bk0: 1554a 716472i bk1: 1652a 716769i bk2: 1756a 713434i bk3: 1792a 712420i bk4: 1818a 709012i bk5: 1938a 707086i bk6: 2070a 705991i bk7: 2246a 704140i bk8: 2340a 697045i bk9: 2480a 697497i bk10: 2342a 697667i bk11: 2580a 694241i bk12: 1574a 712659i bk13: 1628a 713755i bk14: 1502a 716884i bk15: 1708a 715220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=730693 n_nop=681529 n_act=8111 n_pre=8095 n_req=17224 n_rd=29494 n_write=3464 bw_util=0.09021
n_activity=293833 dram_eff=0.2243
bk0: 1344a 719182i bk1: 1666a 716908i bk2: 1466a 715848i bk3: 1674a 714738i bk4: 1796a 708198i bk5: 1820a 709494i bk6: 1970a 707866i bk7: 1940a 707705i bk8: 2330a 699599i bk9: 2402a 699616i bk10: 2404a 697450i bk11: 2318a 698154i bk12: 1624a 713110i bk13: 1724a 713591i bk14: 1486a 715998i bk15: 1530a 717459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.18448
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=730693 n_nop=678420 n_act=8600 n_pre=8584 n_req=18344 n_rd=31460 n_write=3629 bw_util=0.09604
n_activity=304037 dram_eff=0.2308
bk0: 1742a 715198i bk1: 1640a 715652i bk2: 1788a 713223i bk3: 1758a 713468i bk4: 1864a 708346i bk5: 1802a 709336i bk6: 2162a 705319i bk7: 2158a 704701i bk8: 2532a 697198i bk9: 2398a 698035i bk10: 2458a 695813i bk11: 2496a 695590i bk12: 1782a 711326i bk13: 1478a 715051i bk14: 1674a 715109i bk15: 1728a 715240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.214813
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=730693 n_nop=680637 n_act=8245 n_pre=8229 n_req=17573 n_rd=30002 n_write=3580 bw_util=0.09192
n_activity=296621 dram_eff=0.2264
bk0: 1666a 716778i bk1: 1436a 718066i bk2: 1738a 713528i bk3: 1488a 715883i bk4: 1890a 708219i bk5: 1920a 708950i bk6: 1984a 707899i bk7: 2030a 706484i bk8: 2478a 698780i bk9: 2436a 698175i bk10: 2452a 696405i bk11: 2346a 697089i bk12: 1654a 712375i bk13: 1512a 715434i bk14: 1544a 716424i bk15: 1428a 718120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.197462

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60932, Miss = 8050, Miss_rate = 0.132, Pending_hits = 66, Reservation_fails = 420
L2_cache_bank[1]: Access = 61056, Miss = 7215, Miss_rate = 0.118, Pending_hits = 60, Reservation_fails = 203
L2_cache_bank[2]: Access = 60822, Miss = 7755, Miss_rate = 0.128, Pending_hits = 81, Reservation_fails = 115
L2_cache_bank[3]: Access = 61524, Miss = 7014, Miss_rate = 0.114, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 61751, Miss = 7478, Miss_rate = 0.121, Pending_hits = 62, Reservation_fails = 263
L2_cache_bank[5]: Access = 64848, Miss = 8012, Miss_rate = 0.124, Pending_hits = 63, Reservation_fails = 547
L2_cache_bank[6]: Access = 60811, Miss = 7210, Miss_rate = 0.119, Pending_hits = 59, Reservation_fails = 2
L2_cache_bank[7]: Access = 61983, Miss = 7537, Miss_rate = 0.122, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[8]: Access = 61309, Miss = 8001, Miss_rate = 0.131, Pending_hits = 58, Reservation_fails = 1
L2_cache_bank[9]: Access = 62398, Miss = 7729, Miss_rate = 0.124, Pending_hits = 60, Reservation_fails = 351
L2_cache_bank[10]: Access = 61969, Miss = 7703, Miss_rate = 0.124, Pending_hits = 67, Reservation_fails = 6
L2_cache_bank[11]: Access = 62042, Miss = 7298, Miss_rate = 0.118, Pending_hits = 81, Reservation_fails = 0
L2_total_cache_accesses = 741445
L2_total_cache_misses = 91002
L2_total_cache_miss_rate = 0.1227
L2_total_cache_pending_hits = 785
L2_total_cache_reservation_fails = 1908
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 424500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 82328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1145
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225075
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 712
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8667
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 243
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.293
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=2769379
icnt_total_pkts_simt_to_mem=976161
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.5577
	minimum = 6
	maximum = 414
Network latency average = 30.0613
	minimum = 6
	maximum = 295
Slowest packet = 1474881
Flit latency average = 34.8879
	minimum = 6
	maximum = 294
Slowest flit = 3733170
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0709468
	minimum = 0.0458118 (at node 5)
	maximum = 0.28318 (at node 20)
Accepted packet rate average = 0.0709468
	minimum = 0.0458118 (at node 5)
	maximum = 0.28318 (at node 20)
Injected flit rate average = 0.113631
	minimum = 0.0801707 (at node 18)
	maximum = 0.30384 (at node 20)
Accepted flit rate average= 0.113631
	minimum = 0.0565911 (at node 5)
	maximum = 0.561195 (at node 20)
Injected packet length average = 1.60164
Accepted packet length average = 1.60164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.808 (10 samples)
	minimum = 6 (10 samples)
	maximum = 246 (10 samples)
Network latency average = 21.1647 (10 samples)
	minimum = 6 (10 samples)
	maximum = 191 (10 samples)
Flit latency average = 20.5988 (10 samples)
	minimum = 6 (10 samples)
	maximum = 189.3 (10 samples)
Fragmentation average = 0.0173224 (10 samples)
	minimum = 0 (10 samples)
	maximum = 65.9 (10 samples)
Injected packet rate average = 0.0603818 (10 samples)
	minimum = 0.0426042 (10 samples)
	maximum = 0.146802 (10 samples)
Accepted packet rate average = 0.0603818 (10 samples)
	minimum = 0.0426042 (10 samples)
	maximum = 0.146802 (10 samples)
Injected flit rate average = 0.119669 (10 samples)
	minimum = 0.0684896 (10 samples)
	maximum = 0.244637 (10 samples)
Accepted flit rate average = 0.119669 (10 samples)
	minimum = 0.0744928 (10 samples)
	maximum = 0.317881 (10 samples)
Injected packet size average = 1.98186 (10 samples)
Accepted packet size average = 1.98186 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 19 sec (559 sec)
gpgpu_simulation_rate = 20702 (inst/sec)
gpgpu_simulation_rate = 990 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,553561)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,553561)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,553561)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,553561)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,553561)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,553561)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,553561)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,553561)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,553561)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,553561)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,553561)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,553561)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,553561)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,553561)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,553561)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,553561)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,553561)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,553561)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,553561)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,553561)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,553561)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,553561)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,553561)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,553561)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,553561)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,553561)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,553561)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,553561)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,553561)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,553561)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,553561)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,553561)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,553561)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,553561)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,553561)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,553561)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,553561)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,553561)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,553561)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,553561)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,553561)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,553561)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,553561)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,553561)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,553561)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(2,0,0) tid=(367,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(19,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(2,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 554061  inst.: 11875326 (ipc=605.0) sim_rate=21168 (inst/sec) elapsed = 0:0:09:21 / Tue Apr 16 17:01:08 2019
GPGPU-Sim uArch: cycles simulated: 555061  inst.: 11893762 (ipc=214.0) sim_rate=21163 (inst/sec) elapsed = 0:0:09:22 / Tue Apr 16 17:01:09 2019
GPGPU-Sim uArch: cycles simulated: 556061  inst.: 11906786 (ipc=133.6) sim_rate=21148 (inst/sec) elapsed = 0:0:09:23 / Tue Apr 16 17:01:10 2019
GPGPU-Sim uArch: cycles simulated: 556561  inst.: 11915239 (ipc=114.1) sim_rate=21126 (inst/sec) elapsed = 0:0:09:24 / Tue Apr 16 17:01:11 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(25,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 557561  inst.: 11932496 (ipc=89.9) sim_rate=21119 (inst/sec) elapsed = 0:0:09:25 / Tue Apr 16 17:01:12 2019
GPGPU-Sim uArch: cycles simulated: 558061  inst.: 11941953 (ipc=82.0) sim_rate=21098 (inst/sec) elapsed = 0:0:09:26 / Tue Apr 16 17:01:13 2019
GPGPU-Sim uArch: cycles simulated: 559061  inst.: 11961524 (ipc=70.7) sim_rate=21096 (inst/sec) elapsed = 0:0:09:27 / Tue Apr 16 17:01:14 2019
GPGPU-Sim uArch: cycles simulated: 560061  inst.: 11981089 (ipc=62.8) sim_rate=21093 (inst/sec) elapsed = 0:0:09:28 / Tue Apr 16 17:01:15 2019
GPGPU-Sim uArch: cycles simulated: 561061  inst.: 11999299 (ipc=56.9) sim_rate=21088 (inst/sec) elapsed = 0:0:09:29 / Tue Apr 16 17:01:16 2019
GPGPU-Sim uArch: cycles simulated: 561561  inst.: 12009168 (ipc=54.5) sim_rate=21068 (inst/sec) elapsed = 0:0:09:30 / Tue Apr 16 17:01:17 2019
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(19,0,0) tid=(335,0,0)
GPGPU-Sim uArch: cycles simulated: 562561  inst.: 12028006 (ipc=50.6) sim_rate=21064 (inst/sec) elapsed = 0:0:09:31 / Tue Apr 16 17:01:18 2019
GPGPU-Sim uArch: cycles simulated: 563561  inst.: 12047083 (ipc=47.4) sim_rate=21061 (inst/sec) elapsed = 0:0:09:32 / Tue Apr 16 17:01:19 2019
GPGPU-Sim uArch: cycles simulated: 564061  inst.: 12056563 (ipc=46.1) sim_rate=21041 (inst/sec) elapsed = 0:0:09:33 / Tue Apr 16 17:01:20 2019
GPGPU-Sim uArch: cycles simulated: 565061  inst.: 12074262 (ipc=43.6) sim_rate=21035 (inst/sec) elapsed = 0:0:09:34 / Tue Apr 16 17:01:21 2019
GPGPU-Sim uArch: cycles simulated: 565561  inst.: 12084406 (ipc=42.6) sim_rate=21016 (inst/sec) elapsed = 0:0:09:35 / Tue Apr 16 17:01:22 2019
GPGPU-Sim uArch: cycles simulated: 566561  inst.: 12103202 (ipc=40.8) sim_rate=21012 (inst/sec) elapsed = 0:0:09:36 / Tue Apr 16 17:01:23 2019
GPGPU-Sim uArch: cycles simulated: 567561  inst.: 12123097 (ipc=39.3) sim_rate=21010 (inst/sec) elapsed = 0:0:09:37 / Tue Apr 16 17:01:24 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(15,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 568061  inst.: 12131999 (ipc=38.6) sim_rate=20989 (inst/sec) elapsed = 0:0:09:38 / Tue Apr 16 17:01:25 2019
GPGPU-Sim uArch: cycles simulated: 569061  inst.: 12151016 (ipc=37.3) sim_rate=20986 (inst/sec) elapsed = 0:0:09:39 / Tue Apr 16 17:01:26 2019
GPGPU-Sim uArch: cycles simulated: 570061  inst.: 12168880 (ipc=36.1) sim_rate=20980 (inst/sec) elapsed = 0:0:09:40 / Tue Apr 16 17:01:27 2019
GPGPU-Sim uArch: cycles simulated: 570561  inst.: 12177872 (ipc=35.6) sim_rate=20960 (inst/sec) elapsed = 0:0:09:41 / Tue Apr 16 17:01:28 2019
GPGPU-Sim uArch: cycles simulated: 571561  inst.: 12196380 (ipc=34.6) sim_rate=20955 (inst/sec) elapsed = 0:0:09:42 / Tue Apr 16 17:01:29 2019
GPGPU-Sim uArch: cycles simulated: 572561  inst.: 12215243 (ipc=33.8) sim_rate=20952 (inst/sec) elapsed = 0:0:09:43 / Tue Apr 16 17:01:30 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(18,0,0) tid=(511,0,0)
GPGPU-Sim uArch: cycles simulated: 573561  inst.: 12234207 (ipc=33.1) sim_rate=20948 (inst/sec) elapsed = 0:0:09:44 / Tue Apr 16 17:01:31 2019
GPGPU-Sim uArch: cycles simulated: 574561  inst.: 12253556 (ipc=32.4) sim_rate=20946 (inst/sec) elapsed = 0:0:09:45 / Tue Apr 16 17:01:32 2019
GPGPU-Sim uArch: cycles simulated: 575061  inst.: 12263332 (ipc=32.1) sim_rate=20927 (inst/sec) elapsed = 0:0:09:46 / Tue Apr 16 17:01:33 2019
GPGPU-Sim uArch: cycles simulated: 576061  inst.: 12282053 (ipc=31.5) sim_rate=20923 (inst/sec) elapsed = 0:0:09:47 / Tue Apr 16 17:01:34 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23355,553561), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23356,553561)
GPGPU-Sim uArch: cycles simulated: 577061  inst.: 12306672 (ipc=31.2) sim_rate=20929 (inst/sec) elapsed = 0:0:09:48 / Tue Apr 16 17:01:35 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(37,0,0) tid=(460,0,0)
GPGPU-Sim uArch: cycles simulated: 578061  inst.: 12328721 (ipc=30.9) sim_rate=20931 (inst/sec) elapsed = 0:0:09:49 / Tue Apr 16 17:01:36 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25369,553561), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25370,553561)
GPGPU-Sim uArch: cycles simulated: 579061  inst.: 12354418 (ipc=30.7) sim_rate=20939 (inst/sec) elapsed = 0:0:09:50 / Tue Apr 16 17:01:37 2019
GPGPU-Sim uArch: cycles simulated: 580061  inst.: 12378152 (ipc=30.4) sim_rate=20944 (inst/sec) elapsed = 0:0:09:51 / Tue Apr 16 17:01:38 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27391,553561), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27392,553561)
GPGPU-Sim uArch: cycles simulated: 581061  inst.: 12401080 (ipc=30.1) sim_rate=20947 (inst/sec) elapsed = 0:0:09:52 / Tue Apr 16 17:01:39 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27671,553561), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27672,553561)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(32,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28031,553561), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28032,553561)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28207,553561), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(28208,553561)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28211,553561), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(28212,553561)
GPGPU-Sim uArch: cycles simulated: 582061  inst.: 12453527 (ipc=30.9) sim_rate=21000 (inst/sec) elapsed = 0:0:09:53 / Tue Apr 16 17:01:40 2019
GPGPU-Sim uArch: cycles simulated: 582561  inst.: 12468295 (ipc=30.9) sim_rate=20990 (inst/sec) elapsed = 0:0:09:54 / Tue Apr 16 17:01:41 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29192,553561), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29193,553561)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30421,553561), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30422,553561)
GPGPU-Sim uArch: cycles simulated: 584061  inst.: 12512737 (ipc=30.8) sim_rate=21029 (inst/sec) elapsed = 0:0:09:55 / Tue Apr 16 17:01:42 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(53,0,0) tid=(443,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30618,553561), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30619,553561)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31354,553561), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(31355,553561)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31364,553561), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(31365,553561)
GPGPU-Sim uArch: cycles simulated: 585061  inst.: 12555033 (ipc=31.2) sim_rate=21065 (inst/sec) elapsed = 0:0:09:56 / Tue Apr 16 17:01:43 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31505,553561), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(31506,553561)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31532,553561), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(31533,553561)
GPGPU-Sim uArch: cycles simulated: 585561  inst.: 12582607 (ipc=31.6) sim_rate=21076 (inst/sec) elapsed = 0:0:09:57 / Tue Apr 16 17:01:44 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32234,553561), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(32235,553561)
GPGPU-Sim uArch: cycles simulated: 586561  inst.: 12610185 (ipc=31.4) sim_rate=21087 (inst/sec) elapsed = 0:0:09:58 / Tue Apr 16 17:01:45 2019
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(35,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (33804,553561), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(33805,553561)
GPGPU-Sim uArch: cycles simulated: 587561  inst.: 12635033 (ipc=31.2) sim_rate=21093 (inst/sec) elapsed = 0:0:09:59 / Tue Apr 16 17:01:46 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (34175,553561), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(34176,553561)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (34383,553561), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(34384,553561)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (34974,553561), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 588561  inst.: 12669112 (ipc=31.3) sim_rate=21115 (inst/sec) elapsed = 0:0:10:00 / Tue Apr 16 17:01:47 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (35113,553561), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (35406,553561), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 589561  inst.: 12691527 (ipc=31.1) sim_rate=21117 (inst/sec) elapsed = 0:0:10:01 / Tue Apr 16 17:01:48 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (36133,553561), 1 CTAs running
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(48,0,0) tid=(274,0,0)
GPGPU-Sim uArch: cycles simulated: 590561  inst.: 12711792 (ipc=30.8) sim_rate=21115 (inst/sec) elapsed = 0:0:10:02 / Tue Apr 16 17:01:49 2019
GPGPU-Sim uArch: cycles simulated: 591561  inst.: 12735153 (ipc=30.6) sim_rate=21119 (inst/sec) elapsed = 0:0:10:03 / Tue Apr 16 17:01:50 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (38536,553561), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (38561,553561), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38848,553561), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 592561  inst.: 12759240 (ipc=30.4) sim_rate=21124 (inst/sec) elapsed = 0:0:10:04 / Tue Apr 16 17:01:51 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39370,553561), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (39383,553561), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39477,553561), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39591,553561), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 593561  inst.: 12783015 (ipc=30.3) sim_rate=21128 (inst/sec) elapsed = 0:0:10:05 / Tue Apr 16 17:01:52 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (40104,553561), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (40299,553561), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40794,553561), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(52,0,0) tid=(413,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (41232,553561), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (41378,553561), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 595061  inst.: 12821958 (ipc=30.1) sim_rate=21158 (inst/sec) elapsed = 0:0:10:06 / Tue Apr 16 17:01:53 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41570,553561), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (41631,553561), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (41821,553561), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (42119,553561), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (42178,553561), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (42485,553561), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 596061  inst.: 12848371 (ipc=30.0) sim_rate=21167 (inst/sec) elapsed = 0:0:10:07 / Tue Apr 16 17:01:54 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (42553,553561), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (42713,553561), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (42870,553561), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (43349,553561), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (43366,553561), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (43417,553561), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (43551,553561), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (44046,553561), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (44165,553561), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (44268,553561), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 598061  inst.: 12888048 (ipc=29.6) sim_rate=21197 (inst/sec) elapsed = 0:0:10:08 / Tue Apr 16 17:01:55 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (44737,553561), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (44982,553561), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (45203,553561), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (45278,553561), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (45344,553561), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (45545,553561), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (45746,553561), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (45827,553561), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (46266,553561), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (47590,553561), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (48353,553561), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 602561  inst.: 12910054 (ipc=27.3) sim_rate=21198 (inst/sec) elapsed = 0:0:10:09 / Tue Apr 16 17:01:56 2019
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(61,0,0) tid=(501,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (52631,553561), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (53919,553561), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 53920
gpu_sim_insn = 1348629
gpu_ipc =      25.0117
gpu_tot_sim_cycle = 607481
gpu_tot_sim_insn = 12921430
gpu_tot_ipc =      21.2705
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2014398
gpu_stall_icnt2sh    = 4439343
gpu_total_sim_rate=21217

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 764350
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 87904, Miss = 52629, Miss_rate = 0.599, Pending_hits = 4160, Reservation_fails = 405897
	L1D_cache_core[1]: Access = 93263, Miss = 56529, Miss_rate = 0.606, Pending_hits = 4365, Reservation_fails = 424808
	L1D_cache_core[2]: Access = 81686, Miss = 49677, Miss_rate = 0.608, Pending_hits = 3909, Reservation_fails = 393803
	L1D_cache_core[3]: Access = 83525, Miss = 51415, Miss_rate = 0.616, Pending_hits = 4064, Reservation_fails = 403231
	L1D_cache_core[4]: Access = 82311, Miss = 51077, Miss_rate = 0.621, Pending_hits = 4039, Reservation_fails = 411758
	L1D_cache_core[5]: Access = 96147, Miss = 60174, Miss_rate = 0.626, Pending_hits = 4914, Reservation_fails = 443496
	L1D_cache_core[6]: Access = 83714, Miss = 51236, Miss_rate = 0.612, Pending_hits = 3984, Reservation_fails = 405628
	L1D_cache_core[7]: Access = 83696, Miss = 51477, Miss_rate = 0.615, Pending_hits = 4079, Reservation_fails = 413551
	L1D_cache_core[8]: Access = 85828, Miss = 53263, Miss_rate = 0.621, Pending_hits = 4015, Reservation_fails = 418556
	L1D_cache_core[9]: Access = 96298, Miss = 59882, Miss_rate = 0.622, Pending_hits = 4601, Reservation_fails = 440347
	L1D_cache_core[10]: Access = 82061, Miss = 50537, Miss_rate = 0.616, Pending_hits = 4006, Reservation_fails = 405855
	L1D_cache_core[11]: Access = 86529, Miss = 53084, Miss_rate = 0.613, Pending_hits = 4128, Reservation_fails = 408867
	L1D_cache_core[12]: Access = 83077, Miss = 51300, Miss_rate = 0.617, Pending_hits = 4016, Reservation_fails = 412211
	L1D_cache_core[13]: Access = 82199, Miss = 50360, Miss_rate = 0.613, Pending_hits = 3836, Reservation_fails = 407557
	L1D_cache_core[14]: Access = 82688, Miss = 50940, Miss_rate = 0.616, Pending_hits = 3890, Reservation_fails = 406051
	L1D_total_cache_accesses = 1290926
	L1D_total_cache_misses = 793580
	L1D_total_cache_miss_rate = 0.6147
	L1D_total_cache_pending_hits = 62006
	L1D_total_cache_reservation_fails = 6201616
	L1D_cache_data_port_util = 0.053
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 113199
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 61853
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 562414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5546120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 231166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 655496
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 762292
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3033, 2605, 3521, 2605, 2996, 2569, 3441, 2558, 2940, 2545, 3361, 2603, 2601, 2992, 3044, 3015, 1642, 1612, 1629, 1627, 1640, 2037, 1668, 2063, 1616, 2020, 1644, 1582, 1627, 1605, 1616, 1560, 1588, 1981, 1914, 1534, 1603, 1599, 1586, 1541, 1534, 2469, 2026, 1579, 2000, 1594, 1579, 1579, 
gpgpu_n_tot_thrd_icount = 44436352
gpgpu_n_tot_w_icount = 1388636
gpgpu_n_stall_shd_mem = 7175376
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 562414
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1769753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1118595
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7171965
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11751140	W0_Idle:1542502	W0_Scoreboard:1647140	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:165704
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4499312 {8:562414,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 76488304 {136:562414,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 320 
maxdqlatency = 0 
maxmflatency = 1097 
averagemflatency = 378 
max_icnt2mem_latency = 775 
max_icnt2sh_latency = 602155 
mrq_lat_table:79499 	3397 	2620 	7521 	17734 	3704 	760 	265 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	143249 	530222 	124392 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	158997 	46717 	80964 	209700 	211827 	88941 	821 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18657 	289364 	238610 	15320 	478 	0 	0 	1 	6 	22 	465 	10344 	37140 	71628 	36021 	72808 	7013 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	200 	1016 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        18        51        46        32        32        30        31        49        27        24        48        14        21        19        17 
dram[1]:        15        15        55        54        31        31        31        32        46        28        33        24        16        24        14        12 
dram[2]:        16        14        46        47        31        29        32        27        42        53        52        30        13        12        18        15 
dram[3]:        17        16        46        58        34        29        25        26        44        54        54        46        20        22        12         9 
dram[4]:        17        10        44        53        33        28        29        29        41        56        55        49        21        12        18        15 
dram[5]:        13        15        45        58        33        28        31        30        45        35        41        44        24        23        14        11 
maximum service time to same row:
dram[0]:     21403     18872     24752     36428     18998     17106     20360     24515     10341      7611     19499     10934      9952     13747     17359     11800 
dram[1]:     27490     21249     52037     14134     20012      9393     27034     22187     15638      8303     20914      9500     16523     14975     19251     22001 
dram[2]:     19469     16972     24662     11759     12792     10379     15478     29984     12087     13000     11147     13770      7528      9148     14661     16929 
dram[3]:     16783     26881     16597     29336     20912      9387     16071     11487     16878      8078     11341      7706      9562     22115     22998     25066 
dram[4]:     19174     21053     13881     14271     24573     20113     13132     14953     16888      8647     11954     17150     15626     15119     10751     13373 
dram[5]:     26448     24462     24253     13850     10192     13591     22708     18181     15221     13891     13554     13147     15216     20711     33035     26256 
average row accesses per activate:
dram[0]:  2.151648  2.069284  2.184713  2.139073  2.117647  1.954023  2.109149  2.006339  2.137931  2.096535  2.106280  2.120166  2.234914  2.094170  2.372881  2.208995 
dram[1]:  2.121718  2.282051  2.298056  2.148741  2.092362  1.876736  2.112561  2.069841  2.166877  2.108187  2.033860  2.057901  2.146288  2.135392  2.328000  2.033654 
dram[2]:  2.065217  2.279898  2.211087  2.095428  2.055649  1.964396  2.084746  2.037901  2.002358  2.115479  2.147208  2.076659  2.084821  2.202797  2.215223  2.249400 
dram[3]:  2.203593  2.260546  2.073563  2.308889  1.967159  2.030875  1.934985  2.104730  2.091250  2.107731  2.046932  2.118239  2.163636  2.149675  1.983173  2.250000 
dram[4]:  2.095344  2.032110  2.216387  2.257642  1.956169  1.989619  2.098310  2.088856  2.091667  2.052567  2.091558  2.182809  2.179541  2.123762  2.279302  2.286747 
dram[5]:  2.323834  2.104558  2.177083  2.287411  2.099831  2.060034  2.122977  1.993818  2.214467  2.033573  1.986207  2.001196  2.096983  2.130542  2.265790  2.257703 
average row locality = 115506/54741 = 2.110045
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       979       896       922       878      1137       977      1120      1053      1404      1259      1310      1118       977       879       840       835 
dram[1]:       889       712       942       843       980       907      1108      1107      1317      1104      1374      1299       918       848       873       846 
dram[2]:       855       896       941       964       996      1059      1129      1207      1260      1326      1263      1372       868       902       844       938 
dram[3]:       736       911       799       911       974       994      1090      1060      1267      1282      1298      1257       896       961       825       855 
dram[4]:       945       886       961       928      1006       964      1161      1169      1348      1284      1315      1341       975       831       914       949 
dram[5]:       897       785       935       828      1011      1026      1094      1103      1316      1307      1324      1263       908       840       861       806 
total reads: 98868
bank skew: 1404/712 = 1.97
chip skew: 16977/16067 = 1.06
number of total write accesses:
dram[0]:         0         0       107        91       231       213       194       213       394       435       434       417        60        55         0         0 
dram[1]:         0         0       122        96       198       174       187       197       397       338       428       407        65        51         0         0 
dram[2]:         0         0        96        90       223       210       224       191       438       396       429       443        66        43         0         0 
dram[3]:         0         0       103       128       224       190       160       186       406       381       403       427        56        30         0         0 
dram[4]:         0         0        94       106       199       186       205       218       409       395       444       462        69        27         0         0 
dram[5]:         0         0       110       135       230       175       218       187       429       389       404       410        65        25         0         0 
total reads: 16638
min_bank_accesses = 0!
chip skew: 2849/2660 = 1.07
average mf latency per bank:
dram[0]:       1280      1393      1278      1311      4405      5128      5835      6107      1644      1691      1562      1789      1438      1571      1450      1443
dram[1]:       1293      1749      1102      1402      4817      6219      5638      6109      1630      1943      1491      1684      1427      1661      1324      1472
dram[2]:       1409      1454      1223      1311      4998      5386      5741      5861      1743      1723      1627      1561      1534      2702      1459      1330
dram[3]:       1497      1433      1305      1277      4830      5829      5674      6734      1653      1838      1613      1716      1407      1560      1342      1496
dram[4]:       1295      1448      1261      1317      5119      6089      5622      6013      1663      1807      1595      1620      1392      1695      1340      1411
dram[5]:       1374      1565      1194      1284      5093      5545      5891      5888      1678      1697      1713      1714      1521      1588      1405      1459
maximum mf latency per bank:
dram[0]:        967       961       892       906       959       978       940       971       898       995       967      1080       925       870       868       910
dram[1]:        854       905       860       913       818      1033       888       982       924      1065       886       985       849      1054       909      1097
dram[2]:        865       991      1046      1051       944       989      1000       990       993       967       977       960       899      1001      1024       976
dram[3]:        787       900       888       970       958       939       927       998       953      1031       990      1016       832       994      1003       965
dram[4]:        921       978       833       927      1015       935       997       944      1057       902      1005      1001       942       973       993       924
dram[5]:       1008       917       962       953       980       972       913       923      1030       948      1074      1014       937       927       977       900

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801867 n_nop=746312 n_act=9164 n_pre=9148 n_req=19428 n_rd=33168 n_write=4075 bw_util=0.09289
n_activity=323064 dram_eff=0.2306
bk0: 1958a 784484i bk1: 1792a 785538i bk2: 1844a 782889i bk3: 1756a 783953i bk4: 2274a 775072i bk5: 1954a 776793i bk6: 2240a 775227i bk7: 2106a 774077i bk8: 2808a 765435i bk9: 2518a 765321i bk10: 2620a 764167i bk11: 2236a 767452i bk12: 1954a 780421i bk13: 1758a 782600i bk14: 1680a 785807i bk15: 1670a 785772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.224114
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801867 n_nop=748208 n_act=8873 n_pre=8857 n_req=18727 n_rd=32134 n_write=3795 bw_util=0.08961
n_activity=322030 dram_eff=0.2231
bk0: 1778a 786150i bk1: 1424a 790001i bk2: 1884a 783699i bk3: 1686a 785291i bk4: 1960a 779545i bk5: 1814a 779161i bk6: 2216a 776919i bk7: 2214a 776028i bk8: 2634a 768405i bk9: 2208a 773035i bk10: 2748a 764094i bk11: 2598a 765283i bk12: 1836a 782176i bk13: 1696a 784363i bk14: 1746a 786425i bk15: 1692a 785695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.179515
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801867 n_nop=745424 n_act=9352 n_pre=9336 n_req=19669 n_rd=33640 n_write=4115 bw_util=0.09417
n_activity=328363 dram_eff=0.23
bk0: 1710a 786377i bk1: 1792a 786658i bk2: 1882a 783301i bk3: 1928a 781840i bk4: 1992a 777697i bk5: 2118a 775548i bk6: 2258a 774787i bk7: 2414a 772862i bk8: 2520a 765514i bk9: 2652a 766114i bk10: 2526a 765808i bk11: 2744a 762692i bk12: 1736a 781936i bk13: 1804a 782926i bk14: 1688a 785931i bk15: 1876a 784450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.215422
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801867 n_nop=747825 n_act=8964 n_pre=8948 n_req=18810 n_rd=32232 n_write=3898 bw_util=0.09011
n_activity=322573 dram_eff=0.224
bk0: 1472a 789315i bk1: 1822a 786549i bk2: 1598a 785157i bk3: 1822a 784052i bk4: 1948a 777414i bk5: 1988a 778227i bk6: 2180a 776616i bk7: 2120a 776534i bk8: 2534a 767742i bk9: 2564a 767866i bk10: 2596a 765684i bk11: 2514a 766209i bk12: 1792a 782476i bk13: 1922a 782751i bk14: 1650a 785511i bk15: 1710a 786911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.182565
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801867 n_nop=745192 n_act=9354 n_pre=9338 n_req=19791 n_rd=33954 n_write=4029 bw_util=0.09474
n_activity=330322 dram_eff=0.23
bk0: 1890a 784961i bk1: 1772a 785683i bk2: 1922a 782985i bk3: 1856a 783208i bk4: 2012a 777381i bk5: 1928a 778411i bk6: 2322a 774483i bk7: 2338a 773520i bk8: 2696a 766053i bk9: 2568a 766547i bk10: 2630a 763801i bk11: 2682a 763444i bk12: 1950a 780470i bk13: 1662a 784330i bk14: 1828a 784826i bk15: 1898a 784732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.215165
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801867 n_nop=747217 n_act=9034 n_pre=9018 n_req=19081 n_rd=32608 n_write=3990 bw_util=0.09128
n_activity=324493 dram_eff=0.2256
bk0: 1794a 786970i bk1: 1570a 788203i bk2: 1870a 783220i bk3: 1656a 785090i bk4: 2022a 777590i bk5: 2052a 778389i bk6: 2188a 776519i bk7: 2206a 775330i bk8: 2632a 767742i bk9: 2614a 766712i bk10: 2648a 764480i bk11: 2526a 765221i bk12: 1816a 781910i bk13: 1680a 784708i bk14: 1722a 786187i bk15: 1612a 787680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.194534

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65438, Miss = 8689, Miss_rate = 0.133, Pending_hits = 67, Reservation_fails = 678
L2_cache_bank[1]: Access = 65787, Miss = 7895, Miss_rate = 0.120, Pending_hits = 60, Reservation_fails = 522
L2_cache_bank[2]: Access = 65518, Miss = 8401, Miss_rate = 0.128, Pending_hits = 81, Reservation_fails = 115
L2_cache_bank[3]: Access = 66394, Miss = 7666, Miss_rate = 0.115, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 66333, Miss = 8156, Miss_rate = 0.123, Pending_hits = 62, Reservation_fails = 430
L2_cache_bank[5]: Access = 69682, Miss = 8664, Miss_rate = 0.124, Pending_hits = 63, Reservation_fails = 888
L2_cache_bank[6]: Access = 65311, Miss = 7885, Miss_rate = 0.121, Pending_hits = 59, Reservation_fails = 2
L2_cache_bank[7]: Access = 67107, Miss = 8231, Miss_rate = 0.123, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[8]: Access = 65830, Miss = 8625, Miss_rate = 0.131, Pending_hits = 58, Reservation_fails = 59
L2_cache_bank[9]: Access = 67098, Miss = 8352, Miss_rate = 0.124, Pending_hits = 60, Reservation_fails = 676
L2_cache_bank[10]: Access = 66563, Miss = 8346, Miss_rate = 0.125, Pending_hits = 67, Reservation_fails = 6
L2_cache_bank[11]: Access = 66906, Miss = 7958, Miss_rate = 0.119, Pending_hits = 81, Reservation_fails = 0
L2_total_cache_accesses = 797967
L2_total_cache_misses = 98868
L2_total_cache_miss_rate = 0.1239
L2_total_cache_pending_hits = 786
L2_total_cache_reservation_fails = 3376
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 472165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90191
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2613
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226065
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 713
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 243
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.294
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=3048013
icnt_total_pkts_simt_to_mem=1033677
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 37.8316
	minimum = 6
	maximum = 468
Network latency average = 28.5986
	minimum = 6
	maximum = 420
Slowest packet = 1491934
Flit latency average = 18.9785
	minimum = 6
	maximum = 420
Slowest flit = 3770356
Fragmentation average = 0.00353845
	minimum = 0
	maximum = 328
Injected packet rate average = 0.0776486
	minimum = 0.0582159 (at node 11)
	maximum = 0.0950297 (at node 22)
Accepted packet rate average = 0.0776486
	minimum = 0.0582159 (at node 11)
	maximum = 0.0950297 (at node 22)
Injected flit rate average = 0.230898
	minimum = 0.0593843 (at node 11)
	maximum = 0.46862 (at node 22)
Accepted flit rate average= 0.230898
	minimum = 0.0849221 (at node 21)
	maximum = 0.455137 (at node 0)
Injected packet length average = 2.97362
Accepted packet length average = 2.97362
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.1738 (11 samples)
	minimum = 6 (11 samples)
	maximum = 266.182 (11 samples)
Network latency average = 21.8405 (11 samples)
	minimum = 6 (11 samples)
	maximum = 211.818 (11 samples)
Flit latency average = 20.4515 (11 samples)
	minimum = 6 (11 samples)
	maximum = 210.273 (11 samples)
Fragmentation average = 0.0160693 (11 samples)
	minimum = 0 (11 samples)
	maximum = 89.7273 (11 samples)
Injected packet rate average = 0.0619515 (11 samples)
	minimum = 0.0440235 (11 samples)
	maximum = 0.142095 (11 samples)
Accepted packet rate average = 0.0619515 (11 samples)
	minimum = 0.0440235 (11 samples)
	maximum = 0.142095 (11 samples)
Injected flit rate average = 0.12978 (11 samples)
	minimum = 0.0676618 (11 samples)
	maximum = 0.264999 (11 samples)
Accepted flit rate average = 0.12978 (11 samples)
	minimum = 0.0754409 (11 samples)
	maximum = 0.330359 (11 samples)
Injected packet size average = 2.09487 (11 samples)
Accepted packet size average = 2.09487 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 9 sec (609 sec)
gpgpu_simulation_rate = 21217 (inst/sec)
gpgpu_simulation_rate = 997 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,607481)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,607481)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,607481)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,607481)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,607481)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,607481)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,607481)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,607481)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,607481)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,607481)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,607481)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,607481)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,607481)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,607481)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,607481)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,607481)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,607481)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,607481)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,607481)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,607481)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,607481)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,607481)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,607481)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,607481)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,607481)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,607481)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,607481)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,607481)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,607481)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,607481)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,607481)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,607481)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,607481)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,607481)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,607481)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,607481)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,607481)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,607481)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,607481)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,607481)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,607481)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,607481)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,607481)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,607481)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,607481)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(5,0,0) tid=(455,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(42,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(14,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 607981  inst.: 13180854 (ipc=518.8) sim_rate=21572 (inst/sec) elapsed = 0:0:10:11 / Tue Apr 16 17:01:58 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (509,607481), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(510,607481)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (513,607481), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(514,607481)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (517,607481), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(518,607481)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (519,607481), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(520,607481)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (520,607481), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(521,607481)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (535,607481), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(536,607481)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (537,607481), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(538,607481)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (545,607481), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(546,607481)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (552,607481), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (552,607481), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(553,607481)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(553,607481)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (554,607481), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(555,607481)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (557,607481), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (557,607481), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (557,607481), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(558,607481)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(558,607481)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(558,607481)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (565,607481), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(566,607481)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (571,607481), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(572,607481)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (576,607481), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(577,607481)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (577,607481), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(578,607481)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (578,607481), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (583,607481), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (584,607481), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (590,607481), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (590,607481), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (595,607481), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (599,607481), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (617,607481), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (619,607481), 2 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(52,0,0) tid=(455,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (633,607481), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (637,607481), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (647,607481), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (649,607481), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (653,607481), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (653,607481), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (664,607481), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (665,607481), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (667,607481), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (668,607481), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (671,607481), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (672,607481), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (678,607481), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (683,607481), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (700,607481), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (704,607481), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (715,607481), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (719,607481), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (932,607481), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (943,607481), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (955,607481), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (971,607481), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (972,607481), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (974,607481), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (984,607481), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (987,607481), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (992,607481), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (992,607481), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 608481  inst.: 13363542 (ipc=442.1) sim_rate=21835 (inst/sec) elapsed = 0:0:10:12 / Tue Apr 16 17:01:59 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1001,607481), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1020,607481), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1021,607481), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1030,607481), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1063,607481), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1066,607481), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1074,607481), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1077,607481), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 6.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 1078
gpu_sim_insn = 450048
gpu_ipc =     417.4842
gpu_tot_sim_cycle = 608559
gpu_tot_sim_insn = 13371478
gpu_tot_ipc =      21.9724
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2014398
gpu_stall_icnt2sh    = 4439434
gpu_total_sim_rate=21848

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 773390
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 87984, Miss = 52649, Miss_rate = 0.598, Pending_hits = 4220, Reservation_fails = 405897
	L1D_cache_core[1]: Access = 93327, Miss = 56545, Miss_rate = 0.606, Pending_hits = 4413, Reservation_fails = 424808
	L1D_cache_core[2]: Access = 81750, Miss = 49693, Miss_rate = 0.608, Pending_hits = 3957, Reservation_fails = 393803
	L1D_cache_core[3]: Access = 83589, Miss = 51431, Miss_rate = 0.615, Pending_hits = 4112, Reservation_fails = 403231
	L1D_cache_core[4]: Access = 82375, Miss = 51093, Miss_rate = 0.620, Pending_hits = 4087, Reservation_fails = 411758
	L1D_cache_core[5]: Access = 96219, Miss = 60192, Miss_rate = 0.626, Pending_hits = 4968, Reservation_fails = 443496
	L1D_cache_core[6]: Access = 83794, Miss = 51256, Miss_rate = 0.612, Pending_hits = 4044, Reservation_fails = 405628
	L1D_cache_core[7]: Access = 83760, Miss = 51493, Miss_rate = 0.615, Pending_hits = 4127, Reservation_fails = 413551
	L1D_cache_core[8]: Access = 85908, Miss = 53283, Miss_rate = 0.620, Pending_hits = 4075, Reservation_fails = 418556
	L1D_cache_core[9]: Access = 96362, Miss = 59898, Miss_rate = 0.622, Pending_hits = 4649, Reservation_fails = 440347
	L1D_cache_core[10]: Access = 82109, Miss = 50549, Miss_rate = 0.616, Pending_hits = 4042, Reservation_fails = 405855
	L1D_cache_core[11]: Access = 86593, Miss = 53100, Miss_rate = 0.613, Pending_hits = 4176, Reservation_fails = 408867
	L1D_cache_core[12]: Access = 83141, Miss = 51316, Miss_rate = 0.617, Pending_hits = 4064, Reservation_fails = 412211
	L1D_cache_core[13]: Access = 82263, Miss = 50376, Miss_rate = 0.612, Pending_hits = 3884, Reservation_fails = 407557
	L1D_cache_core[14]: Access = 82752, Miss = 50956, Miss_rate = 0.616, Pending_hits = 3938, Reservation_fails = 406051
	L1D_total_cache_accesses = 1291926
	L1D_total_cache_misses = 793830
	L1D_total_cache_miss_rate = 0.6145
	L1D_total_cache_pending_hits = 62756
	L1D_total_cache_reservation_fails = 6201616
	L1D_cache_data_port_util = 0.053
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 115207
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 562664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5546120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114727
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 231166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 655496
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 771332
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3063, 2635, 3551, 2635, 3026, 2599, 3471, 2588, 2970, 2575, 3391, 2633, 2631, 3022, 3074, 3045, 1672, 1642, 1659, 1657, 1670, 2067, 1698, 2093, 1646, 2050, 1674, 1612, 1657, 1635, 1646, 1590, 1603, 1996, 1929, 1549, 1618, 1614, 1601, 1556, 1549, 2484, 2041, 1594, 2015, 1609, 1594, 1594, 
gpgpu_n_tot_thrd_icount = 44918400
gpgpu_n_tot_w_icount = 1403700
gpgpu_n_stall_shd_mem = 7175376
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 562664
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1801753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1182851
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7171965
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11751646	W0_Idle:1542996	W0_Scoreboard:1660362	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:180768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4501312 {8:562664,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 76522304 {136:562664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 320 
maxdqlatency = 0 
maxmflatency = 1097 
averagemflatency = 378 
max_icnt2mem_latency = 775 
max_icnt2sh_latency = 602155 
mrq_lat_table:79603 	3408 	2646 	7538 	17760 	3732 	761 	265 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	143286 	530435 	124392 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	159246 	46718 	80964 	209700 	211827 	88941 	821 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18819 	289448 	238614 	15320 	478 	0 	0 	1 	6 	22 	465 	10344 	37140 	71628 	36021 	72808 	7013 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	202 	1017 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        18        51        46        32        32        30        31        49        27        24        48        14        21        19        17 
dram[1]:        15        15        55        54        31        31        31        32        46        28        33        24        16        24        14        12 
dram[2]:        16        14        46        47        31        29        32        27        42        53        52        30        13        12        18        15 
dram[3]:        17        16        46        58        34        29        25        26        44        54        54        46        20        22        12         9 
dram[4]:        17        10        44        53        33        28        29        29        41        56        55        49        21        12        18        15 
dram[5]:        13        15        45        58        33        28        31        30        45        35        41        44        24        23        14        11 
maximum service time to same row:
dram[0]:     21403     18872     24752     36428     18998     17106     20360     24515     10341      7611     19499     10934      9952     13747     17359     11800 
dram[1]:     27490     21249     52037     14134     20012      9393     27034     22187     15638      8303     20914      9500     16523     14975     19251     22001 
dram[2]:     19469     16972     24662     11759     12792     10379     15478     29984     12087     13000     11147     13770      7528      9148     14661     16929 
dram[3]:     16783     26881     16597     29336     20912      9387     16071     11487     16878      8078     11341      7706      9562     22115     22998     25066 
dram[4]:     19174     21053     13881     14271     24573     20113     13132     14953     16888      8647     11954     17150     15626     15119     10751     13373 
dram[5]:     26448     24462     24253     13850     10192     13591     22708     18181     15221     13891     13554     13147     15216     20711     33035     26256 
average row accesses per activate:
dram[0]:  2.151648  2.069284  2.184713  2.139073  2.139319  1.985222  2.109149  2.006339  2.137931  2.096535  2.106280  2.120166  2.234914  2.094170  2.372881  2.208995 
dram[1]:  2.121718  2.282051  2.298056  2.148741  2.120567  1.909722  2.112561  2.069841  2.166877  2.108187  2.033860  2.057901  2.146288  2.135392  2.328000  2.033654 
dram[2]:  2.065217  2.279898  2.211087  2.095428  2.091062  1.992260  2.084746  2.037901  2.002358  2.115479  2.147208  2.076659  2.084821  2.202797  2.215223  2.249400 
dram[3]:  2.203593  2.260546  2.073563  2.308889  1.995082  2.059932  1.934985  2.104730  2.091250  2.107731  2.046932  2.118239  2.163636  2.149675  1.983173  2.250000 
dram[4]:  2.095344  2.032110  2.216387  2.257642  1.985390  2.015571  2.098310  2.088856  2.091667  2.052567  2.091558  2.182809  2.179541  2.123762  2.279302  2.286747 
dram[5]:  2.323834  2.104558  2.177083  2.287411  2.128596  2.087479  2.122977  1.993818  2.214467  2.033573  1.986207  2.001196  2.096983  2.130542  2.265790  2.257703 
average row locality = 115719/54744 = 2.113821
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       979       896       922       878      1151       996      1120      1053      1404      1259      1310      1118       977       879       840       835 
dram[1]:       889       712       942       843       998       926      1108      1107      1317      1104      1374      1299       918       848       873       846 
dram[2]:       855       896       941       964      1017      1077      1129      1207      1260      1326      1263      1372       868       902       844       938 
dram[3]:       736       911       799       911       993      1013      1090      1060      1267      1282      1298      1257       896       961       825       855 
dram[4]:       945       886       961       928      1024       979      1161      1169      1348      1284      1315      1341       975       831       914       949 
dram[5]:       897       785       935       828      1028      1042      1094      1103      1316      1307      1324      1263       908       840       861       806 
total reads: 99081
bank skew: 1404/712 = 1.97
chip skew: 17010/16104 = 1.06
number of total write accesses:
dram[0]:         0         0       107        91       231       213       194       213       394       435       434       417        60        55         0         0 
dram[1]:         0         0       122        96       198       174       187       197       397       338       428       407        65        51         0         0 
dram[2]:         0         0        96        90       223       210       224       191       438       396       429       443        66        43         0         0 
dram[3]:         0         0       103       128       224       190       160       186       406       381       403       427        56        30         0         0 
dram[4]:         0         0        94       106       199       186       205       218       409       395       444       462        69        27         0         0 
dram[5]:         0         0       110       135       230       175       218       187       429       389       404       410        65        25         0         0 
total reads: 16638
min_bank_accesses = 0!
chip skew: 2849/2660 = 1.07
average mf latency per bank:
dram[0]:       1280      1393      1278      1311      4364      5053      5835      6107      1644      1691      1562      1789      1438      1571      1450      1443
dram[1]:       1293      1749      1102      1402      4749      6117      5638      6109      1630      1943      1491      1684      1427      1661      1324      1472
dram[2]:       1409      1454      1223      1311      4918      5315      5741      5861      1743      1723      1627      1561      1534      2702      1459      1330
dram[3]:       1497      1433      1305      1277      4760      5742      5674      6734      1653      1838      1613      1716      1407      1560      1342      1496
dram[4]:       1295      1448      1261      1317      5048      6015      5622      6013      1663      1807      1595      1620      1392      1695      1340      1411
dram[5]:       1374      1565      1194      1284      5029      5476      5891      5888      1678      1697      1713      1714      1521      1588      1405      1459
maximum mf latency per bank:
dram[0]:        967       961       892       906       959       978       940       971       898       995       967      1080       925       870       868       910
dram[1]:        854       905       860       913       818      1033       888       982       924      1065       886       985       849      1054       909      1097
dram[2]:        865       991      1046      1051       944       989      1000       990       993       967       977       960       899      1001      1024       976
dram[3]:        787       900       888       970       958       939       927       998       953      1031       990      1016       832       994      1003       965
dram[4]:        921       978       833       927      1015       935       997       944      1057       902      1005      1001       942       973       993       924
dram[5]:       1008       917       962       953       980       972       913       923      1030       948      1074      1014       937       927       977       900

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=803289 n_nop=747668 n_act=9164 n_pre=9148 n_req=19461 n_rd=33234 n_write=4075 bw_util=0.09289
n_activity=323324 dram_eff=0.2308
bk0: 1958a 785906i bk1: 1792a 786960i bk2: 1844a 784311i bk3: 1756a 785375i bk4: 2302a 776421i bk5: 1992a 778050i bk6: 2240a 776649i bk7: 2106a 775499i bk8: 2808a 766857i bk9: 2518a 766743i bk10: 2620a 765589i bk11: 2236a 768874i bk12: 1954a 781843i bk13: 1758a 784022i bk14: 1680a 787229i bk15: 1670a 787194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.224329
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=803289 n_nop=749554 n_act=8874 n_pre=8858 n_req=18764 n_rd=32208 n_write=3795 bw_util=0.08964
n_activity=322340 dram_eff=0.2234
bk0: 1778a 787573i bk1: 1424a 791424i bk2: 1884a 785122i bk3: 1686a 786715i bk4: 1996a 780844i bk5: 1852a 780411i bk6: 2216a 778339i bk7: 2214a 777449i bk8: 2634a 769826i bk9: 2208a 774456i bk10: 2748a 765516i bk11: 2598a 766705i bk12: 1836a 783598i bk13: 1696a 785785i bk14: 1746a 787847i bk15: 1692a 787117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.179782
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=803289 n_nop=746768 n_act=9352 n_pre=9336 n_req=19708 n_rd=33718 n_write=4115 bw_util=0.0942
n_activity=328657 dram_eff=0.2302
bk0: 1710a 787799i bk1: 1792a 788080i bk2: 1882a 784723i bk3: 1928a 783262i bk4: 2034a 779009i bk5: 2154a 776792i bk6: 2258a 776209i bk7: 2414a 774284i bk8: 2520a 766936i bk9: 2652a 767536i bk10: 2526a 767230i bk11: 2744a 764114i bk12: 1736a 783358i bk13: 1804a 784348i bk14: 1688a 787353i bk15: 1876a 785872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.215712
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=803289 n_nop=749167 n_act=8966 n_pre=8950 n_req=18848 n_rd=32308 n_write=3898 bw_util=0.09014
n_activity=322895 dram_eff=0.2243
bk0: 1472a 790738i bk1: 1822a 787972i bk2: 1598a 786580i bk3: 1822a 785476i bk4: 1986a 778701i bk5: 2026a 779434i bk6: 2180a 778035i bk7: 2120a 777955i bk8: 2534a 769163i bk9: 2564a 769287i bk10: 2596a 767105i bk11: 2514a 767630i bk12: 1792a 783897i bk13: 1922a 784173i bk14: 1650a 786933i bk15: 1710a 788334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.183318
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=803289 n_nop=746548 n_act=9354 n_pre=9338 n_req=19824 n_rd=34020 n_write=4029 bw_util=0.09473
n_activity=330579 dram_eff=0.2302
bk0: 1890a 786383i bk1: 1772a 787105i bk2: 1922a 784407i bk3: 1856a 784630i bk4: 2048a 778709i bk5: 1958a 779690i bk6: 2322a 775905i bk7: 2338a 774942i bk8: 2696a 767475i bk9: 2568a 767969i bk10: 2630a 765223i bk11: 2682a 764866i bk12: 1950a 781892i bk13: 1662a 785752i bk14: 1828a 786248i bk15: 1898a 786154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.215037
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=803289 n_nop=748573 n_act=9034 n_pre=9018 n_req=19114 n_rd=32674 n_write=3990 bw_util=0.09128
n_activity=324752 dram_eff=0.2258
bk0: 1794a 788392i bk1: 1570a 789625i bk2: 1870a 784642i bk3: 1656a 786512i bk4: 2056a 778914i bk5: 2084a 779654i bk6: 2188a 777941i bk7: 2206a 776752i bk8: 2632a 769164i bk9: 2614a 768134i bk10: 2648a 765902i bk11: 2526a 766643i bk12: 1816a 783332i bk13: 1680a 786130i bk14: 1722a 787609i bk15: 1612a 789102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.194546

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65458, Miss = 8703, Miss_rate = 0.133, Pending_hits = 67, Reservation_fails = 678
L2_cache_bank[1]: Access = 65809, Miss = 7914, Miss_rate = 0.120, Pending_hits = 60, Reservation_fails = 522
L2_cache_bank[2]: Access = 65538, Miss = 8419, Miss_rate = 0.128, Pending_hits = 81, Reservation_fails = 115
L2_cache_bank[3]: Access = 66414, Miss = 7685, Miss_rate = 0.116, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 66355, Miss = 8177, Miss_rate = 0.123, Pending_hits = 62, Reservation_fails = 430
L2_cache_bank[5]: Access = 69702, Miss = 8682, Miss_rate = 0.125, Pending_hits = 63, Reservation_fails = 888
L2_cache_bank[6]: Access = 65333, Miss = 7904, Miss_rate = 0.121, Pending_hits = 59, Reservation_fails = 2
L2_cache_bank[7]: Access = 67127, Miss = 8250, Miss_rate = 0.123, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[8]: Access = 65852, Miss = 8643, Miss_rate = 0.131, Pending_hits = 58, Reservation_fails = 59
L2_cache_bank[9]: Access = 67118, Miss = 8367, Miss_rate = 0.125, Pending_hits = 60, Reservation_fails = 676
L2_cache_bank[10]: Access = 66585, Miss = 8363, Miss_rate = 0.126, Pending_hits = 67, Reservation_fails = 6
L2_cache_bank[11]: Access = 66926, Miss = 7974, Miss_rate = 0.119, Pending_hits = 81, Reservation_fails = 0
L2_total_cache_accesses = 798217
L2_total_cache_misses = 99081
L2_total_cache_miss_rate = 0.1241
L2_total_cache_pending_hits = 786
L2_total_cache_reservation_fails = 3376
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 472202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2613
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226065
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 713
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 243
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.293
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=3049263
icnt_total_pkts_simt_to_mem=1033927
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.176
	minimum = 6
	maximum = 39
Network latency average = 9.638
	minimum = 6
	maximum = 31
Slowest packet = 1596196
Flit latency average = 8.05933
	minimum = 6
	maximum = 27
Slowest flit = 4082280
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0171786
	minimum = 0.0111317 (at node 10)
	maximum = 0.0204082 (at node 16)
Accepted packet rate average = 0.0171786
	minimum = 0.0111317 (at node 10)
	maximum = 0.0204082 (at node 16)
Injected flit rate average = 0.0515358
	minimum = 0.0111317 (at node 10)
	maximum = 0.102041 (at node 16)
Accepted flit rate average= 0.0515358
	minimum = 0.0185529 (at node 15)
	maximum = 0.0927644 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.1739 (12 samples)
	minimum = 6 (12 samples)
	maximum = 247.25 (12 samples)
Network latency average = 20.8236 (12 samples)
	minimum = 6 (12 samples)
	maximum = 196.75 (12 samples)
Flit latency average = 19.4188 (12 samples)
	minimum = 6 (12 samples)
	maximum = 195 (12 samples)
Fragmentation average = 0.0147302 (12 samples)
	minimum = 0 (12 samples)
	maximum = 82.25 (12 samples)
Injected packet rate average = 0.0582205 (12 samples)
	minimum = 0.0412825 (12 samples)
	maximum = 0.131954 (12 samples)
Accepted packet rate average = 0.0582205 (12 samples)
	minimum = 0.0412825 (12 samples)
	maximum = 0.131954 (12 samples)
Injected flit rate average = 0.12326 (12 samples)
	minimum = 0.062951 (12 samples)
	maximum = 0.25142 (12 samples)
Accepted flit rate average = 0.12326 (12 samples)
	minimum = 0.0707002 (12 samples)
	maximum = 0.310559 (12 samples)
Injected packet size average = 2.11712 (12 samples)
Accepted packet size average = 2.11712 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 12 sec (612 sec)
gpgpu_simulation_rate = 21848 (inst/sec)
gpgpu_simulation_rate = 994 (cycle/sec)
Kernel Executed 6 times
Result stored in result.txt
