# HP_CLA
A 4-bit Carry Lookahead Adder (CLA) designed in Verilog for high-speed arithmetic operations. The design optimizes carry propagation using generate and propagate signals for faster addition. Integrated into the OpenLane 2.0 ASIC flow, targeting SkyWater 130nm for synthesis and layout.
