// Seed: 2017496292
module module_0 (
    output wand id_0,
    input  wand id_1,
    output tri  id_2
);
  parameter id_4 = 1;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd32
) (
    input tri0 id_0,
    input uwire id_1,
    input wor id_2,
    input tri1 id_3,
    input wand _id_4,
    input tri0 id_5,
    output supply1 id_6
);
  logic [id_4 : -1] id_8;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  assign module_0.id_0 = 0;
endmodule
