--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.113ns.
--------------------------------------------------------------------------------
Slack:                  5.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_0 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.101ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.859 - 0.836)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_0 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y105.DQ     Tcko                  0.456   div/count<0>
                                                       div/count_0
    SLICE_X39Y105.D3     net (fanout=3)        0.517   div/count<0>
    SLICE_X39Y105.D      Tilo                  0.124   div/count<0>
                                                       div/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        2.170   div/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.101ns (1.414ns logic, 2.687ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  5.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/clkout (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.859 - 0.836)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/clkout to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y105.CQ     Tcko                  0.518   div/count<1>
                                                       div/clkout
    SLICE_X39Y105.D4     net (fanout=2)        0.447   div/clkout
    SLICE_X39Y105.D      Tilo                  0.124   div/count<0>
                                                       div/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        2.170   div/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (1.476ns logic, 2.617ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  6.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_1 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.931ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.859 - 0.836)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_1 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y105.DQ     Tcko                  0.518   div/count<1>
                                                       div/count_1
    SLICE_X39Y105.D5     net (fanout=3)        0.285   div/count<1>
    SLICE_X39Y105.D      Tilo                  0.124   div/count<0>
                                                       div/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        2.170   div/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.931ns (1.476ns logic, 2.455ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  7.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_0 (FF)
  Destination:          div/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.798ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_0 to div/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y105.DQ     Tcko                  0.456   div/count<0>
                                                       div/count_0
    SLICE_X38Y105.A1     net (fanout=3)        0.702   div/count<0>
    SLICE_X38Y105.BMUX   Topab                 0.733   div/count<1>
                                                       div/count<0>_rt
                                                       div/Mcount_count_xor<1>
    SLICE_X38Y105.D2     net (fanout=1)        0.862   Result<1>
    SLICE_X38Y105.CLK    Tas                   0.045   div/count<1>
                                                       div/Mcount_count_eqn_11
                                                       div/count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (1.234ns logic, 1.564ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  7.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_1 (FF)
  Destination:          div/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.585ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_1 to div/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y105.DQ     Tcko                  0.518   div/count<1>
                                                       div/count_1
    SLICE_X38Y105.B5     net (fanout=3)        0.624   div/count<1>
    SLICE_X38Y105.BMUX   Topbb                 0.536   div/count<1>
                                                       div/Mcount_count_lut<1>_INV_0
                                                       div/Mcount_count_xor<1>
    SLICE_X38Y105.D2     net (fanout=1)        0.862   Result<1>
    SLICE_X38Y105.CLK    Tas                   0.045   div/count<1>
                                                       div/Mcount_count_eqn_11
                                                       div/count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (1.099ns logic, 1.486ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  7.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_0 (FF)
  Destination:          div/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.468ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_0 to div/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y105.DQ     Tcko                  0.456   div/count<0>
                                                       div/count_0
    SLICE_X38Y105.A1     net (fanout=3)        0.702   div/count<0>
    SLICE_X38Y105.AMUX   Topaa                 0.547   div/count<1>
                                                       div/count<0>_rt
                                                       div/Mcount_count_xor<1>
    SLICE_X39Y105.D2     net (fanout=1)        0.661   Result<0>
    SLICE_X39Y105.CLK    Tas                   0.102   div/count<0>
                                                       div/count_0_rstpot
                                                       div/count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.468ns (1.105ns logic, 1.363ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  8.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_0 (FF)
  Destination:          div/clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_0 to div/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y105.DQ     Tcko                  0.456   div/count<0>
                                                       div/count_0
    SLICE_X39Y105.D3     net (fanout=3)        0.517   div/count<0>
    SLICE_X39Y105.D      Tilo                  0.124   div/count<0>
                                                       div/clkout_rstpot
    SLICE_X38Y105.CX     net (fanout=2)        0.537   div/clkout_rstpot
    SLICE_X38Y105.CLK    Tdick                 0.028   div/count<1>
                                                       div/clkout
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.608ns logic, 1.054ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  8.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/clkout (FF)
  Destination:          div/clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/clkout to div/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y105.CQ     Tcko                  0.518   div/count<1>
                                                       div/clkout
    SLICE_X39Y105.D4     net (fanout=2)        0.447   div/clkout
    SLICE_X39Y105.D      Tilo                  0.124   div/count<0>
                                                       div/clkout_rstpot
    SLICE_X38Y105.CX     net (fanout=2)        0.537   div/clkout_rstpot
    SLICE_X38Y105.CLK    Tdick                 0.028   div/count<1>
                                                       div/clkout
    -------------------------------------------------  ---------------------------
    Total                                      1.654ns (0.670ns logic, 0.984ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  8.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_1 (FF)
  Destination:          div/clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_1 to div/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y105.DQ     Tcko                  0.518   div/count<1>
                                                       div/count_1
    SLICE_X39Y105.D5     net (fanout=3)        0.285   div/count<1>
    SLICE_X39Y105.D      Tilo                  0.124   div/count<0>
                                                       div/clkout_rstpot
    SLICE_X38Y105.CX     net (fanout=2)        0.537   div/clkout_rstpot
    SLICE_X38Y105.CLK    Tdick                 0.028   div/count<1>
                                                       div/clkout
    -------------------------------------------------  ---------------------------
    Total                                      1.492ns (0.670ns logic, 0.822ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  8.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_1 (FF)
  Destination:          div/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_1 to div/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y105.DQ     Tcko                  0.518   div/count<1>
                                                       div/count_1
    SLICE_X38Y105.D3     net (fanout=3)        0.549   div/count<1>
    SLICE_X38Y105.CLK    Tas                   0.045   div/count<1>
                                                       div/Mcount_count_eqn_11
                                                       div/count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.563ns logic, 0.549ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack:                  8.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_0 (FF)
  Destination:          div/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.074ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_0 to div/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y105.DQ     Tcko                  0.456   div/count<0>
                                                       div/count_0
    SLICE_X39Y105.D3     net (fanout=3)        0.517   div/count<0>
    SLICE_X39Y105.CLK    Tas                   0.101   div/count<0>
                                                       div/count_0_rstpot
                                                       div/count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.074ns (0.557ns logic, 0.517ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack:                  9.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_1 (FF)
  Destination:          div/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.872ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_1 to div/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y105.DQ     Tcko                  0.518   div/count<1>
                                                       div/count_1
    SLICE_X39Y105.D5     net (fanout=3)        0.285   div/count<1>
    SLICE_X39Y105.CLK    Tas                   0.069   div/count<0>
                                                       div/count_0_rstpot
                                                       div/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.872ns (0.587ns logic, 0.285ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack:                  9.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_0 (FF)
  Destination:          div/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_0 to div/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y105.DQ     Tcko                  0.456   div/count<0>
                                                       div/count_0
    SLICE_X38Y105.D5     net (fanout=3)        0.308   div/count<0>
    SLICE_X38Y105.CLK    Tas                   0.045   div/count<1>
                                                       div/Mcount_count_eqn_11
                                                       div/count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.501ns logic, 0.308ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: div/clkout_1/CLK
  Logical resource: div/clkout_1/CK
  Location pin: OLOGIC_X0Y146.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: div/clkout_1/SR
  Logical resource: div/clkout_1/SR
  Location pin: OLOGIC_X0Y146.SR
  Clock network: div/reset_inv
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tickper)
  Physical resource: div/led/CLK
  Logical resource: div/led/CK
  Location pin: ILOGIC_X1Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: div/count<0>/CLK
  Logical resource: div/count_0/CK
  Location pin: SLICE_X39Y105.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: div/count<0>/CLK
  Logical resource: div/count_0/CK
  Location pin: SLICE_X39Y105.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: div/count<0>/CLK
  Logical resource: div/count_0/CK
  Location pin: SLICE_X39Y105.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: div/count<1>/CLK
  Logical resource: div/clkout/CK
  Location pin: SLICE_X38Y105.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: div/count<1>/CLK
  Logical resource: div/clkout/CK
  Location pin: SLICE_X38Y105.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: div/count<1>/CLK
  Logical resource: div/clkout/CK
  Location pin: SLICE_X38Y105.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: div/count<1>/CLK
  Logical resource: div/count_1/CK
  Location pin: SLICE_X38Y105.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: div/count<1>/CLK
  Logical resource: div/count_1/CK
  Location pin: SLICE_X38Y105.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: div/count<1>/CLK
  Logical resource: div/count_1/CK
  Location pin: SLICE_X38Y105.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.113|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13 paths, 0 nets, and 15 connections

Design statistics:
   Minimum period:   4.113ns{1}   (Maximum frequency: 243.132MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 12 20:17:10 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 774 MB



