Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun  9 15:04:04 2024
| Host         : LAPTOP-LCA5B7K9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     54          
TIMING-16  Warning           Large setup violation           11          
TIMING-18  Warning           Missing input or output delay   7           
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (100)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: divider/clk25MHZ_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/FSM_onehot_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (100)
--------------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.762      -19.249                     11                  742        0.146        0.000                      0                  742        4.600        0.000                       0                   371  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.762      -19.249                     11                  742        0.146        0.000                      0                  742        4.600        0.000                       0                   371  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           11  Failing Endpoints,  Worst Slack       -1.762ns,  Total Violation      -19.249ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.762ns  (required time - arrival time)
  Source:                 game0/gamestart/next_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.423ns  (logic 4.753ns (41.607%)  route 6.670ns (58.393%))
  Logic Levels:           32  (CARRY4=23 LUT2=1 LUT3=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.454     4.469    game0/gamestart/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  game0/gamestart/next_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.236     4.705 r  game0/gamestart/next_x_reg[1]/Q
                         net (fo=3, routed)           0.296     5.001    game0/gamestart/next_x[1]
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.123     5.124 r  game0/gamestart/square_y[0]_i_39/O
                         net (fo=1, routed)           0.000     5.124    game0/gamestart/square_y[0]_i_39_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.391 r  game0/gamestart/square_y_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.391    game0/gamestart/square_y_reg[0]_i_20_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.502 r  game0/gamestart/square_y_reg[0]_i_22/O[2]
                         net (fo=13, routed)          0.508     6.010    game0/gamestart/square_y_reg[0]_i_22_n_5
    SLICE_X19Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.276     6.286 r  game0/gamestart/state_reg[2]_i_246/CO[3]
                         net (fo=1, routed)           0.000     6.286    game0/gamestart/state_reg[2]_i_246_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.452 r  game0/gamestart/state_reg[2]_i_116/O[1]
                         net (fo=40, routed)          0.536     6.988    game0/gamestart/state_reg[2]_i_116_n_6
    SLICE_X22Y56         LUT3 (Prop_lut3_I1_O)        0.123     7.111 r  game0/gamestart/square_y[0]_i_2547/O
                         net (fo=3, routed)           0.499     7.610    game0/gamestart/square_y[0]_i_2547_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     7.879 r  game0/gamestart/square_y_reg[0]_i_3970/CO[3]
                         net (fo=1, routed)           0.000     7.879    game0/gamestart/square_y_reg[0]_i_3970_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.045 r  game0/gamestart/square_y_reg[0]_i_3767/O[1]
                         net (fo=3, routed)           0.366     8.412    game0/gamestart/square_y_reg[0]_i_3767_n_6
    SLICE_X13Y57         LUT3 (Prop_lut3_I2_O)        0.123     8.535 r  game0/gamestart/square_y[0]_i_3487/O
                         net (fo=1, routed)           0.390     8.925    game0/gamestart/square_y[0]_i_3487_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.178 r  game0/gamestart/square_y_reg[0]_i_3097/CO[3]
                         net (fo=1, routed)           0.000     9.178    game0/gamestart/square_y_reg[0]_i_3097_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.290 r  game0/gamestart/square_y_reg[0]_i_2607/O[2]
                         net (fo=3, routed)           0.369     9.659    game0/gamestart/square_y_reg[0]_i_2607_n_5
    SLICE_X13Y59         LUT3 (Prop_lut3_I0_O)        0.127     9.786 r  game0/gamestart/square_y[0]_i_2597/O
                         net (fo=1, routed)           0.469    10.255    game0/gamestart/square_y[0]_i_2597_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.445 r  game0/gamestart/square_y_reg[0]_i_1971/CO[3]
                         net (fo=1, routed)           0.000    10.445    game0/gamestart/square_y_reg[0]_i_1971_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.498 r  game0/gamestart/square_y_reg[0]_i_1354/CO[3]
                         net (fo=1, routed)           0.000    10.498    game0/gamestart/square_y_reg[0]_i_1354_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.551 r  game0/gamestart/square_y_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    10.551    game0/gamestart/square_y_reg[0]_i_912_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.717 r  game0/gamestart/square_y_reg[0]_i_902/O[1]
                         net (fo=5, routed)           0.477    11.195    game0/gamestart/square_y_reg[0]_i_902_n_6
    SLICE_X22Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.363    11.558 r  game0/gamestart/square_y_reg[0]_i_3191/CO[3]
                         net (fo=1, routed)           0.000    11.558    game0/gamestart/square_y_reg[0]_i_3191_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.612 r  game0/gamestart/square_y_reg[0]_i_2709/CO[3]
                         net (fo=1, routed)           0.000    11.612    game0/gamestart/square_y_reg[0]_i_2709_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.666 r  game0/gamestart/square_y_reg[0]_i_2106/CO[3]
                         net (fo=1, routed)           0.000    11.666    game0/gamestart/square_y_reg[0]_i_2106_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.720 r  game0/gamestart/square_y_reg[0]_i_1477/CO[3]
                         net (fo=1, routed)           0.000    11.720    game0/gamestart/square_y_reg[0]_i_1477_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.885 r  game0/gamestart/square_y_reg[0]_i_969/O[1]
                         net (fo=3, routed)           0.366    12.251    game0/gamestart/square_y_reg[0]_i_969_n_6
    SLICE_X23Y68         LUT4 (Prop_lut4_I2_O)        0.125    12.376 r  game0/gamestart/square_y[0]_i_1475/O
                         net (fo=1, routed)           0.000    12.376    game0/gamestart/square_y[0]_i_1475_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.643 r  game0/gamestart/square_y_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    12.643    game0/gamestart/square_y_reg[0]_i_960_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.696 r  game0/gamestart/square_y_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    12.696    game0/gamestart/square_y_reg[0]_i_662_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    12.773 r  game0/gamestart/square_y_reg[0]_i_481/CO[1]
                         net (fo=11, routed)          0.335    13.108    game0/gamestart/square_y_reg[0]_i_481_n_2
    SLICE_X27Y70         LUT3 (Prop_lut3_I0_O)        0.122    13.230 r  game0/gamestart/square_y[0]_i_488/O
                         net (fo=23, routed)          0.508    13.738    game0/gamestart/square_y[0]_i_488_n_0
    SLICE_X39Y75         LUT3 (Prop_lut3_I2_O)        0.043    13.781 r  game0/gamestart/square_y[0]_i_625_comp/O
                         net (fo=1, routed)           0.595    14.376    game0/gamestart/square_y[0]_i_625_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.043    14.419 r  game0/gamestart/square_y[0]_i_460_comp_1/O
                         net (fo=1, routed)           0.000    14.419    game0/gamestart/square_y[0]_i_460_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.686 r  game0/gamestart/square_y_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    14.686    game0/gamestart/square_y_reg[0]_i_252_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.739 r  game0/gamestart/square_y_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.739    game0/gamestart/square_y_reg[0]_i_145_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.816 f  game0/gamestart/square_y_reg[0]_i_79/CO[1]
                         net (fo=3, routed)           0.755    15.571    game0/gamestart/isMovable26_out
    SLICE_X48Y64         LUT6 (Prop_lut6_I1_O)        0.122    15.693 r  game0/gamestart/square_y[0]_i_1_comp_3/O
                         net (fo=10, routed)          0.199    15.893    game0/gamestart/square_y[0]_i_1_n_0
    SLICE_X48Y63         FDRE                                         r  game0/gamestart/square_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.264    14.039    game0/gamestart/clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  game0/gamestart/square_x_reg[3]/C
                         clock pessimism              0.328    14.367    
                         clock uncertainty           -0.035    14.332    
    SLICE_X48Y63         FDRE (Setup_fdre_C_CE)      -0.201    14.131    game0/gamestart/square_x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                         -15.893    
  -------------------------------------------------------------------
                         slack                                 -1.762    

Slack (VIOLATED) :        -1.762ns  (required time - arrival time)
  Source:                 game0/gamestart/next_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_x_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.423ns  (logic 4.753ns (41.607%)  route 6.670ns (58.393%))
  Logic Levels:           32  (CARRY4=23 LUT2=1 LUT3=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.454     4.469    game0/gamestart/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  game0/gamestart/next_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.236     4.705 r  game0/gamestart/next_x_reg[1]/Q
                         net (fo=3, routed)           0.296     5.001    game0/gamestart/next_x[1]
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.123     5.124 r  game0/gamestart/square_y[0]_i_39/O
                         net (fo=1, routed)           0.000     5.124    game0/gamestart/square_y[0]_i_39_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.391 r  game0/gamestart/square_y_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.391    game0/gamestart/square_y_reg[0]_i_20_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.502 r  game0/gamestart/square_y_reg[0]_i_22/O[2]
                         net (fo=13, routed)          0.508     6.010    game0/gamestart/square_y_reg[0]_i_22_n_5
    SLICE_X19Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.276     6.286 r  game0/gamestart/state_reg[2]_i_246/CO[3]
                         net (fo=1, routed)           0.000     6.286    game0/gamestart/state_reg[2]_i_246_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.452 r  game0/gamestart/state_reg[2]_i_116/O[1]
                         net (fo=40, routed)          0.536     6.988    game0/gamestart/state_reg[2]_i_116_n_6
    SLICE_X22Y56         LUT3 (Prop_lut3_I1_O)        0.123     7.111 r  game0/gamestart/square_y[0]_i_2547/O
                         net (fo=3, routed)           0.499     7.610    game0/gamestart/square_y[0]_i_2547_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     7.879 r  game0/gamestart/square_y_reg[0]_i_3970/CO[3]
                         net (fo=1, routed)           0.000     7.879    game0/gamestart/square_y_reg[0]_i_3970_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.045 r  game0/gamestart/square_y_reg[0]_i_3767/O[1]
                         net (fo=3, routed)           0.366     8.412    game0/gamestart/square_y_reg[0]_i_3767_n_6
    SLICE_X13Y57         LUT3 (Prop_lut3_I2_O)        0.123     8.535 r  game0/gamestart/square_y[0]_i_3487/O
                         net (fo=1, routed)           0.390     8.925    game0/gamestart/square_y[0]_i_3487_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.178 r  game0/gamestart/square_y_reg[0]_i_3097/CO[3]
                         net (fo=1, routed)           0.000     9.178    game0/gamestart/square_y_reg[0]_i_3097_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.290 r  game0/gamestart/square_y_reg[0]_i_2607/O[2]
                         net (fo=3, routed)           0.369     9.659    game0/gamestart/square_y_reg[0]_i_2607_n_5
    SLICE_X13Y59         LUT3 (Prop_lut3_I0_O)        0.127     9.786 r  game0/gamestart/square_y[0]_i_2597/O
                         net (fo=1, routed)           0.469    10.255    game0/gamestart/square_y[0]_i_2597_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.445 r  game0/gamestart/square_y_reg[0]_i_1971/CO[3]
                         net (fo=1, routed)           0.000    10.445    game0/gamestart/square_y_reg[0]_i_1971_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.498 r  game0/gamestart/square_y_reg[0]_i_1354/CO[3]
                         net (fo=1, routed)           0.000    10.498    game0/gamestart/square_y_reg[0]_i_1354_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.551 r  game0/gamestart/square_y_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    10.551    game0/gamestart/square_y_reg[0]_i_912_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.717 r  game0/gamestart/square_y_reg[0]_i_902/O[1]
                         net (fo=5, routed)           0.477    11.195    game0/gamestart/square_y_reg[0]_i_902_n_6
    SLICE_X22Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.363    11.558 r  game0/gamestart/square_y_reg[0]_i_3191/CO[3]
                         net (fo=1, routed)           0.000    11.558    game0/gamestart/square_y_reg[0]_i_3191_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.612 r  game0/gamestart/square_y_reg[0]_i_2709/CO[3]
                         net (fo=1, routed)           0.000    11.612    game0/gamestart/square_y_reg[0]_i_2709_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.666 r  game0/gamestart/square_y_reg[0]_i_2106/CO[3]
                         net (fo=1, routed)           0.000    11.666    game0/gamestart/square_y_reg[0]_i_2106_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.720 r  game0/gamestart/square_y_reg[0]_i_1477/CO[3]
                         net (fo=1, routed)           0.000    11.720    game0/gamestart/square_y_reg[0]_i_1477_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.885 r  game0/gamestart/square_y_reg[0]_i_969/O[1]
                         net (fo=3, routed)           0.366    12.251    game0/gamestart/square_y_reg[0]_i_969_n_6
    SLICE_X23Y68         LUT4 (Prop_lut4_I2_O)        0.125    12.376 r  game0/gamestart/square_y[0]_i_1475/O
                         net (fo=1, routed)           0.000    12.376    game0/gamestart/square_y[0]_i_1475_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.643 r  game0/gamestart/square_y_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    12.643    game0/gamestart/square_y_reg[0]_i_960_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.696 r  game0/gamestart/square_y_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    12.696    game0/gamestart/square_y_reg[0]_i_662_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    12.773 r  game0/gamestart/square_y_reg[0]_i_481/CO[1]
                         net (fo=11, routed)          0.335    13.108    game0/gamestart/square_y_reg[0]_i_481_n_2
    SLICE_X27Y70         LUT3 (Prop_lut3_I0_O)        0.122    13.230 r  game0/gamestart/square_y[0]_i_488/O
                         net (fo=23, routed)          0.508    13.738    game0/gamestart/square_y[0]_i_488_n_0
    SLICE_X39Y75         LUT3 (Prop_lut3_I2_O)        0.043    13.781 r  game0/gamestart/square_y[0]_i_625_comp/O
                         net (fo=1, routed)           0.595    14.376    game0/gamestart/square_y[0]_i_625_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.043    14.419 r  game0/gamestart/square_y[0]_i_460_comp_1/O
                         net (fo=1, routed)           0.000    14.419    game0/gamestart/square_y[0]_i_460_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.686 r  game0/gamestart/square_y_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    14.686    game0/gamestart/square_y_reg[0]_i_252_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.739 r  game0/gamestart/square_y_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.739    game0/gamestart/square_y_reg[0]_i_145_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.816 f  game0/gamestart/square_y_reg[0]_i_79/CO[1]
                         net (fo=3, routed)           0.755    15.571    game0/gamestart/isMovable26_out
    SLICE_X48Y64         LUT6 (Prop_lut6_I1_O)        0.122    15.693 r  game0/gamestart/square_y[0]_i_1_comp_3/O
                         net (fo=10, routed)          0.199    15.893    game0/gamestart/square_y[0]_i_1_n_0
    SLICE_X48Y63         FDRE                                         r  game0/gamestart/square_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.264    14.039    game0/gamestart/clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  game0/gamestart/square_x_reg[4]/C
                         clock pessimism              0.328    14.367    
                         clock uncertainty           -0.035    14.332    
    SLICE_X48Y63         FDRE (Setup_fdre_C_CE)      -0.201    14.131    game0/gamestart/square_x_reg[4]
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                         -15.893    
  -------------------------------------------------------------------
                         slack                                 -1.762    

Slack (VIOLATED) :        -1.762ns  (required time - arrival time)
  Source:                 game0/gamestart/next_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.423ns  (logic 4.753ns (41.607%)  route 6.670ns (58.393%))
  Logic Levels:           32  (CARRY4=23 LUT2=1 LUT3=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.454     4.469    game0/gamestart/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  game0/gamestart/next_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.236     4.705 r  game0/gamestart/next_x_reg[1]/Q
                         net (fo=3, routed)           0.296     5.001    game0/gamestart/next_x[1]
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.123     5.124 r  game0/gamestart/square_y[0]_i_39/O
                         net (fo=1, routed)           0.000     5.124    game0/gamestart/square_y[0]_i_39_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.391 r  game0/gamestart/square_y_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.391    game0/gamestart/square_y_reg[0]_i_20_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.502 r  game0/gamestart/square_y_reg[0]_i_22/O[2]
                         net (fo=13, routed)          0.508     6.010    game0/gamestart/square_y_reg[0]_i_22_n_5
    SLICE_X19Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.276     6.286 r  game0/gamestart/state_reg[2]_i_246/CO[3]
                         net (fo=1, routed)           0.000     6.286    game0/gamestart/state_reg[2]_i_246_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.452 r  game0/gamestart/state_reg[2]_i_116/O[1]
                         net (fo=40, routed)          0.536     6.988    game0/gamestart/state_reg[2]_i_116_n_6
    SLICE_X22Y56         LUT3 (Prop_lut3_I1_O)        0.123     7.111 r  game0/gamestart/square_y[0]_i_2547/O
                         net (fo=3, routed)           0.499     7.610    game0/gamestart/square_y[0]_i_2547_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     7.879 r  game0/gamestart/square_y_reg[0]_i_3970/CO[3]
                         net (fo=1, routed)           0.000     7.879    game0/gamestart/square_y_reg[0]_i_3970_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.045 r  game0/gamestart/square_y_reg[0]_i_3767/O[1]
                         net (fo=3, routed)           0.366     8.412    game0/gamestart/square_y_reg[0]_i_3767_n_6
    SLICE_X13Y57         LUT3 (Prop_lut3_I2_O)        0.123     8.535 r  game0/gamestart/square_y[0]_i_3487/O
                         net (fo=1, routed)           0.390     8.925    game0/gamestart/square_y[0]_i_3487_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.178 r  game0/gamestart/square_y_reg[0]_i_3097/CO[3]
                         net (fo=1, routed)           0.000     9.178    game0/gamestart/square_y_reg[0]_i_3097_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.290 r  game0/gamestart/square_y_reg[0]_i_2607/O[2]
                         net (fo=3, routed)           0.369     9.659    game0/gamestart/square_y_reg[0]_i_2607_n_5
    SLICE_X13Y59         LUT3 (Prop_lut3_I0_O)        0.127     9.786 r  game0/gamestart/square_y[0]_i_2597/O
                         net (fo=1, routed)           0.469    10.255    game0/gamestart/square_y[0]_i_2597_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.445 r  game0/gamestart/square_y_reg[0]_i_1971/CO[3]
                         net (fo=1, routed)           0.000    10.445    game0/gamestart/square_y_reg[0]_i_1971_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.498 r  game0/gamestart/square_y_reg[0]_i_1354/CO[3]
                         net (fo=1, routed)           0.000    10.498    game0/gamestart/square_y_reg[0]_i_1354_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.551 r  game0/gamestart/square_y_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    10.551    game0/gamestart/square_y_reg[0]_i_912_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.717 r  game0/gamestart/square_y_reg[0]_i_902/O[1]
                         net (fo=5, routed)           0.477    11.195    game0/gamestart/square_y_reg[0]_i_902_n_6
    SLICE_X22Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.363    11.558 r  game0/gamestart/square_y_reg[0]_i_3191/CO[3]
                         net (fo=1, routed)           0.000    11.558    game0/gamestart/square_y_reg[0]_i_3191_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.612 r  game0/gamestart/square_y_reg[0]_i_2709/CO[3]
                         net (fo=1, routed)           0.000    11.612    game0/gamestart/square_y_reg[0]_i_2709_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.666 r  game0/gamestart/square_y_reg[0]_i_2106/CO[3]
                         net (fo=1, routed)           0.000    11.666    game0/gamestart/square_y_reg[0]_i_2106_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.720 r  game0/gamestart/square_y_reg[0]_i_1477/CO[3]
                         net (fo=1, routed)           0.000    11.720    game0/gamestart/square_y_reg[0]_i_1477_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.885 r  game0/gamestart/square_y_reg[0]_i_969/O[1]
                         net (fo=3, routed)           0.366    12.251    game0/gamestart/square_y_reg[0]_i_969_n_6
    SLICE_X23Y68         LUT4 (Prop_lut4_I2_O)        0.125    12.376 r  game0/gamestart/square_y[0]_i_1475/O
                         net (fo=1, routed)           0.000    12.376    game0/gamestart/square_y[0]_i_1475_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.643 r  game0/gamestart/square_y_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    12.643    game0/gamestart/square_y_reg[0]_i_960_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.696 r  game0/gamestart/square_y_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    12.696    game0/gamestart/square_y_reg[0]_i_662_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    12.773 r  game0/gamestart/square_y_reg[0]_i_481/CO[1]
                         net (fo=11, routed)          0.335    13.108    game0/gamestart/square_y_reg[0]_i_481_n_2
    SLICE_X27Y70         LUT3 (Prop_lut3_I0_O)        0.122    13.230 r  game0/gamestart/square_y[0]_i_488/O
                         net (fo=23, routed)          0.508    13.738    game0/gamestart/square_y[0]_i_488_n_0
    SLICE_X39Y75         LUT3 (Prop_lut3_I2_O)        0.043    13.781 r  game0/gamestart/square_y[0]_i_625_comp/O
                         net (fo=1, routed)           0.595    14.376    game0/gamestart/square_y[0]_i_625_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.043    14.419 r  game0/gamestart/square_y[0]_i_460_comp_1/O
                         net (fo=1, routed)           0.000    14.419    game0/gamestart/square_y[0]_i_460_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.686 r  game0/gamestart/square_y_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    14.686    game0/gamestart/square_y_reg[0]_i_252_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.739 r  game0/gamestart/square_y_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.739    game0/gamestart/square_y_reg[0]_i_145_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.816 f  game0/gamestart/square_y_reg[0]_i_79/CO[1]
                         net (fo=3, routed)           0.755    15.571    game0/gamestart/isMovable26_out
    SLICE_X48Y64         LUT6 (Prop_lut6_I1_O)        0.122    15.693 r  game0/gamestart/square_y[0]_i_1_comp_3/O
                         net (fo=10, routed)          0.199    15.893    game0/gamestart/square_y[0]_i_1_n_0
    SLICE_X48Y63         FDRE                                         r  game0/gamestart/square_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.264    14.039    game0/gamestart/clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  game0/gamestart/square_y_reg[1]/C
                         clock pessimism              0.328    14.367    
                         clock uncertainty           -0.035    14.332    
    SLICE_X48Y63         FDRE (Setup_fdre_C_CE)      -0.201    14.131    game0/gamestart/square_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                         -15.893    
  -------------------------------------------------------------------
                         slack                                 -1.762    

Slack (VIOLATED) :        -1.762ns  (required time - arrival time)
  Source:                 game0/gamestart/next_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.423ns  (logic 4.753ns (41.607%)  route 6.670ns (58.393%))
  Logic Levels:           32  (CARRY4=23 LUT2=1 LUT3=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.454     4.469    game0/gamestart/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  game0/gamestart/next_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.236     4.705 r  game0/gamestart/next_x_reg[1]/Q
                         net (fo=3, routed)           0.296     5.001    game0/gamestart/next_x[1]
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.123     5.124 r  game0/gamestart/square_y[0]_i_39/O
                         net (fo=1, routed)           0.000     5.124    game0/gamestart/square_y[0]_i_39_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.391 r  game0/gamestart/square_y_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.391    game0/gamestart/square_y_reg[0]_i_20_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.502 r  game0/gamestart/square_y_reg[0]_i_22/O[2]
                         net (fo=13, routed)          0.508     6.010    game0/gamestart/square_y_reg[0]_i_22_n_5
    SLICE_X19Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.276     6.286 r  game0/gamestart/state_reg[2]_i_246/CO[3]
                         net (fo=1, routed)           0.000     6.286    game0/gamestart/state_reg[2]_i_246_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.452 r  game0/gamestart/state_reg[2]_i_116/O[1]
                         net (fo=40, routed)          0.536     6.988    game0/gamestart/state_reg[2]_i_116_n_6
    SLICE_X22Y56         LUT3 (Prop_lut3_I1_O)        0.123     7.111 r  game0/gamestart/square_y[0]_i_2547/O
                         net (fo=3, routed)           0.499     7.610    game0/gamestart/square_y[0]_i_2547_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     7.879 r  game0/gamestart/square_y_reg[0]_i_3970/CO[3]
                         net (fo=1, routed)           0.000     7.879    game0/gamestart/square_y_reg[0]_i_3970_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.045 r  game0/gamestart/square_y_reg[0]_i_3767/O[1]
                         net (fo=3, routed)           0.366     8.412    game0/gamestart/square_y_reg[0]_i_3767_n_6
    SLICE_X13Y57         LUT3 (Prop_lut3_I2_O)        0.123     8.535 r  game0/gamestart/square_y[0]_i_3487/O
                         net (fo=1, routed)           0.390     8.925    game0/gamestart/square_y[0]_i_3487_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.178 r  game0/gamestart/square_y_reg[0]_i_3097/CO[3]
                         net (fo=1, routed)           0.000     9.178    game0/gamestart/square_y_reg[0]_i_3097_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.290 r  game0/gamestart/square_y_reg[0]_i_2607/O[2]
                         net (fo=3, routed)           0.369     9.659    game0/gamestart/square_y_reg[0]_i_2607_n_5
    SLICE_X13Y59         LUT3 (Prop_lut3_I0_O)        0.127     9.786 r  game0/gamestart/square_y[0]_i_2597/O
                         net (fo=1, routed)           0.469    10.255    game0/gamestart/square_y[0]_i_2597_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.445 r  game0/gamestart/square_y_reg[0]_i_1971/CO[3]
                         net (fo=1, routed)           0.000    10.445    game0/gamestart/square_y_reg[0]_i_1971_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.498 r  game0/gamestart/square_y_reg[0]_i_1354/CO[3]
                         net (fo=1, routed)           0.000    10.498    game0/gamestart/square_y_reg[0]_i_1354_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.551 r  game0/gamestart/square_y_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    10.551    game0/gamestart/square_y_reg[0]_i_912_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.717 r  game0/gamestart/square_y_reg[0]_i_902/O[1]
                         net (fo=5, routed)           0.477    11.195    game0/gamestart/square_y_reg[0]_i_902_n_6
    SLICE_X22Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.363    11.558 r  game0/gamestart/square_y_reg[0]_i_3191/CO[3]
                         net (fo=1, routed)           0.000    11.558    game0/gamestart/square_y_reg[0]_i_3191_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.612 r  game0/gamestart/square_y_reg[0]_i_2709/CO[3]
                         net (fo=1, routed)           0.000    11.612    game0/gamestart/square_y_reg[0]_i_2709_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.666 r  game0/gamestart/square_y_reg[0]_i_2106/CO[3]
                         net (fo=1, routed)           0.000    11.666    game0/gamestart/square_y_reg[0]_i_2106_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.720 r  game0/gamestart/square_y_reg[0]_i_1477/CO[3]
                         net (fo=1, routed)           0.000    11.720    game0/gamestart/square_y_reg[0]_i_1477_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.885 r  game0/gamestart/square_y_reg[0]_i_969/O[1]
                         net (fo=3, routed)           0.366    12.251    game0/gamestart/square_y_reg[0]_i_969_n_6
    SLICE_X23Y68         LUT4 (Prop_lut4_I2_O)        0.125    12.376 r  game0/gamestart/square_y[0]_i_1475/O
                         net (fo=1, routed)           0.000    12.376    game0/gamestart/square_y[0]_i_1475_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.643 r  game0/gamestart/square_y_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    12.643    game0/gamestart/square_y_reg[0]_i_960_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.696 r  game0/gamestart/square_y_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    12.696    game0/gamestart/square_y_reg[0]_i_662_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    12.773 r  game0/gamestart/square_y_reg[0]_i_481/CO[1]
                         net (fo=11, routed)          0.335    13.108    game0/gamestart/square_y_reg[0]_i_481_n_2
    SLICE_X27Y70         LUT3 (Prop_lut3_I0_O)        0.122    13.230 r  game0/gamestart/square_y[0]_i_488/O
                         net (fo=23, routed)          0.508    13.738    game0/gamestart/square_y[0]_i_488_n_0
    SLICE_X39Y75         LUT3 (Prop_lut3_I2_O)        0.043    13.781 r  game0/gamestart/square_y[0]_i_625_comp/O
                         net (fo=1, routed)           0.595    14.376    game0/gamestart/square_y[0]_i_625_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.043    14.419 r  game0/gamestart/square_y[0]_i_460_comp_1/O
                         net (fo=1, routed)           0.000    14.419    game0/gamestart/square_y[0]_i_460_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.686 r  game0/gamestart/square_y_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    14.686    game0/gamestart/square_y_reg[0]_i_252_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.739 r  game0/gamestart/square_y_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.739    game0/gamestart/square_y_reg[0]_i_145_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.816 f  game0/gamestart/square_y_reg[0]_i_79/CO[1]
                         net (fo=3, routed)           0.755    15.571    game0/gamestart/isMovable26_out
    SLICE_X48Y64         LUT6 (Prop_lut6_I1_O)        0.122    15.693 r  game0/gamestart/square_y[0]_i_1_comp_3/O
                         net (fo=10, routed)          0.199    15.893    game0/gamestart/square_y[0]_i_1_n_0
    SLICE_X48Y63         FDRE                                         r  game0/gamestart/square_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.264    14.039    game0/gamestart/clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  game0/gamestart/square_y_reg[2]/C
                         clock pessimism              0.328    14.367    
                         clock uncertainty           -0.035    14.332    
    SLICE_X48Y63         FDRE (Setup_fdre_C_CE)      -0.201    14.131    game0/gamestart/square_y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                         -15.893    
  -------------------------------------------------------------------
                         slack                                 -1.762    

Slack (VIOLATED) :        -1.762ns  (required time - arrival time)
  Source:                 game0/gamestart/next_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.423ns  (logic 4.753ns (41.607%)  route 6.670ns (58.393%))
  Logic Levels:           32  (CARRY4=23 LUT2=1 LUT3=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.454     4.469    game0/gamestart/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  game0/gamestart/next_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.236     4.705 r  game0/gamestart/next_x_reg[1]/Q
                         net (fo=3, routed)           0.296     5.001    game0/gamestart/next_x[1]
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.123     5.124 r  game0/gamestart/square_y[0]_i_39/O
                         net (fo=1, routed)           0.000     5.124    game0/gamestart/square_y[0]_i_39_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.391 r  game0/gamestart/square_y_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.391    game0/gamestart/square_y_reg[0]_i_20_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.502 r  game0/gamestart/square_y_reg[0]_i_22/O[2]
                         net (fo=13, routed)          0.508     6.010    game0/gamestart/square_y_reg[0]_i_22_n_5
    SLICE_X19Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.276     6.286 r  game0/gamestart/state_reg[2]_i_246/CO[3]
                         net (fo=1, routed)           0.000     6.286    game0/gamestart/state_reg[2]_i_246_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.452 r  game0/gamestart/state_reg[2]_i_116/O[1]
                         net (fo=40, routed)          0.536     6.988    game0/gamestart/state_reg[2]_i_116_n_6
    SLICE_X22Y56         LUT3 (Prop_lut3_I1_O)        0.123     7.111 r  game0/gamestart/square_y[0]_i_2547/O
                         net (fo=3, routed)           0.499     7.610    game0/gamestart/square_y[0]_i_2547_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     7.879 r  game0/gamestart/square_y_reg[0]_i_3970/CO[3]
                         net (fo=1, routed)           0.000     7.879    game0/gamestart/square_y_reg[0]_i_3970_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.045 r  game0/gamestart/square_y_reg[0]_i_3767/O[1]
                         net (fo=3, routed)           0.366     8.412    game0/gamestart/square_y_reg[0]_i_3767_n_6
    SLICE_X13Y57         LUT3 (Prop_lut3_I2_O)        0.123     8.535 r  game0/gamestart/square_y[0]_i_3487/O
                         net (fo=1, routed)           0.390     8.925    game0/gamestart/square_y[0]_i_3487_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.178 r  game0/gamestart/square_y_reg[0]_i_3097/CO[3]
                         net (fo=1, routed)           0.000     9.178    game0/gamestart/square_y_reg[0]_i_3097_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.290 r  game0/gamestart/square_y_reg[0]_i_2607/O[2]
                         net (fo=3, routed)           0.369     9.659    game0/gamestart/square_y_reg[0]_i_2607_n_5
    SLICE_X13Y59         LUT3 (Prop_lut3_I0_O)        0.127     9.786 r  game0/gamestart/square_y[0]_i_2597/O
                         net (fo=1, routed)           0.469    10.255    game0/gamestart/square_y[0]_i_2597_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.445 r  game0/gamestart/square_y_reg[0]_i_1971/CO[3]
                         net (fo=1, routed)           0.000    10.445    game0/gamestart/square_y_reg[0]_i_1971_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.498 r  game0/gamestart/square_y_reg[0]_i_1354/CO[3]
                         net (fo=1, routed)           0.000    10.498    game0/gamestart/square_y_reg[0]_i_1354_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.551 r  game0/gamestart/square_y_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    10.551    game0/gamestart/square_y_reg[0]_i_912_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.717 r  game0/gamestart/square_y_reg[0]_i_902/O[1]
                         net (fo=5, routed)           0.477    11.195    game0/gamestart/square_y_reg[0]_i_902_n_6
    SLICE_X22Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.363    11.558 r  game0/gamestart/square_y_reg[0]_i_3191/CO[3]
                         net (fo=1, routed)           0.000    11.558    game0/gamestart/square_y_reg[0]_i_3191_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.612 r  game0/gamestart/square_y_reg[0]_i_2709/CO[3]
                         net (fo=1, routed)           0.000    11.612    game0/gamestart/square_y_reg[0]_i_2709_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.666 r  game0/gamestart/square_y_reg[0]_i_2106/CO[3]
                         net (fo=1, routed)           0.000    11.666    game0/gamestart/square_y_reg[0]_i_2106_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.720 r  game0/gamestart/square_y_reg[0]_i_1477/CO[3]
                         net (fo=1, routed)           0.000    11.720    game0/gamestart/square_y_reg[0]_i_1477_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.885 r  game0/gamestart/square_y_reg[0]_i_969/O[1]
                         net (fo=3, routed)           0.366    12.251    game0/gamestart/square_y_reg[0]_i_969_n_6
    SLICE_X23Y68         LUT4 (Prop_lut4_I2_O)        0.125    12.376 r  game0/gamestart/square_y[0]_i_1475/O
                         net (fo=1, routed)           0.000    12.376    game0/gamestart/square_y[0]_i_1475_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.643 r  game0/gamestart/square_y_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    12.643    game0/gamestart/square_y_reg[0]_i_960_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.696 r  game0/gamestart/square_y_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    12.696    game0/gamestart/square_y_reg[0]_i_662_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    12.773 r  game0/gamestart/square_y_reg[0]_i_481/CO[1]
                         net (fo=11, routed)          0.335    13.108    game0/gamestart/square_y_reg[0]_i_481_n_2
    SLICE_X27Y70         LUT3 (Prop_lut3_I0_O)        0.122    13.230 r  game0/gamestart/square_y[0]_i_488/O
                         net (fo=23, routed)          0.508    13.738    game0/gamestart/square_y[0]_i_488_n_0
    SLICE_X39Y75         LUT3 (Prop_lut3_I2_O)        0.043    13.781 r  game0/gamestart/square_y[0]_i_625_comp/O
                         net (fo=1, routed)           0.595    14.376    game0/gamestart/square_y[0]_i_625_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.043    14.419 r  game0/gamestart/square_y[0]_i_460_comp_1/O
                         net (fo=1, routed)           0.000    14.419    game0/gamestart/square_y[0]_i_460_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.686 r  game0/gamestart/square_y_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    14.686    game0/gamestart/square_y_reg[0]_i_252_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.739 r  game0/gamestart/square_y_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.739    game0/gamestart/square_y_reg[0]_i_145_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.816 f  game0/gamestart/square_y_reg[0]_i_79/CO[1]
                         net (fo=3, routed)           0.755    15.571    game0/gamestart/isMovable26_out
    SLICE_X48Y64         LUT6 (Prop_lut6_I1_O)        0.122    15.693 r  game0/gamestart/square_y[0]_i_1_comp_3/O
                         net (fo=10, routed)          0.199    15.893    game0/gamestart/square_y[0]_i_1_n_0
    SLICE_X48Y63         FDRE                                         r  game0/gamestart/square_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.264    14.039    game0/gamestart/clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
                         clock pessimism              0.328    14.367    
                         clock uncertainty           -0.035    14.332    
    SLICE_X48Y63         FDRE (Setup_fdre_C_CE)      -0.201    14.131    game0/gamestart/square_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                         -15.893    
  -------------------------------------------------------------------
                         slack                                 -1.762    

Slack (VIOLATED) :        -1.762ns  (required time - arrival time)
  Source:                 game0/gamestart/next_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_y_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.423ns  (logic 4.753ns (41.607%)  route 6.670ns (58.393%))
  Logic Levels:           32  (CARRY4=23 LUT2=1 LUT3=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.454     4.469    game0/gamestart/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  game0/gamestart/next_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.236     4.705 r  game0/gamestart/next_x_reg[1]/Q
                         net (fo=3, routed)           0.296     5.001    game0/gamestart/next_x[1]
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.123     5.124 r  game0/gamestart/square_y[0]_i_39/O
                         net (fo=1, routed)           0.000     5.124    game0/gamestart/square_y[0]_i_39_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.391 r  game0/gamestart/square_y_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.391    game0/gamestart/square_y_reg[0]_i_20_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.502 r  game0/gamestart/square_y_reg[0]_i_22/O[2]
                         net (fo=13, routed)          0.508     6.010    game0/gamestart/square_y_reg[0]_i_22_n_5
    SLICE_X19Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.276     6.286 r  game0/gamestart/state_reg[2]_i_246/CO[3]
                         net (fo=1, routed)           0.000     6.286    game0/gamestart/state_reg[2]_i_246_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.452 r  game0/gamestart/state_reg[2]_i_116/O[1]
                         net (fo=40, routed)          0.536     6.988    game0/gamestart/state_reg[2]_i_116_n_6
    SLICE_X22Y56         LUT3 (Prop_lut3_I1_O)        0.123     7.111 r  game0/gamestart/square_y[0]_i_2547/O
                         net (fo=3, routed)           0.499     7.610    game0/gamestart/square_y[0]_i_2547_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     7.879 r  game0/gamestart/square_y_reg[0]_i_3970/CO[3]
                         net (fo=1, routed)           0.000     7.879    game0/gamestart/square_y_reg[0]_i_3970_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.045 r  game0/gamestart/square_y_reg[0]_i_3767/O[1]
                         net (fo=3, routed)           0.366     8.412    game0/gamestart/square_y_reg[0]_i_3767_n_6
    SLICE_X13Y57         LUT3 (Prop_lut3_I2_O)        0.123     8.535 r  game0/gamestart/square_y[0]_i_3487/O
                         net (fo=1, routed)           0.390     8.925    game0/gamestart/square_y[0]_i_3487_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.178 r  game0/gamestart/square_y_reg[0]_i_3097/CO[3]
                         net (fo=1, routed)           0.000     9.178    game0/gamestart/square_y_reg[0]_i_3097_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.290 r  game0/gamestart/square_y_reg[0]_i_2607/O[2]
                         net (fo=3, routed)           0.369     9.659    game0/gamestart/square_y_reg[0]_i_2607_n_5
    SLICE_X13Y59         LUT3 (Prop_lut3_I0_O)        0.127     9.786 r  game0/gamestart/square_y[0]_i_2597/O
                         net (fo=1, routed)           0.469    10.255    game0/gamestart/square_y[0]_i_2597_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.445 r  game0/gamestart/square_y_reg[0]_i_1971/CO[3]
                         net (fo=1, routed)           0.000    10.445    game0/gamestart/square_y_reg[0]_i_1971_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.498 r  game0/gamestart/square_y_reg[0]_i_1354/CO[3]
                         net (fo=1, routed)           0.000    10.498    game0/gamestart/square_y_reg[0]_i_1354_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.551 r  game0/gamestart/square_y_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    10.551    game0/gamestart/square_y_reg[0]_i_912_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.717 r  game0/gamestart/square_y_reg[0]_i_902/O[1]
                         net (fo=5, routed)           0.477    11.195    game0/gamestart/square_y_reg[0]_i_902_n_6
    SLICE_X22Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.363    11.558 r  game0/gamestart/square_y_reg[0]_i_3191/CO[3]
                         net (fo=1, routed)           0.000    11.558    game0/gamestart/square_y_reg[0]_i_3191_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.612 r  game0/gamestart/square_y_reg[0]_i_2709/CO[3]
                         net (fo=1, routed)           0.000    11.612    game0/gamestart/square_y_reg[0]_i_2709_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.666 r  game0/gamestart/square_y_reg[0]_i_2106/CO[3]
                         net (fo=1, routed)           0.000    11.666    game0/gamestart/square_y_reg[0]_i_2106_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.720 r  game0/gamestart/square_y_reg[0]_i_1477/CO[3]
                         net (fo=1, routed)           0.000    11.720    game0/gamestart/square_y_reg[0]_i_1477_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.885 r  game0/gamestart/square_y_reg[0]_i_969/O[1]
                         net (fo=3, routed)           0.366    12.251    game0/gamestart/square_y_reg[0]_i_969_n_6
    SLICE_X23Y68         LUT4 (Prop_lut4_I2_O)        0.125    12.376 r  game0/gamestart/square_y[0]_i_1475/O
                         net (fo=1, routed)           0.000    12.376    game0/gamestart/square_y[0]_i_1475_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.643 r  game0/gamestart/square_y_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    12.643    game0/gamestart/square_y_reg[0]_i_960_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.696 r  game0/gamestart/square_y_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    12.696    game0/gamestart/square_y_reg[0]_i_662_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    12.773 r  game0/gamestart/square_y_reg[0]_i_481/CO[1]
                         net (fo=11, routed)          0.335    13.108    game0/gamestart/square_y_reg[0]_i_481_n_2
    SLICE_X27Y70         LUT3 (Prop_lut3_I0_O)        0.122    13.230 r  game0/gamestart/square_y[0]_i_488/O
                         net (fo=23, routed)          0.508    13.738    game0/gamestart/square_y[0]_i_488_n_0
    SLICE_X39Y75         LUT3 (Prop_lut3_I2_O)        0.043    13.781 r  game0/gamestart/square_y[0]_i_625_comp/O
                         net (fo=1, routed)           0.595    14.376    game0/gamestart/square_y[0]_i_625_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.043    14.419 r  game0/gamestart/square_y[0]_i_460_comp_1/O
                         net (fo=1, routed)           0.000    14.419    game0/gamestart/square_y[0]_i_460_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.686 r  game0/gamestart/square_y_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    14.686    game0/gamestart/square_y_reg[0]_i_252_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.739 r  game0/gamestart/square_y_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.739    game0/gamestart/square_y_reg[0]_i_145_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.816 f  game0/gamestart/square_y_reg[0]_i_79/CO[1]
                         net (fo=3, routed)           0.755    15.571    game0/gamestart/isMovable26_out
    SLICE_X48Y64         LUT6 (Prop_lut6_I1_O)        0.122    15.693 r  game0/gamestart/square_y[0]_i_1_comp_3/O
                         net (fo=10, routed)          0.199    15.893    game0/gamestart/square_y[0]_i_1_n_0
    SLICE_X48Y63         FDRE                                         r  game0/gamestart/square_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.264    14.039    game0/gamestart/clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  game0/gamestart/square_y_reg[4]/C
                         clock pessimism              0.328    14.367    
                         clock uncertainty           -0.035    14.332    
    SLICE_X48Y63         FDRE (Setup_fdre_C_CE)      -0.201    14.131    game0/gamestart/square_y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                         -15.893    
  -------------------------------------------------------------------
                         slack                                 -1.762    

Slack (VIOLATED) :        -1.751ns  (required time - arrival time)
  Source:                 game0/gamestart/next_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.433ns  (logic 4.753ns (41.573%)  route 6.680ns (58.427%))
  Logic Levels:           32  (CARRY4=23 LUT2=1 LUT3=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 14.036 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.454     4.469    game0/gamestart/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  game0/gamestart/next_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.236     4.705 r  game0/gamestart/next_x_reg[1]/Q
                         net (fo=3, routed)           0.296     5.001    game0/gamestart/next_x[1]
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.123     5.124 r  game0/gamestart/square_y[0]_i_39/O
                         net (fo=1, routed)           0.000     5.124    game0/gamestart/square_y[0]_i_39_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.391 r  game0/gamestart/square_y_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.391    game0/gamestart/square_y_reg[0]_i_20_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.502 r  game0/gamestart/square_y_reg[0]_i_22/O[2]
                         net (fo=13, routed)          0.508     6.010    game0/gamestart/square_y_reg[0]_i_22_n_5
    SLICE_X19Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.276     6.286 r  game0/gamestart/state_reg[2]_i_246/CO[3]
                         net (fo=1, routed)           0.000     6.286    game0/gamestart/state_reg[2]_i_246_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.452 r  game0/gamestart/state_reg[2]_i_116/O[1]
                         net (fo=40, routed)          0.536     6.988    game0/gamestart/state_reg[2]_i_116_n_6
    SLICE_X22Y56         LUT3 (Prop_lut3_I1_O)        0.123     7.111 r  game0/gamestart/square_y[0]_i_2547/O
                         net (fo=3, routed)           0.499     7.610    game0/gamestart/square_y[0]_i_2547_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     7.879 r  game0/gamestart/square_y_reg[0]_i_3970/CO[3]
                         net (fo=1, routed)           0.000     7.879    game0/gamestart/square_y_reg[0]_i_3970_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.045 r  game0/gamestart/square_y_reg[0]_i_3767/O[1]
                         net (fo=3, routed)           0.366     8.412    game0/gamestart/square_y_reg[0]_i_3767_n_6
    SLICE_X13Y57         LUT3 (Prop_lut3_I2_O)        0.123     8.535 r  game0/gamestart/square_y[0]_i_3487/O
                         net (fo=1, routed)           0.390     8.925    game0/gamestart/square_y[0]_i_3487_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.178 r  game0/gamestart/square_y_reg[0]_i_3097/CO[3]
                         net (fo=1, routed)           0.000     9.178    game0/gamestart/square_y_reg[0]_i_3097_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.290 r  game0/gamestart/square_y_reg[0]_i_2607/O[2]
                         net (fo=3, routed)           0.369     9.659    game0/gamestart/square_y_reg[0]_i_2607_n_5
    SLICE_X13Y59         LUT3 (Prop_lut3_I0_O)        0.127     9.786 r  game0/gamestart/square_y[0]_i_2597/O
                         net (fo=1, routed)           0.469    10.255    game0/gamestart/square_y[0]_i_2597_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.445 r  game0/gamestart/square_y_reg[0]_i_1971/CO[3]
                         net (fo=1, routed)           0.000    10.445    game0/gamestart/square_y_reg[0]_i_1971_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.498 r  game0/gamestart/square_y_reg[0]_i_1354/CO[3]
                         net (fo=1, routed)           0.000    10.498    game0/gamestart/square_y_reg[0]_i_1354_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.551 r  game0/gamestart/square_y_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    10.551    game0/gamestart/square_y_reg[0]_i_912_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.717 r  game0/gamestart/square_y_reg[0]_i_902/O[1]
                         net (fo=5, routed)           0.477    11.195    game0/gamestart/square_y_reg[0]_i_902_n_6
    SLICE_X22Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.363    11.558 r  game0/gamestart/square_y_reg[0]_i_3191/CO[3]
                         net (fo=1, routed)           0.000    11.558    game0/gamestart/square_y_reg[0]_i_3191_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.612 r  game0/gamestart/square_y_reg[0]_i_2709/CO[3]
                         net (fo=1, routed)           0.000    11.612    game0/gamestart/square_y_reg[0]_i_2709_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.666 r  game0/gamestart/square_y_reg[0]_i_2106/CO[3]
                         net (fo=1, routed)           0.000    11.666    game0/gamestart/square_y_reg[0]_i_2106_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.720 r  game0/gamestart/square_y_reg[0]_i_1477/CO[3]
                         net (fo=1, routed)           0.000    11.720    game0/gamestart/square_y_reg[0]_i_1477_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.885 r  game0/gamestart/square_y_reg[0]_i_969/O[1]
                         net (fo=3, routed)           0.366    12.251    game0/gamestart/square_y_reg[0]_i_969_n_6
    SLICE_X23Y68         LUT4 (Prop_lut4_I2_O)        0.125    12.376 r  game0/gamestart/square_y[0]_i_1475/O
                         net (fo=1, routed)           0.000    12.376    game0/gamestart/square_y[0]_i_1475_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.643 r  game0/gamestart/square_y_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    12.643    game0/gamestart/square_y_reg[0]_i_960_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.696 r  game0/gamestart/square_y_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    12.696    game0/gamestart/square_y_reg[0]_i_662_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    12.773 r  game0/gamestart/square_y_reg[0]_i_481/CO[1]
                         net (fo=11, routed)          0.335    13.108    game0/gamestart/square_y_reg[0]_i_481_n_2
    SLICE_X27Y70         LUT3 (Prop_lut3_I0_O)        0.122    13.230 r  game0/gamestart/square_y[0]_i_488/O
                         net (fo=23, routed)          0.508    13.738    game0/gamestart/square_y[0]_i_488_n_0
    SLICE_X39Y75         LUT3 (Prop_lut3_I2_O)        0.043    13.781 r  game0/gamestart/square_y[0]_i_625_comp/O
                         net (fo=1, routed)           0.595    14.376    game0/gamestart/square_y[0]_i_625_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.043    14.419 r  game0/gamestart/square_y[0]_i_460_comp_1/O
                         net (fo=1, routed)           0.000    14.419    game0/gamestart/square_y[0]_i_460_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.686 r  game0/gamestart/square_y_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    14.686    game0/gamestart/square_y_reg[0]_i_252_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.739 r  game0/gamestart/square_y_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.739    game0/gamestart/square_y_reg[0]_i_145_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.816 f  game0/gamestart/square_y_reg[0]_i_79/CO[1]
                         net (fo=3, routed)           0.755    15.571    game0/gamestart/isMovable26_out
    SLICE_X48Y64         LUT6 (Prop_lut6_I1_O)        0.122    15.693 r  game0/gamestart/square_y[0]_i_1_comp_3/O
                         net (fo=10, routed)          0.209    15.902    game0/gamestart/square_y[0]_i_1_n_0
    SLICE_X50Y64         FDRE                                         r  game0/gamestart/square_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.261    14.036    game0/gamestart/clk_IBUF_BUFG
    SLICE_X50Y64         FDRE                                         r  game0/gamestart/square_x_reg[0]/C
                         clock pessimism              0.328    14.364    
                         clock uncertainty           -0.035    14.329    
    SLICE_X50Y64         FDRE (Setup_fdre_C_CE)      -0.178    14.151    game0/gamestart/square_x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -15.902    
  -------------------------------------------------------------------
                         slack                                 -1.751    

Slack (VIOLATED) :        -1.751ns  (required time - arrival time)
  Source:                 game0/gamestart/next_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.433ns  (logic 4.753ns (41.573%)  route 6.680ns (58.427%))
  Logic Levels:           32  (CARRY4=23 LUT2=1 LUT3=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 14.036 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.454     4.469    game0/gamestart/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  game0/gamestart/next_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.236     4.705 r  game0/gamestart/next_x_reg[1]/Q
                         net (fo=3, routed)           0.296     5.001    game0/gamestart/next_x[1]
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.123     5.124 r  game0/gamestart/square_y[0]_i_39/O
                         net (fo=1, routed)           0.000     5.124    game0/gamestart/square_y[0]_i_39_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.391 r  game0/gamestart/square_y_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.391    game0/gamestart/square_y_reg[0]_i_20_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.502 r  game0/gamestart/square_y_reg[0]_i_22/O[2]
                         net (fo=13, routed)          0.508     6.010    game0/gamestart/square_y_reg[0]_i_22_n_5
    SLICE_X19Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.276     6.286 r  game0/gamestart/state_reg[2]_i_246/CO[3]
                         net (fo=1, routed)           0.000     6.286    game0/gamestart/state_reg[2]_i_246_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.452 r  game0/gamestart/state_reg[2]_i_116/O[1]
                         net (fo=40, routed)          0.536     6.988    game0/gamestart/state_reg[2]_i_116_n_6
    SLICE_X22Y56         LUT3 (Prop_lut3_I1_O)        0.123     7.111 r  game0/gamestart/square_y[0]_i_2547/O
                         net (fo=3, routed)           0.499     7.610    game0/gamestart/square_y[0]_i_2547_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     7.879 r  game0/gamestart/square_y_reg[0]_i_3970/CO[3]
                         net (fo=1, routed)           0.000     7.879    game0/gamestart/square_y_reg[0]_i_3970_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.045 r  game0/gamestart/square_y_reg[0]_i_3767/O[1]
                         net (fo=3, routed)           0.366     8.412    game0/gamestart/square_y_reg[0]_i_3767_n_6
    SLICE_X13Y57         LUT3 (Prop_lut3_I2_O)        0.123     8.535 r  game0/gamestart/square_y[0]_i_3487/O
                         net (fo=1, routed)           0.390     8.925    game0/gamestart/square_y[0]_i_3487_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.178 r  game0/gamestart/square_y_reg[0]_i_3097/CO[3]
                         net (fo=1, routed)           0.000     9.178    game0/gamestart/square_y_reg[0]_i_3097_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.290 r  game0/gamestart/square_y_reg[0]_i_2607/O[2]
                         net (fo=3, routed)           0.369     9.659    game0/gamestart/square_y_reg[0]_i_2607_n_5
    SLICE_X13Y59         LUT3 (Prop_lut3_I0_O)        0.127     9.786 r  game0/gamestart/square_y[0]_i_2597/O
                         net (fo=1, routed)           0.469    10.255    game0/gamestart/square_y[0]_i_2597_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.445 r  game0/gamestart/square_y_reg[0]_i_1971/CO[3]
                         net (fo=1, routed)           0.000    10.445    game0/gamestart/square_y_reg[0]_i_1971_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.498 r  game0/gamestart/square_y_reg[0]_i_1354/CO[3]
                         net (fo=1, routed)           0.000    10.498    game0/gamestart/square_y_reg[0]_i_1354_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.551 r  game0/gamestart/square_y_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    10.551    game0/gamestart/square_y_reg[0]_i_912_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.717 r  game0/gamestart/square_y_reg[0]_i_902/O[1]
                         net (fo=5, routed)           0.477    11.195    game0/gamestart/square_y_reg[0]_i_902_n_6
    SLICE_X22Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.363    11.558 r  game0/gamestart/square_y_reg[0]_i_3191/CO[3]
                         net (fo=1, routed)           0.000    11.558    game0/gamestart/square_y_reg[0]_i_3191_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.612 r  game0/gamestart/square_y_reg[0]_i_2709/CO[3]
                         net (fo=1, routed)           0.000    11.612    game0/gamestart/square_y_reg[0]_i_2709_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.666 r  game0/gamestart/square_y_reg[0]_i_2106/CO[3]
                         net (fo=1, routed)           0.000    11.666    game0/gamestart/square_y_reg[0]_i_2106_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.720 r  game0/gamestart/square_y_reg[0]_i_1477/CO[3]
                         net (fo=1, routed)           0.000    11.720    game0/gamestart/square_y_reg[0]_i_1477_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.885 r  game0/gamestart/square_y_reg[0]_i_969/O[1]
                         net (fo=3, routed)           0.366    12.251    game0/gamestart/square_y_reg[0]_i_969_n_6
    SLICE_X23Y68         LUT4 (Prop_lut4_I2_O)        0.125    12.376 r  game0/gamestart/square_y[0]_i_1475/O
                         net (fo=1, routed)           0.000    12.376    game0/gamestart/square_y[0]_i_1475_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.643 r  game0/gamestart/square_y_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    12.643    game0/gamestart/square_y_reg[0]_i_960_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.696 r  game0/gamestart/square_y_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    12.696    game0/gamestart/square_y_reg[0]_i_662_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    12.773 r  game0/gamestart/square_y_reg[0]_i_481/CO[1]
                         net (fo=11, routed)          0.335    13.108    game0/gamestart/square_y_reg[0]_i_481_n_2
    SLICE_X27Y70         LUT3 (Prop_lut3_I0_O)        0.122    13.230 r  game0/gamestart/square_y[0]_i_488/O
                         net (fo=23, routed)          0.508    13.738    game0/gamestart/square_y[0]_i_488_n_0
    SLICE_X39Y75         LUT3 (Prop_lut3_I2_O)        0.043    13.781 r  game0/gamestart/square_y[0]_i_625_comp/O
                         net (fo=1, routed)           0.595    14.376    game0/gamestart/square_y[0]_i_625_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.043    14.419 r  game0/gamestart/square_y[0]_i_460_comp_1/O
                         net (fo=1, routed)           0.000    14.419    game0/gamestart/square_y[0]_i_460_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.686 r  game0/gamestart/square_y_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    14.686    game0/gamestart/square_y_reg[0]_i_252_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.739 r  game0/gamestart/square_y_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.739    game0/gamestart/square_y_reg[0]_i_145_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.816 f  game0/gamestart/square_y_reg[0]_i_79/CO[1]
                         net (fo=3, routed)           0.755    15.571    game0/gamestart/isMovable26_out
    SLICE_X48Y64         LUT6 (Prop_lut6_I1_O)        0.122    15.693 r  game0/gamestart/square_y[0]_i_1_comp_3/O
                         net (fo=10, routed)          0.209    15.902    game0/gamestart/square_y[0]_i_1_n_0
    SLICE_X50Y64         FDRE                                         r  game0/gamestart/square_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.261    14.036    game0/gamestart/clk_IBUF_BUFG
    SLICE_X50Y64         FDRE                                         r  game0/gamestart/square_x_reg[1]/C
                         clock pessimism              0.328    14.364    
                         clock uncertainty           -0.035    14.329    
    SLICE_X50Y64         FDRE (Setup_fdre_C_CE)      -0.178    14.151    game0/gamestart/square_x_reg[1]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -15.902    
  -------------------------------------------------------------------
                         slack                                 -1.751    

Slack (VIOLATED) :        -1.751ns  (required time - arrival time)
  Source:                 game0/gamestart/next_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.433ns  (logic 4.753ns (41.573%)  route 6.680ns (58.427%))
  Logic Levels:           32  (CARRY4=23 LUT2=1 LUT3=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 14.036 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.454     4.469    game0/gamestart/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  game0/gamestart/next_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.236     4.705 r  game0/gamestart/next_x_reg[1]/Q
                         net (fo=3, routed)           0.296     5.001    game0/gamestart/next_x[1]
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.123     5.124 r  game0/gamestart/square_y[0]_i_39/O
                         net (fo=1, routed)           0.000     5.124    game0/gamestart/square_y[0]_i_39_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.391 r  game0/gamestart/square_y_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.391    game0/gamestart/square_y_reg[0]_i_20_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.502 r  game0/gamestart/square_y_reg[0]_i_22/O[2]
                         net (fo=13, routed)          0.508     6.010    game0/gamestart/square_y_reg[0]_i_22_n_5
    SLICE_X19Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.276     6.286 r  game0/gamestart/state_reg[2]_i_246/CO[3]
                         net (fo=1, routed)           0.000     6.286    game0/gamestart/state_reg[2]_i_246_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.452 r  game0/gamestart/state_reg[2]_i_116/O[1]
                         net (fo=40, routed)          0.536     6.988    game0/gamestart/state_reg[2]_i_116_n_6
    SLICE_X22Y56         LUT3 (Prop_lut3_I1_O)        0.123     7.111 r  game0/gamestart/square_y[0]_i_2547/O
                         net (fo=3, routed)           0.499     7.610    game0/gamestart/square_y[0]_i_2547_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     7.879 r  game0/gamestart/square_y_reg[0]_i_3970/CO[3]
                         net (fo=1, routed)           0.000     7.879    game0/gamestart/square_y_reg[0]_i_3970_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.045 r  game0/gamestart/square_y_reg[0]_i_3767/O[1]
                         net (fo=3, routed)           0.366     8.412    game0/gamestart/square_y_reg[0]_i_3767_n_6
    SLICE_X13Y57         LUT3 (Prop_lut3_I2_O)        0.123     8.535 r  game0/gamestart/square_y[0]_i_3487/O
                         net (fo=1, routed)           0.390     8.925    game0/gamestart/square_y[0]_i_3487_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.178 r  game0/gamestart/square_y_reg[0]_i_3097/CO[3]
                         net (fo=1, routed)           0.000     9.178    game0/gamestart/square_y_reg[0]_i_3097_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.290 r  game0/gamestart/square_y_reg[0]_i_2607/O[2]
                         net (fo=3, routed)           0.369     9.659    game0/gamestart/square_y_reg[0]_i_2607_n_5
    SLICE_X13Y59         LUT3 (Prop_lut3_I0_O)        0.127     9.786 r  game0/gamestart/square_y[0]_i_2597/O
                         net (fo=1, routed)           0.469    10.255    game0/gamestart/square_y[0]_i_2597_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.445 r  game0/gamestart/square_y_reg[0]_i_1971/CO[3]
                         net (fo=1, routed)           0.000    10.445    game0/gamestart/square_y_reg[0]_i_1971_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.498 r  game0/gamestart/square_y_reg[0]_i_1354/CO[3]
                         net (fo=1, routed)           0.000    10.498    game0/gamestart/square_y_reg[0]_i_1354_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.551 r  game0/gamestart/square_y_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    10.551    game0/gamestart/square_y_reg[0]_i_912_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.717 r  game0/gamestart/square_y_reg[0]_i_902/O[1]
                         net (fo=5, routed)           0.477    11.195    game0/gamestart/square_y_reg[0]_i_902_n_6
    SLICE_X22Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.363    11.558 r  game0/gamestart/square_y_reg[0]_i_3191/CO[3]
                         net (fo=1, routed)           0.000    11.558    game0/gamestart/square_y_reg[0]_i_3191_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.612 r  game0/gamestart/square_y_reg[0]_i_2709/CO[3]
                         net (fo=1, routed)           0.000    11.612    game0/gamestart/square_y_reg[0]_i_2709_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.666 r  game0/gamestart/square_y_reg[0]_i_2106/CO[3]
                         net (fo=1, routed)           0.000    11.666    game0/gamestart/square_y_reg[0]_i_2106_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.720 r  game0/gamestart/square_y_reg[0]_i_1477/CO[3]
                         net (fo=1, routed)           0.000    11.720    game0/gamestart/square_y_reg[0]_i_1477_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.885 r  game0/gamestart/square_y_reg[0]_i_969/O[1]
                         net (fo=3, routed)           0.366    12.251    game0/gamestart/square_y_reg[0]_i_969_n_6
    SLICE_X23Y68         LUT4 (Prop_lut4_I2_O)        0.125    12.376 r  game0/gamestart/square_y[0]_i_1475/O
                         net (fo=1, routed)           0.000    12.376    game0/gamestart/square_y[0]_i_1475_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.643 r  game0/gamestart/square_y_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    12.643    game0/gamestart/square_y_reg[0]_i_960_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.696 r  game0/gamestart/square_y_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    12.696    game0/gamestart/square_y_reg[0]_i_662_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    12.773 r  game0/gamestart/square_y_reg[0]_i_481/CO[1]
                         net (fo=11, routed)          0.335    13.108    game0/gamestart/square_y_reg[0]_i_481_n_2
    SLICE_X27Y70         LUT3 (Prop_lut3_I0_O)        0.122    13.230 r  game0/gamestart/square_y[0]_i_488/O
                         net (fo=23, routed)          0.508    13.738    game0/gamestart/square_y[0]_i_488_n_0
    SLICE_X39Y75         LUT3 (Prop_lut3_I2_O)        0.043    13.781 r  game0/gamestart/square_y[0]_i_625_comp/O
                         net (fo=1, routed)           0.595    14.376    game0/gamestart/square_y[0]_i_625_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.043    14.419 r  game0/gamestart/square_y[0]_i_460_comp_1/O
                         net (fo=1, routed)           0.000    14.419    game0/gamestart/square_y[0]_i_460_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.686 r  game0/gamestart/square_y_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    14.686    game0/gamestart/square_y_reg[0]_i_252_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.739 r  game0/gamestart/square_y_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.739    game0/gamestart/square_y_reg[0]_i_145_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.816 f  game0/gamestart/square_y_reg[0]_i_79/CO[1]
                         net (fo=3, routed)           0.755    15.571    game0/gamestart/isMovable26_out
    SLICE_X48Y64         LUT6 (Prop_lut6_I1_O)        0.122    15.693 r  game0/gamestart/square_y[0]_i_1_comp_3/O
                         net (fo=10, routed)          0.209    15.902    game0/gamestart/square_y[0]_i_1_n_0
    SLICE_X50Y64         FDRE                                         r  game0/gamestart/square_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.261    14.036    game0/gamestart/clk_IBUF_BUFG
    SLICE_X50Y64         FDRE                                         r  game0/gamestart/square_x_reg[2]/C
                         clock pessimism              0.328    14.364    
                         clock uncertainty           -0.035    14.329    
    SLICE_X50Y64         FDRE (Setup_fdre_C_CE)      -0.178    14.151    game0/gamestart/square_x_reg[2]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -15.902    
  -------------------------------------------------------------------
                         slack                                 -1.751    

Slack (VIOLATED) :        -1.751ns  (required time - arrival time)
  Source:                 game0/gamestart/next_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.433ns  (logic 4.753ns (41.573%)  route 6.680ns (58.427%))
  Logic Levels:           32  (CARRY4=23 LUT2=1 LUT3=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 14.036 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.454     4.469    game0/gamestart/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  game0/gamestart/next_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.236     4.705 r  game0/gamestart/next_x_reg[1]/Q
                         net (fo=3, routed)           0.296     5.001    game0/gamestart/next_x[1]
    SLICE_X19Y52         LUT2 (Prop_lut2_I1_O)        0.123     5.124 r  game0/gamestart/square_y[0]_i_39/O
                         net (fo=1, routed)           0.000     5.124    game0/gamestart/square_y[0]_i_39_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.391 r  game0/gamestart/square_y_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.391    game0/gamestart/square_y_reg[0]_i_20_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.502 r  game0/gamestart/square_y_reg[0]_i_22/O[2]
                         net (fo=13, routed)          0.508     6.010    game0/gamestart/square_y_reg[0]_i_22_n_5
    SLICE_X19Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.276     6.286 r  game0/gamestart/state_reg[2]_i_246/CO[3]
                         net (fo=1, routed)           0.000     6.286    game0/gamestart/state_reg[2]_i_246_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.452 r  game0/gamestart/state_reg[2]_i_116/O[1]
                         net (fo=40, routed)          0.536     6.988    game0/gamestart/state_reg[2]_i_116_n_6
    SLICE_X22Y56         LUT3 (Prop_lut3_I1_O)        0.123     7.111 r  game0/gamestart/square_y[0]_i_2547/O
                         net (fo=3, routed)           0.499     7.610    game0/gamestart/square_y[0]_i_2547_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     7.879 r  game0/gamestart/square_y_reg[0]_i_3970/CO[3]
                         net (fo=1, routed)           0.000     7.879    game0/gamestart/square_y_reg[0]_i_3970_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.045 r  game0/gamestart/square_y_reg[0]_i_3767/O[1]
                         net (fo=3, routed)           0.366     8.412    game0/gamestart/square_y_reg[0]_i_3767_n_6
    SLICE_X13Y57         LUT3 (Prop_lut3_I2_O)        0.123     8.535 r  game0/gamestart/square_y[0]_i_3487/O
                         net (fo=1, routed)           0.390     8.925    game0/gamestart/square_y[0]_i_3487_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.178 r  game0/gamestart/square_y_reg[0]_i_3097/CO[3]
                         net (fo=1, routed)           0.000     9.178    game0/gamestart/square_y_reg[0]_i_3097_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.290 r  game0/gamestart/square_y_reg[0]_i_2607/O[2]
                         net (fo=3, routed)           0.369     9.659    game0/gamestart/square_y_reg[0]_i_2607_n_5
    SLICE_X13Y59         LUT3 (Prop_lut3_I0_O)        0.127     9.786 r  game0/gamestart/square_y[0]_i_2597/O
                         net (fo=1, routed)           0.469    10.255    game0/gamestart/square_y[0]_i_2597_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.445 r  game0/gamestart/square_y_reg[0]_i_1971/CO[3]
                         net (fo=1, routed)           0.000    10.445    game0/gamestart/square_y_reg[0]_i_1971_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.498 r  game0/gamestart/square_y_reg[0]_i_1354/CO[3]
                         net (fo=1, routed)           0.000    10.498    game0/gamestart/square_y_reg[0]_i_1354_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.551 r  game0/gamestart/square_y_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    10.551    game0/gamestart/square_y_reg[0]_i_912_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.717 r  game0/gamestart/square_y_reg[0]_i_902/O[1]
                         net (fo=5, routed)           0.477    11.195    game0/gamestart/square_y_reg[0]_i_902_n_6
    SLICE_X22Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.363    11.558 r  game0/gamestart/square_y_reg[0]_i_3191/CO[3]
                         net (fo=1, routed)           0.000    11.558    game0/gamestart/square_y_reg[0]_i_3191_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.612 r  game0/gamestart/square_y_reg[0]_i_2709/CO[3]
                         net (fo=1, routed)           0.000    11.612    game0/gamestart/square_y_reg[0]_i_2709_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.666 r  game0/gamestart/square_y_reg[0]_i_2106/CO[3]
                         net (fo=1, routed)           0.000    11.666    game0/gamestart/square_y_reg[0]_i_2106_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.720 r  game0/gamestart/square_y_reg[0]_i_1477/CO[3]
                         net (fo=1, routed)           0.000    11.720    game0/gamestart/square_y_reg[0]_i_1477_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.885 r  game0/gamestart/square_y_reg[0]_i_969/O[1]
                         net (fo=3, routed)           0.366    12.251    game0/gamestart/square_y_reg[0]_i_969_n_6
    SLICE_X23Y68         LUT4 (Prop_lut4_I2_O)        0.125    12.376 r  game0/gamestart/square_y[0]_i_1475/O
                         net (fo=1, routed)           0.000    12.376    game0/gamestart/square_y[0]_i_1475_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.643 r  game0/gamestart/square_y_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    12.643    game0/gamestart/square_y_reg[0]_i_960_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.696 r  game0/gamestart/square_y_reg[0]_i_662/CO[3]
                         net (fo=1, routed)           0.000    12.696    game0/gamestart/square_y_reg[0]_i_662_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    12.773 r  game0/gamestart/square_y_reg[0]_i_481/CO[1]
                         net (fo=11, routed)          0.335    13.108    game0/gamestart/square_y_reg[0]_i_481_n_2
    SLICE_X27Y70         LUT3 (Prop_lut3_I0_O)        0.122    13.230 r  game0/gamestart/square_y[0]_i_488/O
                         net (fo=23, routed)          0.508    13.738    game0/gamestart/square_y[0]_i_488_n_0
    SLICE_X39Y75         LUT3 (Prop_lut3_I2_O)        0.043    13.781 r  game0/gamestart/square_y[0]_i_625_comp/O
                         net (fo=1, routed)           0.595    14.376    game0/gamestart/square_y[0]_i_625_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.043    14.419 r  game0/gamestart/square_y[0]_i_460_comp_1/O
                         net (fo=1, routed)           0.000    14.419    game0/gamestart/square_y[0]_i_460_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.686 r  game0/gamestart/square_y_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    14.686    game0/gamestart/square_y_reg[0]_i_252_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.739 r  game0/gamestart/square_y_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.739    game0/gamestart/square_y_reg[0]_i_145_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.816 f  game0/gamestart/square_y_reg[0]_i_79/CO[1]
                         net (fo=3, routed)           0.755    15.571    game0/gamestart/isMovable26_out
    SLICE_X48Y64         LUT6 (Prop_lut6_I1_O)        0.122    15.693 r  game0/gamestart/square_y[0]_i_1_comp_3/O
                         net (fo=10, routed)          0.209    15.902    game0/gamestart/square_y[0]_i_1_n_0
    SLICE_X50Y64         FDRE                                         r  game0/gamestart/square_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.261    14.036    game0/gamestart/clk_IBUF_BUFG
    SLICE_X50Y64         FDRE                                         r  game0/gamestart/square_y_reg[0]/C
                         clock pessimism              0.328    14.364    
                         clock uncertainty           -0.035    14.329    
    SLICE_X50Y64         FDRE (Setup_fdre_C_CE)      -0.178    14.151    game0/gamestart/square_y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -15.902    
  -------------------------------------------------------------------
                         slack                                 -1.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 game0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.171ns (73.433%)  route 0.062ns (26.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.642     1.888    game0/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  game0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.107     1.995 r  game0/FSM_onehot_state_reg[2]/Q
                         net (fo=2, routed)           0.062     2.057    game0/gamestart/FSM_onehot_state_reg[0]_0[2]
    SLICE_X44Y27         LUT4 (Prop_lut4_I3_O)        0.064     2.121 r  game0/gamestart/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.121    game0/gamestart_n_44
    SLICE_X44Y27         FDRE                                         r  game0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.879     2.364    game0/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  game0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.476     1.888    
    SLICE_X44Y27         FDRE (Hold_fdre_C_D)         0.087     1.975    game0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 divider/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/clk25MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.877%)  route 0.134ns (51.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.543     1.789    divider/clk_IBUF_BUFG
    SLICE_X53Y146        FDRE                                         r  divider/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.100     1.889 r  divider/clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.134     2.023    divider/clkdiv_reg[1]
    SLICE_X54Y146        LUT3 (Prop_lut3_I0_O)        0.028     2.051 r  divider/clk25MHZ_i_1/O
                         net (fo=1, routed)           0.000     2.051    divider/clk25MHZ_i_1_n_0
    SLICE_X54Y146        FDRE                                         r  divider/clk25MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.740     2.225    divider/clk_IBUF_BUFG
    SLICE_X54Y146        FDRE                                         r  divider/clk25MHZ_reg/C
                         clock pessimism             -0.407     1.818    
    SLICE_X54Y146        FDRE (Hold_fdre_C_D)         0.087     1.905    divider/clk25MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 pkd/PS2_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pkd/PS2_shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.151ns (63.997%)  route 0.085ns (36.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.640     1.886    pkd/clk_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  pkd/PS2_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.118     2.004 r  pkd/PS2_shift_reg[5]/Q
                         net (fo=3, routed)           0.085     2.089    pkd/PS2_shift_reg_n_0_[5]
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.033     2.122 r  pkd/PS2_shift[4]_i_1/O
                         net (fo=1, routed)           0.000     2.122    pkd/PS2_shift[4]
    SLICE_X47Y25         FDRE                                         r  pkd/PS2_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.876     2.361    pkd/clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  pkd/PS2_shift_reg[4]/C
                         clock pessimism             -0.464     1.897    
    SLICE_X47Y25         FDRE (Hold_fdre_C_D)         0.075     1.972    pkd/PS2_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pkd/PS2_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pkd/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.601%)  route 0.110ns (52.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.640     1.886    pkd/clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  pkd/PS2_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDRE (Prop_fdre_C_Q)         0.100     1.986 r  pkd/PS2_shift_reg[1]/Q
                         net (fo=3, routed)           0.110     2.096    pkd/PS2_shift_reg_n_0_[1]
    SLICE_X47Y27         FDRE                                         r  pkd/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.879     2.364    pkd/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  pkd/data_reg[0]/C
                         clock pessimism             -0.464     1.900    
    SLICE_X47Y27         FDRE (Hold_fdre_C_D)         0.040     1.940    pkd/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 game0/gamestart/map_reg[166]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.689%)  route 0.102ns (44.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.653     1.899    game0/gamestart/clk_IBUF_BUFG
    SLICE_X47Y43         FDRE                                         r  game0/gamestart/map_reg[166]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.100     1.999 r  game0/gamestart/map_reg[166]/Q
                         net (fo=11, routed)          0.102     2.101    game0/gamestart/map[166]
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.028     2.129 r  game0/gamestart/map[166]_i_1/O
                         net (fo=1, routed)           0.000     2.129    game0/gamestart/map[166]_i_1_n_0
    SLICE_X47Y43         FDRE                                         r  game0/gamestart/map_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.892     2.377    game0/gamestart/clk_IBUF_BUFG
    SLICE_X47Y43         FDRE                                         r  game0/gamestart/map_reg[166]/C
                         clock pessimism             -0.478     1.899    
    SLICE_X47Y43         FDRE (Hold_fdre_C_D)         0.060     1.959    game0/gamestart/map_reg[166]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 game0/gamestart/map_reg[191]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[191]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.056%)  route 0.114ns (43.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.656     1.902    game0/gamestart/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  game0/gamestart/map_reg[191]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.118     2.020 r  game0/gamestart/map_reg[191]/Q
                         net (fo=11, routed)          0.114     2.134    game0/gamestart/map[191]
    SLICE_X38Y49         LUT6 (Prop_lut6_I5_O)        0.028     2.162 r  game0/gamestart/map[191]_i_1/O
                         net (fo=1, routed)           0.000     2.162    game0/gamestart/map[191]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  game0/gamestart/map_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.895     2.380    game0/gamestart/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  game0/gamestart/map_reg[191]/C
                         clock pessimism             -0.478     1.902    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.087     1.989    game0/gamestart/map_reg[191]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 game0/gamestart/map_reg[195]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[195]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (55.916%)  route 0.115ns (44.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.655     1.901    game0/gamestart/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  game0/gamestart/map_reg[195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.118     2.019 r  game0/gamestart/map_reg[195]/Q
                         net (fo=12, routed)          0.115     2.134    game0/gamestart/map[195]
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.028     2.162 r  game0/gamestart/map[195]_i_1/O
                         net (fo=1, routed)           0.000     2.162    game0/gamestart/map[195]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  game0/gamestart/map_reg[195]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.894     2.379    game0/gamestart/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  game0/gamestart/map_reg[195]/C
                         clock pessimism             -0.478     1.901    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.087     1.988    game0/gamestart/map_reg[195]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 game0/gamestart/map_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.728%)  route 0.110ns (46.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.646     1.892    game0/gamestart/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  game0/gamestart/map_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.100     1.992 r  game0/gamestart/map_reg[95]/Q
                         net (fo=11, routed)          0.110     2.102    game0/gamestart/map[95]
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.028     2.130 r  game0/gamestart/map[95]_i_1/O
                         net (fo=1, routed)           0.000     2.130    game0/gamestart/map[95]_i_1_n_0
    SLICE_X51Y42         FDRE                                         r  game0/gamestart/map_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.885     2.370    game0/gamestart/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  game0/gamestart/map_reg[95]/C
                         clock pessimism             -0.478     1.892    
    SLICE_X51Y42         FDRE (Hold_fdre_C_D)         0.061     1.953    game0/gamestart/map_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 game0/gamestart/map_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.504%)  route 0.111ns (46.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.653     1.899    game0/gamestart/clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  game0/gamestart/map_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.100     1.999 r  game0/gamestart/map_reg[139]/Q
                         net (fo=11, routed)          0.111     2.110    game0/gamestart/map[139]
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.028     2.138 r  game0/gamestart/map[139]_i_1/O
                         net (fo=1, routed)           0.000     2.138    game0/gamestart/map[139]_i_1_n_0
    SLICE_X47Y44         FDRE                                         r  game0/gamestart/map_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.892     2.377    game0/gamestart/clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  game0/gamestart/map_reg[139]/C
                         clock pessimism             -0.478     1.899    
    SLICE_X47Y44         FDRE (Hold_fdre_C_D)         0.060     1.959    game0/gamestart/map_reg[139]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 game0/gamestart/map_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.477%)  route 0.111ns (46.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.646     1.892    game0/gamestart/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  game0/gamestart/map_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.100     1.992 r  game0/gamestart/map_reg[84]/Q
                         net (fo=11, routed)          0.111     2.103    game0/gamestart/map[84]
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.028     2.131 r  game0/gamestart/map[84]_i_1/O
                         net (fo=1, routed)           0.000     2.131    game0/gamestart/map[84]_i_1_n_0
    SLICE_X51Y42         FDRE                                         r  game0/gamestart/map_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.885     2.370    game0/gamestart/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  game0/gamestart/map_reg[84]/C
                         clock pessimism             -0.478     1.892    
    SLICE_X51Y42         FDRE (Hold_fdre_C_D)         0.060     1.952    game0/gamestart/map_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X44Y27   game0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X24Y42   game0/gamestart/i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X22Y52   game0/gamestart/next_x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X12Y54   game0/gamestart/rand_num_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X12Y56   game0/gamestart/rand_num_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X46Y53   game0/gamestart/square_degree_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X48Y63   game0/gamestart/square_x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X48Y63   game0/gamestart/square_y_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X27Y49   game0/gamestart/state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X44Y27   game0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X44Y27   game0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X24Y42   game0/gamestart/i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X24Y42   game0/gamestart/i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X22Y52   game0/gamestart/next_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X22Y52   game0/gamestart/next_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X12Y54   game0/gamestart/rand_num_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X12Y54   game0/gamestart/rand_num_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X12Y56   game0/gamestart/rand_num_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X12Y56   game0/gamestart/rand_num_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y26   displaynumber/cl/div_res_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y26   displaynumber/cl/div_res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y28   displaynumber/cl/div_res_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y28   displaynumber/cl/div_res_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y28   displaynumber/cl/div_res_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y28   displaynumber/cl/div_res_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y29   displaynumber/cl/div_res_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y29   displaynumber/cl/div_res_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y29   displaynumber/cl/div_res_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y29   displaynumber/cl/div_res_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga0/row_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.669ns  (logic 6.063ns (29.334%)  route 14.606ns (70.666%))
  Logic Levels:           39  (CARRY4=24 FDRE=1 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE                         0.000     0.000 r  vga0/row_reg[1]/C
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  vga0/row_reg[1]/Q
                         net (fo=109, routed)         2.102     2.306    vga0/row[1]
    SLICE_X15Y21         LUT4 (Prop_lut4_I1_O)        0.132     2.438 r  vga0/color_reg[6]_i_581/O
                         net (fo=12, routed)          0.924     3.362    vga0/color_reg[6]_i_581_n_0
    SLICE_X26Y18         LUT6 (Prop_lut6_I0_O)        0.136     3.498 r  vga0/color_reg[6]_i_1034/O
                         net (fo=1, routed)           0.000     3.498    vga0/color_reg[6]_i_1034_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.765 r  vga0/color_reg[6]_i_955/CO[3]
                         net (fo=1, routed)           0.000     3.765    vga0/color_reg[6]_i_955_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.818 r  vga0/color_reg[7]_i_1042/CO[3]
                         net (fo=1, routed)           0.000     3.818    vga0/color_reg[7]_i_1042_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.871 r  vga0/color_reg[7]_i_949/CO[3]
                         net (fo=1, routed)           0.000     3.871    vga0/color_reg[7]_i_949_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.010 r  vga0/color_reg[7]_i_862/CO[0]
                         net (fo=31, routed)          0.542     4.552    vga0/color_reg[7]_i_862_n_3
    SLICE_X31Y23         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.381     4.933 r  vga0/color_reg[7]_i_861/CO[2]
                         net (fo=4, routed)           0.322     5.255    vga0/color_reg[7]_i_861_n_1
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     5.634 r  vga0/color_reg[7]_i_863/CO[2]
                         net (fo=3, routed)           0.486     6.121    vga0/color_reg[7]_i_863_n_1
    SLICE_X25Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     6.500 f  vga0/color_reg[7]_i_809/CO[2]
                         net (fo=34, routed)          1.178     7.678    vga0/color_reg[7]_i_809_n_1
    SLICE_X29Y28         LUT3 (Prop_lut3_I2_O)        0.141     7.819 r  vga0/color_reg[7]_i_690/O
                         net (fo=2, routed)           0.437     8.256    vga0/color_reg[7]_i_690_n_0
    SLICE_X28Y28         LUT4 (Prop_lut4_I3_O)        0.137     8.393 r  vga0/color_reg[7]_i_694/O
                         net (fo=1, routed)           0.000     8.393    vga0/color_reg[7]_i_694_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.652 r  vga0/color_reg[7]_i_533/CO[3]
                         net (fo=1, routed)           0.000     8.652    vga0/color_reg[7]_i_533_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.763 r  vga0/color_reg[7]_i_531/O[0]
                         net (fo=2, routed)           0.641     9.404    vga0/color_reg[7]_i_531_n_7
    SLICE_X31Y30         LUT3 (Prop_lut3_I0_O)        0.135     9.539 r  vga0/color_reg[7]_i_421/O
                         net (fo=2, routed)           0.454     9.993    vga0/color_reg[7]_i_421_n_0
    SLICE_X30Y32         LUT4 (Prop_lut4_I3_O)        0.137    10.130 r  vga0/color_reg[7]_i_425/O
                         net (fo=1, routed)           0.000    10.130    vga0/color_reg[7]_i_425_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.397 r  vga0/color_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000    10.397    vga0/color_reg[7]_i_283_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.450 r  vga0/color_reg[7]_i_281/CO[3]
                         net (fo=1, routed)           0.000    10.450    vga0/color_reg[7]_i_281_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.599 r  vga0/color_reg[7]_i_279/O[3]
                         net (fo=7, routed)           0.827    11.426    vga0/color_reg[7]_i_279_n_4
    SLICE_X27Y31         LUT2 (Prop_lut2_I0_O)        0.120    11.546 r  vga0/color_reg[7]_i_520/O
                         net (fo=1, routed)           0.000    11.546    vga0/color_reg[7]_i_520_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    11.741 r  vga0/color_reg[7]_i_401/CO[3]
                         net (fo=1, routed)           0.000    11.741    vga0/color_reg[7]_i_401_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.907 r  vga0/color_reg[7]_i_276/O[1]
                         net (fo=33, routed)          0.444    12.351    vga0/color_reg[7]_i_276_n_6
    SLICE_X26Y32         LUT3 (Prop_lut3_I2_O)        0.123    12.474 r  vga0/color_reg[7]_i_399/O
                         net (fo=1, routed)           0.000    12.474    vga0/color_reg[7]_i_399_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.250    12.724 f  vga0/color_reg[7]_i_274/CO[1]
                         net (fo=32, routed)          1.392    14.116    vga0/color_reg[7]_i_274_n_2
    SLICE_X36Y38         LUT3 (Prop_lut3_I0_O)        0.122    14.238 r  vga0/color_reg[7]_i_280/O
                         net (fo=28, routed)          0.976    15.214    vga0/color_reg[7]_i_280_n_0
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.043    15.257 r  vga0/color_reg[7]_i_349/O
                         net (fo=1, routed)           0.000    15.257    vga0/color_reg[7]_i_349_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    15.450 r  vga0/color_reg[7]_i_228/CO[3]
                         net (fo=1, routed)           0.000    15.450    vga0/color_reg[7]_i_228_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.503 r  vga0/color_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    15.503    vga0/color_reg[7]_i_138_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.556 r  vga0/color_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.556    vga0/color_reg[7]_i_133_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.609 r  vga0/color_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.609    vga0/color_reg[7]_i_128_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.775 r  vga0/color_reg[7]_i_72/O[1]
                         net (fo=2, routed)           0.886    16.662    vga0/dis/color30_in[19]
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.123    16.785 r  vga0/color_reg[7]_i_130/O
                         net (fo=1, routed)           0.000    16.785    vga0/color_reg[7]_i_130_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    16.980 r  vga0/color_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.980    vga0/color_reg[7]_i_62_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    17.091 r  vga0/color_reg[7]_i_36/O[0]
                         net (fo=4, routed)           1.158    18.249    game0/gamestart/color20_in[18]
    SLICE_X18Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.373 r  game0/gamestart/color_reg[7]_i_38/O
                         net (fo=1, routed)           0.000    18.373    game0/gamestart/color_reg[7]_i_38_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    18.553 r  game0/gamestart/color_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.553    game0/gamestart/color_reg[7]_i_17_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    18.663 f  game0/gamestart/color_reg[7]_i_10/CO[2]
                         net (fo=1, routed)           0.534    19.197    game0/gamestart/dis/color14_out
    SLICE_X21Y36         LUT6 (Prop_lut6_I3_O)        0.128    19.325 r  game0/gamestart/color_reg[7]_i_4/O
                         net (fo=2, routed)           0.974    20.298    vga0/G_reg[3]_0
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.043    20.341 r  vga0/color_reg[7]_i_1/O
                         net (fo=1, routed)           0.327    20.669    dis/D[3]
    SLICE_X35Y26         LDCE                                         r  dis/color_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/row_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.662ns  (logic 6.063ns (29.344%)  route 14.599ns (70.656%))
  Logic Levels:           39  (CARRY4=24 FDRE=1 LUT2=1 LUT3=4 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE                         0.000     0.000 r  vga0/row_reg[1]/C
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  vga0/row_reg[1]/Q
                         net (fo=109, routed)         2.102     2.306    vga0/row[1]
    SLICE_X15Y21         LUT4 (Prop_lut4_I1_O)        0.132     2.438 r  vga0/color_reg[6]_i_581/O
                         net (fo=12, routed)          0.924     3.362    vga0/color_reg[6]_i_581_n_0
    SLICE_X26Y18         LUT6 (Prop_lut6_I0_O)        0.136     3.498 r  vga0/color_reg[6]_i_1034/O
                         net (fo=1, routed)           0.000     3.498    vga0/color_reg[6]_i_1034_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.765 r  vga0/color_reg[6]_i_955/CO[3]
                         net (fo=1, routed)           0.000     3.765    vga0/color_reg[6]_i_955_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.818 r  vga0/color_reg[7]_i_1042/CO[3]
                         net (fo=1, routed)           0.000     3.818    vga0/color_reg[7]_i_1042_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.871 r  vga0/color_reg[7]_i_949/CO[3]
                         net (fo=1, routed)           0.000     3.871    vga0/color_reg[7]_i_949_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.010 r  vga0/color_reg[7]_i_862/CO[0]
                         net (fo=31, routed)          0.542     4.552    vga0/color_reg[7]_i_862_n_3
    SLICE_X31Y23         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.381     4.933 r  vga0/color_reg[7]_i_861/CO[2]
                         net (fo=4, routed)           0.322     5.255    vga0/color_reg[7]_i_861_n_1
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     5.634 r  vga0/color_reg[7]_i_863/CO[2]
                         net (fo=3, routed)           0.486     6.121    vga0/color_reg[7]_i_863_n_1
    SLICE_X25Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     6.500 f  vga0/color_reg[7]_i_809/CO[2]
                         net (fo=34, routed)          1.178     7.678    vga0/color_reg[7]_i_809_n_1
    SLICE_X29Y28         LUT3 (Prop_lut3_I2_O)        0.141     7.819 r  vga0/color_reg[7]_i_690/O
                         net (fo=2, routed)           0.437     8.256    vga0/color_reg[7]_i_690_n_0
    SLICE_X28Y28         LUT4 (Prop_lut4_I3_O)        0.137     8.393 r  vga0/color_reg[7]_i_694/O
                         net (fo=1, routed)           0.000     8.393    vga0/color_reg[7]_i_694_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.652 r  vga0/color_reg[7]_i_533/CO[3]
                         net (fo=1, routed)           0.000     8.652    vga0/color_reg[7]_i_533_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.763 r  vga0/color_reg[7]_i_531/O[0]
                         net (fo=2, routed)           0.641     9.404    vga0/color_reg[7]_i_531_n_7
    SLICE_X31Y30         LUT3 (Prop_lut3_I0_O)        0.135     9.539 r  vga0/color_reg[7]_i_421/O
                         net (fo=2, routed)           0.454     9.993    vga0/color_reg[7]_i_421_n_0
    SLICE_X30Y32         LUT4 (Prop_lut4_I3_O)        0.137    10.130 r  vga0/color_reg[7]_i_425/O
                         net (fo=1, routed)           0.000    10.130    vga0/color_reg[7]_i_425_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.397 r  vga0/color_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000    10.397    vga0/color_reg[7]_i_283_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.450 r  vga0/color_reg[7]_i_281/CO[3]
                         net (fo=1, routed)           0.000    10.450    vga0/color_reg[7]_i_281_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.599 r  vga0/color_reg[7]_i_279/O[3]
                         net (fo=7, routed)           0.827    11.426    vga0/color_reg[7]_i_279_n_4
    SLICE_X27Y31         LUT2 (Prop_lut2_I0_O)        0.120    11.546 r  vga0/color_reg[7]_i_520/O
                         net (fo=1, routed)           0.000    11.546    vga0/color_reg[7]_i_520_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    11.741 r  vga0/color_reg[7]_i_401/CO[3]
                         net (fo=1, routed)           0.000    11.741    vga0/color_reg[7]_i_401_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.907 r  vga0/color_reg[7]_i_276/O[1]
                         net (fo=33, routed)          0.444    12.351    vga0/color_reg[7]_i_276_n_6
    SLICE_X26Y32         LUT3 (Prop_lut3_I2_O)        0.123    12.474 r  vga0/color_reg[7]_i_399/O
                         net (fo=1, routed)           0.000    12.474    vga0/color_reg[7]_i_399_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.250    12.724 f  vga0/color_reg[7]_i_274/CO[1]
                         net (fo=32, routed)          1.392    14.116    vga0/color_reg[7]_i_274_n_2
    SLICE_X36Y38         LUT3 (Prop_lut3_I0_O)        0.122    14.238 r  vga0/color_reg[7]_i_280/O
                         net (fo=28, routed)          0.976    15.214    vga0/color_reg[7]_i_280_n_0
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.043    15.257 r  vga0/color_reg[7]_i_349/O
                         net (fo=1, routed)           0.000    15.257    vga0/color_reg[7]_i_349_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    15.450 r  vga0/color_reg[7]_i_228/CO[3]
                         net (fo=1, routed)           0.000    15.450    vga0/color_reg[7]_i_228_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.503 r  vga0/color_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    15.503    vga0/color_reg[7]_i_138_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.556 r  vga0/color_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.556    vga0/color_reg[7]_i_133_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.609 r  vga0/color_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.609    vga0/color_reg[7]_i_128_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.775 r  vga0/color_reg[7]_i_72/O[1]
                         net (fo=2, routed)           0.886    16.662    vga0/dis/color30_in[19]
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.123    16.785 r  vga0/color_reg[7]_i_130/O
                         net (fo=1, routed)           0.000    16.785    vga0/color_reg[7]_i_130_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    16.980 r  vga0/color_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.980    vga0/color_reg[7]_i_62_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    17.091 r  vga0/color_reg[7]_i_36/O[0]
                         net (fo=4, routed)           1.158    18.249    game0/gamestart/color20_in[18]
    SLICE_X18Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.373 r  game0/gamestart/color_reg[7]_i_38/O
                         net (fo=1, routed)           0.000    18.373    game0/gamestart/color_reg[7]_i_38_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    18.553 r  game0/gamestart/color_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.553    game0/gamestart/color_reg[7]_i_17_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    18.663 f  game0/gamestart/color_reg[7]_i_10/CO[2]
                         net (fo=1, routed)           0.534    19.197    game0/gamestart/dis/color14_out
    SLICE_X21Y36         LUT6 (Prop_lut6_I3_O)        0.128    19.325 r  game0/gamestart/color_reg[7]_i_4/O
                         net (fo=2, routed)           0.880    20.204    game0/gamestart/FSM_onehot_state_reg[0]
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.043    20.247 r  game0/gamestart/color_reg[6]_i_1/O
                         net (fo=1, routed)           0.414    20.662    dis/D[2]
    SLICE_X34Y27         LDCE                                         r  dis/color_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/row_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.750ns  (logic 5.033ns (28.355%)  route 12.717ns (71.645%))
  Logic Levels:           32  (CARRY4=15 FDRE=1 LUT2=1 LUT3=4 LUT4=3 LUT5=3 LUT6=4 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE                         0.000     0.000 r  vga0/row_reg[1]/C
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  vga0/row_reg[1]/Q
                         net (fo=109, routed)         1.301     1.505    vga0/row[1]
    SLICE_X22Y21         LUT6 (Prop_lut6_I4_O)        0.126     1.631 r  vga0/color_reg[6]_i_596/O
                         net (fo=28, routed)          0.995     2.626    vga0/color_reg[6]_i_596_n_0
    SLICE_X24Y25         LUT4 (Prop_lut4_I1_O)        0.043     2.669 r  vga0/color_reg[6]_i_397/O
                         net (fo=12, routed)          1.272     3.941    vga0/color_reg[6]_i_397_n_0
    SLICE_X16Y19         LUT5 (Prop_lut5_I0_O)        0.043     3.984 r  vga0/color_reg[6]_i_967/O
                         net (fo=1, routed)           0.000     3.984    vga0/color_reg[6]_i_967_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     4.167 r  vga0/color_reg[6]_i_867/CO[3]
                         net (fo=1, routed)           0.000     4.167    vga0/color_reg[6]_i_867_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.221 r  vga0/color_reg[6]_i_733/CO[3]
                         net (fo=1, routed)           0.000     4.221    vga0/color_reg[6]_i_733_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.354 r  vga0/color_reg[6]_i_601/CO[0]
                         net (fo=31, routed)          0.349     4.702    vga0/color_reg[6]_i_601_n_3
    SLICE_X14Y23         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.387     5.089 r  vga0/color_reg[6]_i_600/CO[2]
                         net (fo=4, routed)           0.196     5.286    vga0/color_reg[6]_i_600_n_1
    SLICE_X14Y24         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.387     5.673 r  vga0/color_reg[6]_i_602/CO[2]
                         net (fo=3, routed)           0.297     5.970    vga0/color_reg[6]_i_602_n_1
    SLICE_X13Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.378     6.348 f  vga0/color_reg[6]_i_603/CO[2]
                         net (fo=34, routed)          0.658     7.005    vga0/color_reg[6]_i_603_n_1
    SLICE_X17Y28         LUT3 (Prop_lut3_I1_O)        0.137     7.142 r  vga0/color_reg[6]_i_703/O
                         net (fo=2, routed)           0.557     7.700    vga0/color_reg[6]_i_703_n_0
    SLICE_X17Y29         LUT4 (Prop_lut4_I3_O)        0.135     7.835 r  vga0/color_reg[6]_i_707/O
                         net (fo=1, routed)           0.000     7.835    vga0/color_reg[6]_i_707_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.094 r  vga0/color_reg[6]_i_554/CO[3]
                         net (fo=1, routed)           0.000     8.094    vga0/color_reg[6]_i_554_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.243 r  vga0/color_reg[6]_i_383/O[3]
                         net (fo=2, routed)           0.482     8.725    vga0/color_reg[6]_i_383_n_4
    SLICE_X16Y30         LUT3 (Prop_lut3_I2_O)        0.124     8.849 r  vga0/color_reg[6]_i_250/O
                         net (fo=2, routed)           0.486     9.335    vga0/color_reg[6]_i_250_n_0
    SLICE_X16Y31         LUT4 (Prop_lut4_I3_O)        0.134     9.469 r  vga0/color_reg[6]_i_254/O
                         net (fo=1, routed)           0.000     9.469    vga0/color_reg[6]_i_254_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.715 r  vga0/color_reg[6]_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.715    vga0/color_reg[6]_i_173_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     9.823 r  vga0/color_reg[6]_i_172/O[0]
                         net (fo=3, routed)           0.624    10.447    vga0/color_reg[6]_i_172_n_7
    SLICE_X15Y31         LUT2 (Prop_lut2_I0_O)        0.123    10.570 r  vga0/color_reg[6]_i_241/O
                         net (fo=1, routed)           0.000    10.570    vga0/color_reg[6]_i_241_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.763 r  vga0/color_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.763    vga0/color_reg[6]_i_171_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.929 r  vga0/color_reg[6]_i_85/O[1]
                         net (fo=8, routed)           0.442    11.372    vga0/color_reg[6]_i_85_n_6
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.123    11.495 r  vga0/color_reg[6]_i_169/O
                         net (fo=1, routed)           0.000    11.495    vga0/color_reg[6]_i_169_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.245    11.740 f  vga0/color_reg[6]_i_84/CO[1]
                         net (fo=7, routed)           0.794    12.534    vga0/color_reg[6]_i_84_n_2
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.124    12.658 r  vga0/color_reg[6]_i_87/O
                         net (fo=6, routed)           0.447    13.104    vga0/color_reg[6]_i_87_n_0
    SLICE_X38Y31         LUT5 (Prop_lut5_I3_O)        0.043    13.147 r  vga0/color_reg[6]_i_59/O
                         net (fo=1, routed)           0.000    13.147    vga0/color_reg[6]_i_59_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    13.257 r  vga0/color_reg[6]_i_25/O[1]
                         net (fo=2, routed)           0.656    13.914    vga0/color_reg[6]_i_25_n_6
    SLICE_X38Y37         LUT6 (Prop_lut6_I0_O)        0.125    14.039 r  vga0/color_reg[6]_i_40/O
                         net (fo=1, routed)           0.000    14.039    vga0/color_reg[6]_i_40_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.114    14.153 r  vga0/color_reg[6]_i_19/O[2]
                         net (fo=12, routed)          1.350    15.503    game0/gamestart/color_reg[6]_i_3_0[2]
    SLICE_X29Y46         MUXF8 (Prop_muxf8_S_O)       0.225    15.728 f  game0/gamestart/color_reg[6]_i_23/O
                         net (fo=1, routed)           0.374    16.102    game0/gamestart/color_reg[6]_i_23_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.126    16.228 f  game0/gamestart/color_reg[6]_i_10/O
                         net (fo=1, routed)           0.360    16.588    game0/gamestart/color_reg[6]_i_10_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.043    16.631 f  game0/gamestart/color_reg[6]_i_3/O
                         net (fo=2, routed)           0.653    17.284    vga0/R_reg[3]_1
    SLICE_X37Y26         LUT5 (Prop_lut5_I4_O)        0.043    17.327 r  vga0/color_reg[3]_i_1/O
                         net (fo=2, routed)           0.423    17.750    dis/D[1]
    SLICE_X34Y27         LDCE                                         r  dis/color_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/HS_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.139ns  (logic 3.168ns (51.609%)  route 2.971ns (48.391%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE                         0.000     0.000 r  vga0/HS_reg/C
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga0/HS_reg/Q
                         net (fo=1, routed)           2.971     3.194    HS_OBUF
    M22                  OBUF (Prop_obuf_I_O)         2.945     6.139 r  HS_OBUF_inst/O
                         net (fo=0)                   0.000     6.139    HS
    M22                                                               r  HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/R_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.825ns  (logic 3.153ns (54.130%)  route 2.672ns (45.870%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE                         0.000     0.000 r  vga0/R_reg[2]_lopt_replica_2/C
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga0/R_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           2.672     2.895    lopt_9
    N22                  OBUF (Prop_obuf_I_O)         2.930     5.825 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.825    R[1]
    N22                                                               r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/VS_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.817ns  (logic 3.163ns (54.372%)  route 2.654ns (45.628%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE                         0.000     0.000 r  vga0/VS_reg/C
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga0/VS_reg/Q
                         net (fo=1, routed)           2.654     2.877    VS_OBUF
    M21                  OBUF (Prop_obuf_I_O)         2.940     5.817 r  VS_OBUF_inst/O
                         net (fo=0)                   0.000     5.817    VS
    M21                                                               r  VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/G_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.793ns  (logic 3.148ns (54.343%)  route 2.645ns (45.657%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE                         0.000     0.000 r  vga0/G_reg[3]_lopt_replica/C
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga0/G_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.645     2.868    lopt_6
    T23                  OBUF (Prop_obuf_I_O)         2.925     5.793 r  B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.793    B[3]
    T23                                                               r  B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/R_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.773ns  (logic 3.150ns (54.563%)  route 2.623ns (45.437%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE                         0.000     0.000 r  vga0/R_reg[2]_lopt_replica/C
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga0/R_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.623     2.846    lopt_8
    N21                  OBUF (Prop_obuf_I_O)         2.927     5.773 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.773    R[0]
    N21                                                               r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/G_reg[2]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE)
  Destination:            G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.747ns  (logic 3.148ns (54.779%)  route 2.599ns (45.221%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE                         0.000     0.000 r  vga0/G_reg[2]_lopt_replica_4/C
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga0/G_reg[2]_lopt_replica_4/Q
                         net (fo=1, routed)           2.599     2.822    lopt_3
    R22                  OBUF (Prop_obuf_I_O)         2.925     5.747 r  G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.747    G[0]
    R22                                                               r  G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/G_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.738ns  (logic 3.163ns (55.122%)  route 2.575ns (44.878%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE                         0.000     0.000 r  vga0/G_reg[3]/C
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga0/G_reg[3]/Q
                         net (fo=1, routed)           2.575     2.798    B_OBUF[3]
    T25                  OBUF (Prop_obuf_I_O)         2.940     5.738 r  G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.738    G[3]
    T25                                                               r  G[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/h_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.157ns (70.221%)  route 0.067ns (29.779%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE                         0.000     0.000 r  vga0/h_count_reg[8]/C
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vga0/h_count_reg[8]/Q
                         net (fo=7, routed)           0.067     0.158    vga0/h_count_reg[8]
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.066     0.224 r  vga0/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.224    vga0/h_count[9]_i_2_n_0
    SLICE_X35Y21         FDRE                                         r  vga0/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/color_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            vga0/G_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.128ns (56.932%)  route 0.097ns (43.068%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         LDCE                         0.000     0.000 r  dis/color_reg[7]/G
    SLICE_X35Y26         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  dis/color_reg[7]/Q
                         net (fo=2, routed)           0.097     0.225    vga0/Q[3]
    SLICE_X34Y26         FDRE                                         r  vga0/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/h_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.130ns (57.637%)  route 0.096ns (42.363%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE                         0.000     0.000 r  vga0/h_count_reg[1]/C
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga0/h_count_reg[1]/Q
                         net (fo=9, routed)           0.096     0.196    vga0/h_count_reg[1]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.030     0.226 r  vga0/col[2]_i_1/O
                         net (fo=2, routed)           0.000     0.226    vga0/col_addr[2]
    SLICE_X40Y20         FDRE                                         r  vga0/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga0/v_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (47.894%)  route 0.139ns (52.106%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDCE                         0.000     0.000 r  vga0/v_count_reg[9]/C
    SLICE_X30Y24         FDCE (Prop_fdce_C_Q)         0.100     0.100 f  vga0/v_count_reg[9]/Q
                         net (fo=6, routed)           0.139     0.239    vga0/v_count_reg_n_0_[9]
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.028     0.267 r  vga0/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.267    vga0/v_count[0]_i_1_n_0
    SLICE_X32Y24         FDCE                                         r  vga0/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga0/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.769%)  route 0.140ns (52.231%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDCE                         0.000     0.000 r  vga0/v_count_reg[9]/C
    SLICE_X30Y24         FDCE (Prop_fdce_C_Q)         0.100     0.100 f  vga0/v_count_reg[9]/Q
                         net (fo=6, routed)           0.140     0.240    vga0/v_count_reg_n_0_[9]
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.028     0.268 r  vga0/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.268    vga0/v_count[3]_i_1_n_0
    SLICE_X32Y24         FDCE                                         r  vga0/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/h_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.128ns (47.309%)  route 0.143ns (52.691%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE                         0.000     0.000 r  vga0/h_count_reg[6]/C
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga0/h_count_reg[6]/Q
                         net (fo=11, routed)          0.143     0.243    vga0/h_count_reg[6]
    SLICE_X36Y21         LUT3 (Prop_lut3_I2_O)        0.028     0.271 r  vga0/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.271    vga0/h_count[6]_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  vga0/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga0/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.155ns (56.615%)  route 0.119ns (43.385%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDCE                         0.000     0.000 r  vga0/v_count_reg[7]/C
    SLICE_X26Y24         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  vga0/v_count_reg[7]/Q
                         net (fo=8, routed)           0.119     0.210    vga0/v_count_reg_n_0_[7]
    SLICE_X26Y24         LUT6 (Prop_lut6_I4_O)        0.064     0.274 r  vga0/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.274    vga0/v_count[8]_i_1_n_0
    SLICE_X26Y24         FDCE                                         r  vga0/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga0/v_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.128ns (46.701%)  route 0.146ns (53.299%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDCE                         0.000     0.000 r  vga0/v_count_reg[0]/C
    SLICE_X32Y24         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  vga0/v_count_reg[0]/Q
                         net (fo=16, routed)          0.146     0.246    vga0/v_count_reg_n_0_[0]
    SLICE_X30Y24         LUT6 (Prop_lut6_I1_O)        0.028     0.274 r  vga0/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.274    vga0/v_count[9]_i_2_n_0
    SLICE_X30Y24         FDCE                                         r  vga0/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/h_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.128ns (45.191%)  route 0.155ns (54.809%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE                         0.000     0.000 r  vga0/h_count_reg[1]/C
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga0/h_count_reg[1]/Q
                         net (fo=9, routed)           0.096     0.196    vga0/h_count_reg[1]
    SLICE_X40Y20         LUT2 (Prop_lut2_I1_O)        0.028     0.224 r  vga0/col[1]_i_1/O
                         net (fo=2, routed)           0.060     0.283    vga0/col_addr[1]
    SLICE_X41Y20         FDRE                                         r  vga0/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga0/row_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.128ns (44.567%)  route 0.159ns (55.433%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDCE                         0.000     0.000 r  vga0/v_count_reg[3]/C
    SLICE_X32Y24         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  vga0/v_count_reg[3]/Q
                         net (fo=13, routed)          0.159     0.259    vga0/v_count_reg_n_0_[3]
    SLICE_X32Y25         LUT6 (Prop_lut6_I1_O)        0.028     0.287 r  vga0/row[5]_i_1/O
                         net (fo=1, routed)           0.000     0.287    vga0/row_addr[5]
    SLICE_X32Y25         FDRE                                         r  vga0/row_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game0/gamestart/square_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.038ns  (logic 2.068ns (25.728%)  route 5.970ns (74.272%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.392     4.407    game0/gamestart/clk_IBUF_BUFG
    SLICE_X50Y64         FDRE                                         r  game0/gamestart/square_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.259     4.666 r  game0/gamestart/square_y_reg[0]/Q
                         net (fo=20, routed)          2.113     6.779    game0/gamestart/square_y[0]
    SLICE_X20Y49         LUT2 (Prop_lut2_I0_O)        0.043     6.822 r  game0/gamestart/color_reg[7]_i_240/O
                         net (fo=1, routed)           0.000     6.822    game0/gamestart/color_reg[7]_i_240_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.078 r  game0/gamestart/color_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.001     7.079    game0/gamestart/color_reg[7]_i_126_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.244 r  game0/gamestart/color_reg[7]_i_123/O[1]
                         net (fo=7, routed)           1.348     8.592    game0/gamestart/dis/p_0_in__0[5]
    SLICE_X16Y34         LUT6 (Prop_lut6_I0_O)        0.125     8.717 r  game0/gamestart/color_reg[7]_i_340/O
                         net (fo=1, routed)           0.000     8.717    game0/gamestart/color_reg[7]_i_340_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.973 r  game0/gamestart/color_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000     8.973    game0/gamestart/color_reg[7]_i_209_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.027 r  game0/gamestart/color_reg[7]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.027    game0/gamestart/color_reg[7]_i_208_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.081 r  game0/gamestart/color_reg[7]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.081    game0/gamestart/color_reg[7]_i_113_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.135 r  game0/gamestart/color_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000     9.135    game0/gamestart/color_reg[7]_i_112_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.189 r  game0/gamestart/color_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000     9.189    game0/gamestart/color_reg[7]_i_111_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.243 r  game0/gamestart/color_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.243    game0/gamestart/color_reg[7]_i_57_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     9.351 r  game0/gamestart/color_reg[7]_i_56/O[0]
                         net (fo=1, routed)           0.675    10.027    game0/gamestart/dis/color21_in[28]
    SLICE_X17Y36         LUT6 (Prop_lut6_I0_O)        0.123    10.150 r  game0/gamestart/color_reg[7]_i_27/O
                         net (fo=1, routed)           0.000    10.150    game0/gamestart/color_reg[7]_i_27_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291    10.441 f  game0/gamestart/color_reg[7]_i_12/CO[2]
                         net (fo=1, routed)           0.532    10.972    game0/gamestart/dis/color12_out
    SLICE_X21Y36         LUT6 (Prop_lut6_I5_O)        0.129    11.101 r  game0/gamestart/color_reg[7]_i_4/O
                         net (fo=2, routed)           0.974    12.075    vga0/G_reg[3]_0
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.043    12.118 r  vga0/color_reg[7]_i_1/O
                         net (fo=1, routed)           0.327    12.445    dis/D[3]
    SLICE_X35Y26         LDCE                                         r  dis/color_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/square_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.031ns  (logic 2.068ns (25.751%)  route 5.963ns (74.249%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.392     4.407    game0/gamestart/clk_IBUF_BUFG
    SLICE_X50Y64         FDRE                                         r  game0/gamestart/square_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.259     4.666 r  game0/gamestart/square_y_reg[0]/Q
                         net (fo=20, routed)          2.113     6.779    game0/gamestart/square_y[0]
    SLICE_X20Y49         LUT2 (Prop_lut2_I0_O)        0.043     6.822 r  game0/gamestart/color_reg[7]_i_240/O
                         net (fo=1, routed)           0.000     6.822    game0/gamestart/color_reg[7]_i_240_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.078 r  game0/gamestart/color_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.001     7.079    game0/gamestart/color_reg[7]_i_126_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.244 r  game0/gamestart/color_reg[7]_i_123/O[1]
                         net (fo=7, routed)           1.348     8.592    game0/gamestart/dis/p_0_in__0[5]
    SLICE_X16Y34         LUT6 (Prop_lut6_I0_O)        0.125     8.717 r  game0/gamestart/color_reg[7]_i_340/O
                         net (fo=1, routed)           0.000     8.717    game0/gamestart/color_reg[7]_i_340_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.973 r  game0/gamestart/color_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000     8.973    game0/gamestart/color_reg[7]_i_209_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.027 r  game0/gamestart/color_reg[7]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.027    game0/gamestart/color_reg[7]_i_208_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.081 r  game0/gamestart/color_reg[7]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.081    game0/gamestart/color_reg[7]_i_113_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.135 r  game0/gamestart/color_reg[7]_i_112/CO[3]
                         net (fo=1, routed)           0.000     9.135    game0/gamestart/color_reg[7]_i_112_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.189 r  game0/gamestart/color_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000     9.189    game0/gamestart/color_reg[7]_i_111_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.243 r  game0/gamestart/color_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.243    game0/gamestart/color_reg[7]_i_57_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     9.351 r  game0/gamestart/color_reg[7]_i_56/O[0]
                         net (fo=1, routed)           0.675    10.027    game0/gamestart/dis/color21_in[28]
    SLICE_X17Y36         LUT6 (Prop_lut6_I0_O)        0.123    10.150 r  game0/gamestart/color_reg[7]_i_27/O
                         net (fo=1, routed)           0.000    10.150    game0/gamestart/color_reg[7]_i_27_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291    10.441 f  game0/gamestart/color_reg[7]_i_12/CO[2]
                         net (fo=1, routed)           0.532    10.972    game0/gamestart/dis/color12_out
    SLICE_X21Y36         LUT6 (Prop_lut6_I5_O)        0.129    11.101 r  game0/gamestart/color_reg[7]_i_4/O
                         net (fo=2, routed)           0.880    11.981    game0/gamestart/FSM_onehot_state_reg[0]
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.043    12.024 r  game0/gamestart/color_reg[6]_i_1/O
                         net (fo=1, routed)           0.414    12.438    dis/D[2]
    SLICE_X34Y27         LDCE                                         r  dis/color_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaynumber/cl/div_res_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.994ns  (logic 3.647ns (60.838%)  route 2.347ns (39.162%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.616     4.631    displaynumber/cl/clk_IBUF_BUFG
    SLICE_X19Y30         FDRE                                         r  displaynumber/cl/div_res_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.223     4.854 r  displaynumber/cl/div_res_reg[19]/Q
                         net (fo=5, routed)           1.126     5.980    displaynumber/cl/clkd[19]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.054     6.034 r  displaynumber/cl/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.221     7.256    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         3.370    10.625 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.625    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaynumber/cl/div_res_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.878ns  (logic 3.629ns (61.732%)  route 2.249ns (38.268%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.616     4.631    displaynumber/cl/clk_IBUF_BUFG
    SLICE_X19Y30         FDRE                                         r  displaynumber/cl/div_res_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.223     4.854 f  displaynumber/cl/div_res_reg[19]/Q
                         net (fo=5, routed)           1.125     5.980    displaynumber/cl/clkd[19]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.051     6.031 r  displaynumber/cl/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.124     7.155    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.355    10.509 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.509    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaynumber/cl/div_res_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.790ns  (logic 3.534ns (61.041%)  route 2.256ns (38.959%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.616     4.631    displaynumber/cl/clk_IBUF_BUFG
    SLICE_X19Y30         FDRE                                         r  displaynumber/cl/div_res_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.223     4.854 f  displaynumber/cl/div_res_reg[19]/Q
                         net (fo=5, routed)           1.126     5.980    displaynumber/cl/clkd[19]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.043     6.023 r  displaynumber/cl/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.130     7.153    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         3.268    10.421 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.421    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaynumber/cl/div_res_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.776ns  (logic 3.525ns (61.037%)  route 2.251ns (38.963%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.616     4.631    displaynumber/cl/clk_IBUF_BUFG
    SLICE_X19Y30         FDRE                                         r  displaynumber/cl/div_res_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.223     4.854 r  displaynumber/cl/div_res_reg[19]/Q
                         net (fo=5, routed)           1.125     5.980    displaynumber/cl/clkd[19]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.043     6.023 r  displaynumber/cl/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.125     7.148    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         3.259    10.407 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.407    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/map_reg[164]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.375ns  (logic 0.645ns (14.743%)  route 3.730ns (85.257%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.570     4.585    game0/gamestart/clk_IBUF_BUFG
    SLICE_X52Y42         FDRE                                         r  game0/gamestart/map_reg[164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDRE (Prop_fdre_C_Q)         0.223     4.808 f  game0/gamestart/map_reg[164]/Q
                         net (fo=11, routed)          1.749     6.557    game0/gamestart/map[164]
    SLICE_X26Y44         LUT6 (Prop_lut6_I3_O)        0.043     6.600 f  game0/gamestart/color_reg[6]_i_94/O
                         net (fo=1, routed)           0.000     6.600    game0/gamestart/color_reg[6]_i_94_n_0
    SLICE_X26Y44         MUXF7 (Prop_muxf7_I1_O)      0.122     6.722 f  game0/gamestart/color_reg[6]_i_45/O
                         net (fo=1, routed)           0.000     6.722    game0/gamestart/color_reg[6]_i_45_n_0
    SLICE_X26Y44         MUXF8 (Prop_muxf8_I0_O)      0.045     6.767 f  game0/gamestart/color_reg[6]_i_21/O
                         net (fo=1, routed)           0.545     7.312    game0/gamestart/color_reg[6]_i_21_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.126     7.438 f  game0/gamestart/color_reg[6]_i_10/O
                         net (fo=1, routed)           0.360     7.798    game0/gamestart/color_reg[6]_i_10_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.043     7.841 f  game0/gamestart/color_reg[6]_i_3/O
                         net (fo=2, routed)           0.653     8.494    vga0/R_reg[3]_1
    SLICE_X37Y26         LUT5 (Prop_lut5_I4_O)        0.043     8.537 r  vga0/color_reg[3]_i_1/O
                         net (fo=2, routed)           0.423     8.960    dis/D[1]
    SLICE_X34Y27         LDCE                                         r  dis/color_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.458ns  (logic 0.302ns (20.708%)  route 1.156ns (79.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.561     4.576    game0/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  game0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.259     4.835 f  game0/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          0.606     5.442    vga0/G_reg[3]_1[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.043     5.485 r  vga0/color_reg[2]_i_1/O
                         net (fo=3, routed)           0.550     6.035    dis/D[0]
    SLICE_X34Y27         LDCE                                         r  dis/color_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.146ns (28.212%)  route 0.372ns (71.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.642     1.888    game0/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  game0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.118     2.006 f  game0/FSM_onehot_state_reg[1]/Q
                         net (fo=13, routed)          0.203     2.209    vga0/G_reg[3]_1[1]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.028     2.237 r  vga0/color_reg[7]_i_1/O
                         net (fo=1, routed)           0.168     2.405    dis/D[3]
    SLICE_X35Y26         LDCE                                         r  dis/color_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.146ns (23.131%)  route 0.485ns (76.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.642     1.888    game0/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  game0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.118     2.006 f  game0/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          0.269     2.275    vga0/G_reg[3]_1[0]
    SLICE_X37Y26         LUT5 (Prop_lut5_I1_O)        0.028     2.303 r  vga0/color_reg[3]_i_1/O
                         net (fo=2, routed)           0.216     2.519    dis/D[1]
    SLICE_X34Y27         LDCE                                         r  dis/color_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.146ns (21.464%)  route 0.534ns (78.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.642     1.888    game0/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  game0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.118     2.006 f  game0/FSM_onehot_state_reg[1]/Q
                         net (fo=13, routed)          0.330     2.336    game0/gamestart/FSM_onehot_state_reg[0]_0[1]
    SLICE_X37Y26         LUT5 (Prop_lut5_I4_O)        0.028     2.364 r  game0/gamestart/color_reg[6]_i_1/O
                         net (fo=1, routed)           0.204     2.568    dis/D[2]
    SLICE_X34Y27         LDCE                                         r  dis/color_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.771ns  (logic 0.146ns (18.927%)  route 0.625ns (81.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.642     1.888    game0/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  game0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.118     2.006 f  game0/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          0.337     2.343    vga0/G_reg[3]_1[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.028     2.371 r  vga0/color_reg[2]_i_1/O
                         net (fo=3, routed)           0.288     2.659    dis/D[0]
    SLICE_X34Y27         LDCE                                         r  dis/color_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaynumber/cl/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.496ns (62.266%)  route 0.906ns (37.734%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.677     1.923    displaynumber/cl/clk_IBUF_BUFG
    SLICE_X19Y30         FDRE                                         r  displaynumber/cl/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.100     2.023 f  displaynumber/cl/div_res_reg[18]/Q
                         net (fo=5, routed)           0.588     2.611    displaynumber/cl/clkd[18]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.028     2.639 r  displaynumber/cl/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.318     2.957    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         1.368     4.325 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.325    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaynumber/cl/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.504ns (62.445%)  route 0.905ns (37.555%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.677     1.923    displaynumber/cl/clk_IBUF_BUFG
    SLICE_X19Y30         FDRE                                         r  displaynumber/cl/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.100     2.023 f  displaynumber/cl/div_res_reg[18]/Q
                         net (fo=5, routed)           0.584     2.607    displaynumber/cl/clkd[18]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.028     2.635 r  displaynumber/cl/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.321     2.956    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         1.376     4.332 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.332    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaynumber/cl/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.541ns (62.964%)  route 0.906ns (37.036%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.677     1.923    displaynumber/cl/clk_IBUF_BUFG
    SLICE_X19Y30         FDRE                                         r  displaynumber/cl/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.100     2.023 r  displaynumber/cl/div_res_reg[18]/Q
                         net (fo=5, routed)           0.588     2.611    displaynumber/cl/clkd[18]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.030     2.641 r  displaynumber/cl/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.318     2.959    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         1.411     4.370 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.370    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaynumber/cl/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.558ns (62.057%)  route 0.952ns (37.943%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.677     1.923    displaynumber/cl/clk_IBUF_BUFG
    SLICE_X19Y30         FDRE                                         r  displaynumber/cl/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.100     2.023 r  displaynumber/cl/div_res_reg[18]/Q
                         net (fo=5, routed)           0.584     2.607    displaynumber/cl/clkd[18]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.033     2.640 r  displaynumber/cl/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.368     3.008    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         1.425     4.433 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.433    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           630 Endpoints
Min Delay           630 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/isMovable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.405ns  (logic 0.917ns (12.381%)  route 6.488ns (87.619%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=55, routed)          4.971     5.715    game0/gamestart/rst_IBUF
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.043     5.758 r  game0/gamestart/act[1]_i_3/O
                         net (fo=2, routed)           0.239     5.998    game0/gamestart/act[1]_i_3_n_0
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.043     6.041 r  game0/gamestart/act[1]_i_1/O
                         net (fo=14, routed)          0.245     6.286    game0/gamestart/E[0]
    SLICE_X29Y50         LUT3 (Prop_lut3_I1_O)        0.043     6.329 r  game0/gamestart/isMovable_i_2_comp/O
                         net (fo=1, routed)           1.033     7.362    game0/act_reg[0]_1_repN_alias
    SLICE_X45Y65         LUT6 (Prop_lut6_I2_O)        0.043     7.405 r  game0/isMovable_i_1_comp/O
                         net (fo=1, routed)           0.000     7.405    game0/gamestart/isMovable_reg_0
    SLICE_X45Y65         FDRE                                         r  game0/gamestart/isMovable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.266     4.041    game0/gamestart/clk_IBUF_BUFG
    SLICE_X45Y65         FDRE                                         r  game0/gamestart/isMovable_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/next_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.067ns  (logic 0.831ns (11.757%)  route 6.236ns (88.243%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=55, routed)          4.971     5.715    game0/gamestart/rst_IBUF
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.043     5.758 r  game0/gamestart/act[1]_i_3/O
                         net (fo=2, routed)           0.239     5.998    game0/gamestart/act[1]_i_3_n_0
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.043     6.041 r  game0/gamestart/act[1]_i_1/O
                         net (fo=14, routed)          1.026     7.067    game0/gamestart/E[0]
    SLICE_X18Y54         FDRE                                         r  game0/gamestart/next_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.322     4.097    game0/gamestart/clk_IBUF_BUFG
    SLICE_X18Y54         FDRE                                         r  game0/gamestart/next_y_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/next_y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.027ns  (logic 0.831ns (11.823%)  route 6.197ns (88.177%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=55, routed)          4.971     5.715    game0/gamestart/rst_IBUF
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.043     5.758 r  game0/gamestart/act[1]_i_3/O
                         net (fo=2, routed)           0.239     5.998    game0/gamestart/act[1]_i_3_n_0
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.043     6.041 r  game0/gamestart/act[1]_i_1/O
                         net (fo=14, routed)          0.987     7.027    game0/gamestart/E[0]
    SLICE_X17Y53         FDRE                                         r  game0/gamestart/next_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.322     4.097    game0/gamestart/clk_IBUF_BUFG
    SLICE_X17Y53         FDRE                                         r  game0/gamestart/next_y_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/next_y_reg[0]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.027ns  (logic 0.831ns (11.823%)  route 6.197ns (88.177%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=55, routed)          4.971     5.715    game0/gamestart/rst_IBUF
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.043     5.758 r  game0/gamestart/act[1]_i_3/O
                         net (fo=2, routed)           0.239     5.998    game0/gamestart/act[1]_i_3_n_0
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.043     6.041 r  game0/gamestart/act[1]_i_1/O
                         net (fo=14, routed)          0.987     7.027    game0/gamestart/E[0]
    SLICE_X17Y53         FDRE                                         r  game0/gamestart/next_y_reg[0]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.322     4.097    game0/gamestart/clk_IBUF_BUFG
    SLICE_X17Y53         FDRE                                         r  game0/gamestart/next_y_reg[0]_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/next_x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.973ns  (logic 0.831ns (11.914%)  route 6.143ns (88.086%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=55, routed)          4.971     5.715    game0/gamestart/rst_IBUF
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.043     5.758 r  game0/gamestart/act[1]_i_3/O
                         net (fo=2, routed)           0.239     5.998    game0/gamestart/act[1]_i_3_n_0
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.043     6.041 r  game0/gamestart/act[1]_i_1/O
                         net (fo=14, routed)          0.933     6.973    game0/gamestart/E[0]
    SLICE_X18Y52         FDRE                                         r  game0/gamestart/next_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.322     4.097    game0/gamestart/clk_IBUF_BUFG
    SLICE_X18Y52         FDRE                                         r  game0/gamestart/next_x_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/next_x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.973ns  (logic 0.831ns (11.914%)  route 6.143ns (88.086%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=55, routed)          4.971     5.715    game0/gamestart/rst_IBUF
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.043     5.758 r  game0/gamestart/act[1]_i_3/O
                         net (fo=2, routed)           0.239     5.998    game0/gamestart/act[1]_i_3_n_0
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.043     6.041 r  game0/gamestart/act[1]_i_1/O
                         net (fo=14, routed)          0.933     6.973    game0/gamestart/E[0]
    SLICE_X18Y52         FDRE                                         r  game0/gamestart/next_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.322     4.097    game0/gamestart/clk_IBUF_BUFG
    SLICE_X18Y52         FDRE                                         r  game0/gamestart/next_x_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/next_x_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.973ns  (logic 0.831ns (11.914%)  route 6.143ns (88.086%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=55, routed)          4.971     5.715    game0/gamestart/rst_IBUF
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.043     5.758 r  game0/gamestart/act[1]_i_3/O
                         net (fo=2, routed)           0.239     5.998    game0/gamestart/act[1]_i_3_n_0
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.043     6.041 r  game0/gamestart/act[1]_i_1/O
                         net (fo=14, routed)          0.933     6.973    game0/gamestart/E[0]
    SLICE_X18Y52         FDRE                                         r  game0/gamestart/next_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.322     4.097    game0/gamestart/clk_IBUF_BUFG
    SLICE_X18Y52         FDRE                                         r  game0/gamestart/next_x_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/next_y_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.973ns  (logic 0.831ns (11.914%)  route 6.143ns (88.086%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=55, routed)          4.971     5.715    game0/gamestart/rst_IBUF
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.043     5.758 r  game0/gamestart/act[1]_i_3/O
                         net (fo=2, routed)           0.239     5.998    game0/gamestart/act[1]_i_3_n_0
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.043     6.041 r  game0/gamestart/act[1]_i_1/O
                         net (fo=14, routed)          0.933     6.973    game0/gamestart/E[0]
    SLICE_X18Y52         FDRE                                         r  game0/gamestart/next_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.322     4.097    game0/gamestart/clk_IBUF_BUFG
    SLICE_X18Y52         FDRE                                         r  game0/gamestart/next_y_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/next_y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.956ns  (logic 0.831ns (11.944%)  route 6.125ns (88.056%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=55, routed)          4.971     5.715    game0/gamestart/rst_IBUF
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.043     5.758 r  game0/gamestart/act[1]_i_3/O
                         net (fo=2, routed)           0.239     5.998    game0/gamestart/act[1]_i_3_n_0
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.043     6.041 r  game0/gamestart/act[1]_i_1/O
                         net (fo=14, routed)          0.916     6.956    game0/gamestart/E[0]
    SLICE_X19Y54         FDRE                                         r  game0/gamestart/next_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.322     4.097    game0/gamestart/clk_IBUF_BUFG
    SLICE_X19Y54         FDRE                                         r  game0/gamestart/next_y_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/square_type_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.892ns  (logic 0.831ns (12.056%)  route 6.061ns (87.944%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=55, routed)          4.893     5.637    game0/gamestart/rst_IBUF
    SLICE_X27Y52         LUT6 (Prop_lut6_I3_O)        0.043     5.680 r  game0/gamestart/square_type[2]_i_2/O
                         net (fo=12, routed)          1.168     6.849    game0/gamestart/square_type[2]_i_2_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I4_O)        0.043     6.892 r  game0/gamestart/square_type[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     6.892    game0/gamestart/square_type[1]_rep_i_1_n_0
    SLICE_X54Y56         FDRE                                         r  game0/gamestart/square_type_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.263     4.038    game0/gamestart/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  game0/gamestart/square_type_reg[1]_rep/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2C
                            (input port)
  Destination:            pkd/Fall_Clk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.578ns  (logic 0.413ns (26.143%)  route 1.166ns (73.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  PS2C (IN)
                         net (fo=0)                   0.000     0.000    PS2C
    N18                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PS2C_IBUF_inst/O
                         net (fo=1, routed)           1.166     1.578    pkd/Fall_Clk_reg[0]_0[0]
    SLICE_X44Y27         FDRE                                         r  pkd/Fall_Clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.879     2.364    pkd/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  pkd/Fall_Clk_reg[0]/C

Slack:                    inf
  Source:                 PS2D
                            (input port)
  Destination:            pkd/PS2_shift_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.454ns (27.801%)  route 1.179ns (72.199%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2D (IN)
                         net (fo=0)                   0.000     0.000    PS2D
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2D_IBUF_inst/O
                         net (fo=5, routed)           1.179     1.605    pkd/PS2D_IBUF
    SLICE_X46Y25         LUT2 (Prop_lut2_I0_O)        0.028     1.633 r  pkd/PS2_shift[9]_i_2/O
                         net (fo=1, routed)           0.000     1.633    pkd/PS2_shift[9]
    SLICE_X46Y25         FDSE                                         r  pkd/PS2_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.876     2.361    pkd/clk_IBUF_BUFG
    SLICE_X46Y25         FDSE                                         r  pkd/PS2_shift_reg[9]/C

Slack:                    inf
  Source:                 PS2D
                            (input port)
  Destination:            pkd/FSM_sequential_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.454ns (26.344%)  route 1.270ns (73.656%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  PS2D (IN)
                         net (fo=0)                   0.000     0.000    PS2D
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 f  PS2D_IBUF_inst/O
                         net (fo=5, routed)           1.270     1.696    pkd/PS2D_IBUF
    SLICE_X47Y26         LUT5 (Prop_lut5_I0_O)        0.028     1.724 r  pkd/FSM_sequential_state_i_1/O
                         net (fo=1, routed)           0.000     1.724    pkd/state__0
    SLICE_X47Y26         FDRE                                         r  pkd/FSM_sequential_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.877     2.362    pkd/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  pkd/FSM_sequential_state_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pkd/PS2_shift_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.127ns (7.265%)  route 1.616ns (92.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  rst_IBUF_inst/O
                         net (fo=55, routed)          1.616     1.742    pkd/rst_IBUF
    SLICE_X47Y25         FDRE                                         r  pkd/PS2_shift_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.876     2.361    pkd/clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  pkd/PS2_shift_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pkd/PS2_shift_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.127ns (7.265%)  route 1.616ns (92.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  rst_IBUF_inst/O
                         net (fo=55, routed)          1.616     1.742    pkd/rst_IBUF
    SLICE_X47Y25         FDRE                                         r  pkd/PS2_shift_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.876     2.361    pkd/clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  pkd/PS2_shift_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pkd/PS2_shift_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.127ns (7.265%)  route 1.616ns (92.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  rst_IBUF_inst/O
                         net (fo=55, routed)          1.616     1.742    pkd/rst_IBUF
    SLICE_X47Y25         FDRE                                         r  pkd/PS2_shift_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.876     2.361    pkd/clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  pkd/PS2_shift_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pkd/PS2_shift_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.127ns (7.265%)  route 1.616ns (92.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  rst_IBUF_inst/O
                         net (fo=55, routed)          1.616     1.742    pkd/rst_IBUF
    SLICE_X47Y25         FDRE                                         r  pkd/PS2_shift_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.876     2.361    pkd/clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  pkd/PS2_shift_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pkd/PS2_shift_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.127ns (7.265%)  route 1.616ns (92.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  rst_IBUF_inst/O
                         net (fo=55, routed)          1.616     1.742    pkd/rst_IBUF
    SLICE_X47Y25         FDRE                                         r  pkd/PS2_shift_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.876     2.361    pkd/clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  pkd/PS2_shift_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pkd/PS2_shift_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.127ns (7.265%)  route 1.616ns (92.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  rst_IBUF_inst/O
                         net (fo=55, routed)          1.616     1.742    pkd/rst_IBUF
    SLICE_X46Y25         FDRE                                         r  pkd/PS2_shift_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.876     2.361    pkd/clk_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  pkd/PS2_shift_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pkd/PS2_shift_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.127ns (7.265%)  route 1.616ns (92.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  rst_IBUF_inst/O
                         net (fo=55, routed)          1.616     1.742    pkd/rst_IBUF
    SLICE_X46Y25         FDRE                                         r  pkd/PS2_shift_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.876     2.361    pkd/clk_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  pkd/PS2_shift_reg[6]/C





