#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 18 14:43:21 2019
# Process ID: 22748
# Current directory: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1
# Command line: vivado.exe -log design_2_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_wrapper.tcl
# Log file: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/design_2_wrapper.vds
# Journal file: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ryan/Downloads/vivado-library-2018.2-2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 306.465 ; gain = 57.992
Command: synth_design -top design_2_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23016 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 419.074 ; gain = 105.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_2_wrapper' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'design_2' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1832' bound to instance 'design_2_i' of component 'design_2' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:101]
INFO: [Synth 8-638] synthesizing module 'design_2' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1871]
INFO: [Synth 8-3491] module 'design_2_PmodHYGRO_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_PmodHYGRO_0_0_stub.vhdl:5' bound to instance 'PmodHYGRO_0' of component 'design_2_PmodHYGRO_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2307]
INFO: [Synth 8-638] synthesizing module 'design_2_PmodHYGRO_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_PmodHYGRO_0_0_stub.vhdl:72]
INFO: [Synth 8-3491] module 'design_2_axi_gpio_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_2_axi_gpio_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2371]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_gpio_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_2_axi_uartlite_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_2_axi_uartlite_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2396]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_uartlite_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_2_clk_wiz_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_2_clk_wiz_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2421]
INFO: [Synth 8-638] synthesizing module 'design_2_clk_wiz_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_2_mdm_1_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_2_mdm_1_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2428]
INFO: [Synth 8-638] synthesizing module 'design_2_mdm_1_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_microblaze_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_2_microblaze_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2441]
INFO: [Synth 8-638] synthesizing module 'design_2_microblaze_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'design_2_microblaze_0_axi_periph_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1191]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_11CD1WM' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_11CD1WM' (1#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_TCH0CN' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_TCH0CN' (2#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_10F4R51' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_10F4R51' (3#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_TZF3PG' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_TZF3PG' (4#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:360]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_ZF502S' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1023]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_ZF502S' (5#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1023]
INFO: [Synth 8-3491] module 'design_2_xbar_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_2_xbar_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1733]
INFO: [Synth 8-638] synthesizing module 'design_2_xbar_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_2_microblaze_0_axi_periph_0' (6#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1191]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_MFYM5E' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:444]
INFO: [Synth 8-3491] module 'design_2_dlmb_bram_if_cntlr_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_2_dlmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:658]
INFO: [Synth 8-638] synthesizing module 'design_2_dlmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_2_dlmb_v10_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_2_dlmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:712]
INFO: [Synth 8-638] synthesizing module 'design_2_dlmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_2_ilmb_bram_if_cntlr_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_2_ilmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:740]
INFO: [Synth 8-638] synthesizing module 'design_2_ilmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_2_ilmb_v10_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_2_ilmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:794]
INFO: [Synth 8-638] synthesizing module 'design_2_ilmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_2_lmb_bram_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_2_lmb_bram_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:822]
INFO: [Synth 8-638] synthesizing module 'design_2_lmb_bram_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_MFYM5E' (7#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:444]
INFO: [Synth 8-3491] module 'design_2_rst_clk_wiz_0_100M_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'design_2_rst_clk_wiz_0_100M_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2622]
INFO: [Synth 8-638] synthesizing module 'design_2_rst_clk_wiz_0_100M_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/realtime/design_2_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_2' (8#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1871]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin10_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:134]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (9#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin1_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:141]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin2_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:148]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin3_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:155]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin4_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:162]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin7_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:169]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin8_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:176]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin9_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'design_2_wrapper' (10#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:33]
WARNING: [Synth 8-3331] design s00_couplers_imp_ZF502S has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_ZF502S has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_ZF502S has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_ZF502S has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_TZF3PG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_TZF3PG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_TZF3PG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_TZF3PG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_10F4R51 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_10F4R51 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_10F4R51 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_10F4R51 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_TCH0CN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_TCH0CN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_TCH0CN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_TCH0CN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_11CD1WM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_11CD1WM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_11CD1WM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_11CD1WM has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 473.141 ; gain = 159.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 473.141 ; gain = 159.754
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp13/design_2_clk_wiz_0_0_in_context.xdc] for cell 'design_2_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp13/design_2_clk_wiz_0_0_in_context.xdc] for cell 'design_2_i/clk_wiz_0'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp14/design_2_PmodHYGRO_0_0_in_context.xdc] for cell 'design_2_i/PmodHYGRO_0'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp14/design_2_PmodHYGRO_0_0_in_context.xdc] for cell 'design_2_i/PmodHYGRO_0'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp15/design_2_microblaze_0_0_in_context.xdc] for cell 'design_2_i/microblaze_0'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp15/design_2_microblaze_0_0_in_context.xdc] for cell 'design_2_i/microblaze_0'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp16/design_2_axi_gpio_0_0_in_context.xdc] for cell 'design_2_i/axi_gpio_0'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp16/design_2_axi_gpio_0_0_in_context.xdc] for cell 'design_2_i/axi_gpio_0'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp17/design_2_axi_uartlite_0_0_in_context.xdc] for cell 'design_2_i/axi_uartlite_0'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp17/design_2_axi_uartlite_0_0_in_context.xdc] for cell 'design_2_i/axi_uartlite_0'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp18/design_2_mdm_1_0_in_context.xdc] for cell 'design_2_i/mdm_1'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp18/design_2_mdm_1_0_in_context.xdc] for cell 'design_2_i/mdm_1'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp19/design_2_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_2_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp19/design_2_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_2_i/rst_clk_wiz_0_100M'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp20/design_2_xbar_0_in_context.xdc] for cell 'design_2_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp20/design_2_xbar_0_in_context.xdc] for cell 'design_2_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp21/design_2_ilmb_v10_0_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp21/design_2_ilmb_v10_0_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp22/design_2_ilmb_v10_0_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp22/design_2_ilmb_v10_0_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp23/design_2_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp23/design_2_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp24/design_2_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp24/design_2_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp25/design_2_lmb_bram_0_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp25/design_2_lmb_bram_0_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 767.621 ; gain = 0.012
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_2_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 769.180 ; gain = 455.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 769.180 ; gain = 455.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp13/design_2_clk_wiz_0_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/.Xil/Vivado-22748-Ryan-pc/dcp13/design_2_clk_wiz_0_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for design_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/PmodHYGRO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 769.180 ; gain = 455.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 769.180 ; gain = 455.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_2_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_2_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_2_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_2_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_2_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_2_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_2_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_2_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_2_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_2_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 769.180 ; gain = 455.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_2_i/clk_wiz_0/clk_out1' to pin 'design_2_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_2_i/mdm_1/Dbg_Clk_0' to pin 'design_2_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_2_i/mdm_1/Dbg_Update_0' to pin 'design_2_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 773.867 ; gain = 460.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 773.941 ; gain = 460.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 785.000 ; gain = 471.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 785.000 ; gain = 471.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 785.000 ; gain = 471.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 785.000 ; gain = 471.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 785.000 ; gain = 471.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 785.000 ; gain = 471.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 785.000 ; gain = 471.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_2_xbar_0               |         1|
|2     |design_2_PmodHYGRO_0_0        |         1|
|3     |design_2_axi_gpio_0_0         |         1|
|4     |design_2_axi_uartlite_0_0     |         1|
|5     |design_2_clk_wiz_0_0          |         1|
|6     |design_2_mdm_1_0              |         1|
|7     |design_2_microblaze_0_0       |         1|
|8     |design_2_rst_clk_wiz_0_100M_0 |         1|
|9     |design_2_dlmb_bram_if_cntlr_0 |         1|
|10    |design_2_dlmb_v10_0           |         1|
|11    |design_2_ilmb_bram_if_cntlr_0 |         1|
|12    |design_2_ilmb_v10_0           |         1|
|13    |design_2_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |design_2_PmodHYGRO_0_0_bbox_0         |     1|
|2     |design_2_axi_gpio_0_0_bbox_1          |     1|
|3     |design_2_axi_uartlite_0_0_bbox_2      |     1|
|4     |design_2_clk_wiz_0_0_bbox_3           |     1|
|5     |design_2_dlmb_bram_if_cntlr_0_bbox_7  |     1|
|6     |design_2_dlmb_v10_0_bbox_8            |     1|
|7     |design_2_ilmb_bram_if_cntlr_0_bbox_9  |     1|
|8     |design_2_ilmb_v10_0_bbox_10           |     1|
|9     |design_2_lmb_bram_0_bbox_11           |     1|
|10    |design_2_mdm_1_0_bbox_4               |     1|
|11    |design_2_microblaze_0_0_bbox_5        |     1|
|12    |design_2_rst_clk_wiz_0_100M_0_bbox_12 |     1|
|13    |design_2_xbar_0_bbox_6                |     1|
|14    |IBUF                                  |     2|
|15    |IOBUF                                 |     8|
|16    |OBUF                                  |    13|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  1442|
|2     |  design_2_i                  |design_2                             |  1419|
|3     |    microblaze_0_axi_periph   |design_2_microblaze_0_axi_periph_0   |   485|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_MFYM5E |   496|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 785.000 ; gain = 471.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 785.000 ; gain = 175.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 785.000 ; gain = 471.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:10 . Memory (MB): peak = 794.031 ; gain = 487.566
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2/new_HYGRO_BD_HDL_2.runs/synth_1/design_2_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_synth.rpt -pb design_2_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 794.031 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 14:44:50 2019...
