

================================================================
== Synthesis Summary Report of 'yuv_filter'
================================================================
+ General Information: 
    * Date:           Tue Nov  2 10:42:00 2021
    * Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
    * Project:        yuv_filter.prj
    * Solution:       solution3 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------------+------+------+---------+-----------+----------+---------+---------+----------+------+---------+-----------+-----------+-----+
    |                               Modules                              | Issue|      | Latency |  Latency  | Iteration|         |   Trip  |          |      |         |           |           |     |
    |                               & Loops                              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count  | Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------------------------------------------+------+------+---------+-----------+----------+---------+---------+----------+------+---------+-----------+-----------+-----+
    |+ yuv_filter*                                                       |     -|  0.03|  2457623|  2.458e+07|         -|  2457615|        -|  dataflow|     -|  11 (5%)|  2251 (2%)|  2717 (5%)|    -|
    | + grp_rgb2yuv_1_fu_182                                             |     -|  0.03|  2457614|  2.458e+07|         -|  2457614|        -|        no|     -|   6 (2%)|  445 (~0%)|   640 (1%)|    -|
    |  + grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72      |     -|  0.03|  2457609|  2.458e+07|         -|  2457609|        -|        no|     -|   5 (2%)|  405 (~0%)|   547 (1%)|    -|
    |   o RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y                                  |     -|  7.30|  2457607|  2.458e+07|         9|        1|  2457600|       yes|     -|        -|          -|          -|    -|
    | + call_ln0_entry_proc_fu_201                                       |     -|  3.67|        0|      0.000|         -|        0|        -|        no|     -|        -|    3 (~0%)|   47 (~0%)|    -|
    | + grp_yuv_scale_fu_214                                             |     -|  0.03|  2457609|  2.458e+07|         -|  2457609|        -|        no|     -|  1 (~0%)|  176 (~0%)|  452 (~0%)|    -|
    |  + grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_94  |     -|  3.13|  2457604|  2.458e+07|         -|  2457604|        -|        no|     -|        -|  111 (~0%)|  278 (~0%)|    -|
    |   o YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y                              |     -|  7.30|  2457602|  2.458e+07|         4|        1|  2457600|       yes|     -|        -|          -|          -|    -|
    | + grp_yuv2rgb_1_fu_231                                             |     -|  0.34|  2457612|  2.458e+07|         -|  2457612|        -|        no|     -|   4 (1%)|  338 (~0%)|   664 (1%)|    -|
    |  + grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72      |     -|  0.34|  2457607|  2.458e+07|         -|  2457607|        -|        no|     -|   3 (1%)|  250 (~0%)|   553 (1%)|    -|
    |   o YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y                                  |     -|  7.30|  2457605|  2.458e+07|         7|        1|  2457600|       yes|     -|        -|          -|          -|    -|
    +--------------------------------------------------------------------+------+------+---------+-----------+----------+---------+---------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------------------+----------+
| Interface                 | Bitwidth |
+---------------------------+----------+
| in_channels_ch1_address0  | 22       |
| in_channels_ch1_address1  | 22       |
| in_channels_ch1_d0        | 8        |
| in_channels_ch1_d1        | 8        |
| in_channels_ch1_q0        | 8        |
| in_channels_ch1_q1        | 8        |
| in_channels_ch2_address0  | 22       |
| in_channels_ch2_address1  | 22       |
| in_channels_ch2_d0        | 8        |
| in_channels_ch2_d1        | 8        |
| in_channels_ch2_q0        | 8        |
| in_channels_ch2_q1        | 8        |
| in_channels_ch3_address0  | 22       |
| in_channels_ch3_address1  | 22       |
| in_channels_ch3_d0        | 8        |
| in_channels_ch3_d1        | 8        |
| in_channels_ch3_q0        | 8        |
| in_channels_ch3_q1        | 8        |
| out_channels_ch1_address0 | 22       |
| out_channels_ch1_address1 | 22       |
| out_channels_ch1_d0       | 8        |
| out_channels_ch1_d1       | 8        |
| out_channels_ch1_q0       | 8        |
| out_channels_ch1_q1       | 8        |
| out_channels_ch2_address0 | 22       |
| out_channels_ch2_address1 | 22       |
| out_channels_ch2_d0       | 8        |
| out_channels_ch2_d1       | 8        |
| out_channels_ch2_q0       | 8        |
| out_channels_ch2_q1       | 8        |
| out_channels_ch3_address0 | 22       |
| out_channels_ch3_address1 | 22       |
| out_channels_ch3_d0       | 8        |
| out_channels_ch3_d1       | 8        |
| out_channels_ch3_q0       | 8        |
| out_channels_ch3_q1       | 8        |
+---------------------------+----------+

* REGISTER
+------------+---------+----------+
| Interface  | Mode    | Bitwidth |
+------------+---------+----------+
| U_scale    | ap_none | 8        |
| V_scale    | ap_none | 8        |
| Y_scale    | ap_none | 8        |
| in_height  | ap_none | 16       |
| in_width   | ap_none | 16       |
| out_height | ap_none | 16       |
| out_width  | ap_none | 16       |
+------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| in       | in        | pointer       |
| out      | out       | pointer       |
| Y_scale  | in        | unsigned char |
| U_scale  | in        | unsigned char |
| V_scale  | in        | unsigned char |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------------------+---------+----------+
| Argument | HW Name                   | HW Type | HW Usage |
+----------+---------------------------+---------+----------+
| in       | in_channels_ch1_address0  | port    | offset   |
| in       | in_channels_ch1_ce0       | port    |          |
| in       | in_channels_ch1_d0        | port    |          |
| in       | in_channels_ch1_q0        | port    |          |
| in       | in_channels_ch1_we0       | port    |          |
| in       | in_channels_ch1_address1  | port    | offset   |
| in       | in_channels_ch1_ce1       | port    |          |
| in       | in_channels_ch1_d1        | port    |          |
| in       | in_channels_ch1_q1        | port    |          |
| in       | in_channels_ch1_we1       | port    |          |
| in       | in_channels_ch2_address0  | port    | offset   |
| in       | in_channels_ch2_ce0       | port    |          |
| in       | in_channels_ch2_d0        | port    |          |
| in       | in_channels_ch2_q0        | port    |          |
| in       | in_channels_ch2_we0       | port    |          |
| in       | in_channels_ch2_address1  | port    | offset   |
| in       | in_channels_ch2_ce1       | port    |          |
| in       | in_channels_ch2_d1        | port    |          |
| in       | in_channels_ch2_q1        | port    |          |
| in       | in_channels_ch2_we1       | port    |          |
| in       | in_channels_ch3_address0  | port    | offset   |
| in       | in_channels_ch3_ce0       | port    |          |
| in       | in_channels_ch3_d0        | port    |          |
| in       | in_channels_ch3_q0        | port    |          |
| in       | in_channels_ch3_we0       | port    |          |
| in       | in_channels_ch3_address1  | port    | offset   |
| in       | in_channels_ch3_ce1       | port    |          |
| in       | in_channels_ch3_d1        | port    |          |
| in       | in_channels_ch3_q1        | port    |          |
| in       | in_channels_ch3_we1       | port    |          |
| in       | in_width                  | port    |          |
| in       | in_height                 | port    |          |
| out      | out_channels_ch1_address0 | port    | offset   |
| out      | out_channels_ch1_ce0      | port    |          |
| out      | out_channels_ch1_d0       | port    |          |
| out      | out_channels_ch1_q0       | port    |          |
| out      | out_channels_ch1_we0      | port    |          |
| out      | out_channels_ch1_address1 | port    | offset   |
| out      | out_channels_ch1_ce1      | port    |          |
| out      | out_channels_ch1_d1       | port    |          |
| out      | out_channels_ch1_q1       | port    |          |
| out      | out_channels_ch1_we1      | port    |          |
| out      | out_channels_ch2_address0 | port    | offset   |
| out      | out_channels_ch2_ce0      | port    |          |
| out      | out_channels_ch2_d0       | port    |          |
| out      | out_channels_ch2_q0       | port    |          |
| out      | out_channels_ch2_we0      | port    |          |
| out      | out_channels_ch2_address1 | port    | offset   |
| out      | out_channels_ch2_ce1      | port    |          |
| out      | out_channels_ch2_d1       | port    |          |
| out      | out_channels_ch2_q1       | port    |          |
| out      | out_channels_ch2_we1      | port    |          |
| out      | out_channels_ch3_address0 | port    | offset   |
| out      | out_channels_ch3_ce0      | port    |          |
| out      | out_channels_ch3_d0       | port    |          |
| out      | out_channels_ch3_q0       | port    |          |
| out      | out_channels_ch3_we0      | port    |          |
| out      | out_channels_ch3_address1 | port    | offset   |
| out      | out_channels_ch3_ce1      | port    |          |
| out      | out_channels_ch3_d1       | port    |          |
| out      | out_channels_ch3_q1       | port    |          |
| out      | out_channels_ch3_we1      | port    |          |
| out      | out_width                 | port    |          |
| out      | out_width_ap_vld          | port    |          |
| out      | out_height                | port    |          |
| out      | out_height_ap_vld         | port    |          |
| Y_scale  | Y_scale                   | port    |          |
| U_scale  | U_scale                   | port    |          |
| V_scale  | V_scale                   | port    |          |
+----------+---------------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================

