PPA Report for MuxShiftRegister_Pipelined.v (Module: MuxShiftRegister_Pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 22
IO Count: 15
Cell Count: 59

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1019.37 MHz
Reg-to-Reg Critical Path Delay: 0.844 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
