
    #ifndef FPSD_MICROSTEPS_H_
    #define FPSD_MICROSTEPS_H_
/*
 * microstep32.h
 *
 *  Created on: 2021-03-24 16:02:29.607085
 *      Author: Benedikt Seeger
 *
 * This file was generated by microstep_gernerato.py. And contains the Shiftregsiter and DAC control words for a motor with 5 phases.
 * NUMBER OF MICROSTEPS=32
 */
 #define NUMBERMICROSTEPS 32
uint8_t DACChannel0[32] = { 0xff, 0xfa, 0xeb, 0xd4, 0xb4, 0x8d, 0x61, 0x31, 0x0, 0x31, 0x61, 
				0x8d, 0xb4, 0xd4, 0xeb, 0xfa, 0xff, 0xfa, 0xeb, 0xd4, 0xb4, 
				0x8d, 0x61, 0x31, 0x0, 0x31, 0x61, 0x8d, 0xb4, 0xd4, 0xeb, 
				0xfa, };

uint8_t DACChannel1[32] = { 0x4e, 0x1d, 0x14, 0x45, 0x73, 0x9d, 0xc1, 0xde, 0xf2, 0xfd, 0xfe, 
				0xf5, 0xe3, 0xc8, 0xa5, 0x7c, 0x4e, 0x1d, 0x14, 0x45, 0x73, 
				0x9d, 0xc1, 0xde, 0xf2, 0xfd, 0xfe, 0xf5, 0xe3, 0xc8, 0xa5, 
				0x7c, };

uint8_t DACChannel2[32] = { 0xce, 0xe7, 0xf7, 0xfe, 0xfb, 0xef, 0xd9, 0xbb, 0x95, 0x6a, 0x3b, 
				0xa, 0x27, 0x58, 0x85, 0xad, 0xce, 0xe7, 0xf7, 0xfe, 0xfb, 
				0xef, 0xd9, 0xbb, 0x95, 0x6a, 0x3b, 0xa, 0x27, 0x58, 0x85, 
				0xad, };

uint8_t DACChannel3[32] = { 0xce, 0xad, 0x85, 0x58, 0x27, 0xa, 0x3b, 0x6a, 0x95, 0xbb, 0xd9, 
				0xef, 0xfb, 0xfe, 0xf7, 0xe7, 0xce, 0xad, 0x85, 0x58, 0x27, 
				0xa, 0x3b, 0x6a, 0x95, 0xbb, 0xd9, 0xef, 0xfb, 0xfe, 0xf7, 
				0xe7, };

uint8_t DACChannel4[32] = { 0x4e, 0x7c, 0xa5, 0xc8, 0xe3, 0xf5, 0xfe, 0xfd, 0xf2, 0xde, 0xc1, 
				0x9d, 0x73, 0x45, 0x14, 0x1d, 0x4e, 0x7c, 0xa5, 0xc8, 0xe3, 
				0xf5, 0xfe, 0xfd, 0xf2, 0xde, 0xc1, 0x9d, 0x73, 0x45, 0x14, 
				0x1d, };

uint8_t BridgeWords[3*32] = { 0x0,0xdc,0xde,
				0x0,0xdc,0xde,
				0x0,0xdc,0xd6,
				0x0,0xdc,0xd6,
				0x0,0xdc,0xd6,
				0x0,0xec,0xd6,
				0x0,0xec,0xd6,
				0x0,0xec,0xd6,
				0x0,0xec,0xd6,
				0x0,0xec,0xb6,
				0x0,0xec,0xb6,
				0x0,0xec,0xb6,
				0x0,0xec,0xb7,
				0x0,0xec,0xb7,
				0x0,0xec,0xb7,
				0x0,0xea,0xb7,
				0x0,0xea,0xb7,
				0x0,0xea,0xb7,
				0x0,0xea,0xbf,
				0x0,0xea,0xbf,
				0x0,0xea,0xbf,
				0x0,0xda,0xbf,
				0x0,0xda,0xbf,
				0x0,0xda,0xbf,
				0x0,0xda,0xbf,
				0x0,0xda,0xdf,
				0x0,0xda,0xdf,
				0x0,0xda,0xdf,
				0x0,0xda,0xde,
				0x0,0xda,0xde,
				0x0,0xda,0xde,
				0x0,0xdc,0xde,
				};