/* Generated by Yosys 0.25+83 (git sha1 755b753e1, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os) */

/* top =  1  */
/* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:4.1-18.10" */
module d28_gvenkata_ucpu(io_in, io_out);
  wire [3:0] _0000_;
  wire [7:0] _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:53.16-53.49|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire _0016_;
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:56.16-56.49|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire _0017_;
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:59.16-59.43|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  /* force_downto = 32'd1 */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:228.27-232.26|d28_gvenkata_ucpu/src/inst_mem.sv:149.38-149.62|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27" */
  wire [3:0] _0725_;
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:5.18-5.23" */
  input [13:0] io_in;
  wire [13:0] io_in;
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:6.19-6.25" */
  output [13:0] io_out;
  wire [13:0] io_out;
  /* hdlname = "mchip clock" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/chip.sv:6.17-6.22" */
  wire \mchip.clock ;
  /* hdlname = "mchip io_in" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/chip.sv:4.24-4.29" */
  /* unused_bits = "2 3 4 5 6 7 8 9 10 11" */
  wire [11:0] \mchip.io_in ;
  /* hdlname = "mchip io_out" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/chip.sv:5.25-5.31" */
  wire [11:0] \mchip.io_out ;
  /* hdlname = "mchip micro_coded_cpu A_reg" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:351.18-351.23|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.A_reg ;
  /* hdlname = "mchip micro_coded_cpu B_Reg" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:338.16-338.21|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.B_Reg ;
  /* hdlname = "mchip micro_coded_cpu B_reg" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:351.25-351.30|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.B_reg ;
  /* hdlname = "mchip micro_coded_cpu alu_en_A" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:324.19-324.27|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.alu_en_A ;
  /* hdlname = "mchip micro_coded_cpu alu_en_A_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:278.22-278.33|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.alu_en_A_md ;
  /* hdlname = "mchip micro_coded_cpu alu_en_B" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:325.19-325.27|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.alu_en_B ;
  /* hdlname = "mchip micro_coded_cpu alu_en_B_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:279.22-279.33|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.alu_en_B_md ;
  /* hdlname = "mchip micro_coded_cpu alu_op" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:297.26-297.32|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [2:0] \mchip.micro_coded_cpu.alu_op ;
  /* hdlname = "mchip micro_coded_cpu alu_op_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:259.26-259.35|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [2:0] \mchip.micro_coded_cpu.alu_op_md ;
  /* hdlname = "mchip micro_coded_cpu alu_result" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:350.18-350.28|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.alu_result ;
  /* hdlname = "mchip micro_coded_cpu alu_top A_bus" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:21.19-21.24|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.alu_top.A_bus ;
  /* hdlname = "mchip micro_coded_cpu alu_top A_reg" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:29.24-29.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg [7:0] \mchip.micro_coded_cpu.alu_top.A_reg ;
  /* hdlname = "mchip micro_coded_cpu alu_top B_bus" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:21.26-21.31|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.alu_top.B_bus ;
  /* hdlname = "mchip micro_coded_cpu alu_top B_reg" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:29.31-29.36|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg [7:0] \mchip.micro_coded_cpu.alu_top.B_reg ;
  /* hdlname = "mchip micro_coded_cpu alu_top alu A" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:87.19-87.20|d28_gvenkata_ucpu/src/alu.v:72.14-74.68|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.alu_top.alu.A ;
  /* hdlname = "mchip micro_coded_cpu alu_top alu B" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:87.21-87.22|d28_gvenkata_ucpu/src/alu.v:72.14-74.68|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.alu_top.alu.B ;
  /* hdlname = "mchip micro_coded_cpu alu_top alu a_equal_b" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:140.22-140.31|d28_gvenkata_ucpu/src/alu.v:72.14-74.68|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.alu_top.alu.a_equal_b ;
  /* hdlname = "mchip micro_coded_cpu alu_top alu a_greater_b" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:140.9-140.20|d28_gvenkata_ucpu/src/alu.v:72.14-74.68|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.alu_top.alu.a_greater_b ;
  /* hdlname = "mchip micro_coded_cpu alu_top alu alu_op" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:89.27-89.33|d28_gvenkata_ucpu/src/alu.v:72.14-74.68|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [2:0] \mchip.micro_coded_cpu.alu_top.alu.alu_op ;
  /* hdlname = "mchip micro_coded_cpu alu_top alu alu_result" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:90.20-90.30|d28_gvenkata_ucpu/src/alu.v:72.14-74.68|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.alu_top.alu.alu_result ;
  /* hdlname = "mchip micro_coded_cpu alu_top alu alu_result_tmp" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:93.17-93.31|d28_gvenkata_ucpu/src/alu.v:72.14-74.68|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.alu_top.alu.alu_result_tmp ;
  /* hdlname = "mchip micro_coded_cpu alu_top alu carry_in" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:88.11-88.19|d28_gvenkata_ucpu/src/alu.v:72.14-74.68|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.alu_top.alu.carry_in ;
  /* hdlname = "mchip micro_coded_cpu alu_top alu equal" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:91.21-91.26|d28_gvenkata_ucpu/src/alu.v:72.14-74.68|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.alu_top.alu.equal ;
  /* hdlname = "mchip micro_coded_cpu alu_top alu greater" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:91.12-91.19|d28_gvenkata_ucpu/src/alu.v:72.14-74.68|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.alu_top.alu.greater ;
  /* hdlname = "mchip micro_coded_cpu alu_top alu zero" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:111.18-111.22|d28_gvenkata_ucpu/src/alu.v:72.14-74.68|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.alu_top.alu.zero ;
  /* hdlname = "mchip micro_coded_cpu alu_top alu_en_A_reg" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:18.11-18.23|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.alu_top.alu_en_A_reg ;
  /* hdlname = "mchip micro_coded_cpu alu_top alu_en_B_reg" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:18.25-18.37|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.alu_top.alu_en_B_reg ;
  /* hdlname = "mchip micro_coded_cpu alu_top alu_op" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:20.27-20.33|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [2:0] \mchip.micro_coded_cpu.alu_top.alu_op ;
  /* hdlname = "mchip micro_coded_cpu alu_top alu_result" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:27.24-27.34|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg [7:0] \mchip.micro_coded_cpu.alu_top.alu_result ;
  /* hdlname = "mchip micro_coded_cpu alu_top alu_result_out" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:39.19-39.33|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.alu_top.alu_result_out ;
  /* hdlname = "mchip micro_coded_cpu alu_top carry_in" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:68.10-68.18|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.alu_top.carry_in ;
  /* hdlname = "mchip micro_coded_cpu alu_top cc_equal" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:26.28-26.36|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.alu_top.cc_equal ;
  /* hdlname = "mchip micro_coded_cpu alu_top cc_equal_out" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:40.27-40.39|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.alu_top.cc_equal_out ;
  /* hdlname = "mchip micro_coded_cpu alu_top cc_greater" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:26.16-26.26|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.alu_top.cc_greater ;
  /* hdlname = "mchip micro_coded_cpu alu_top cc_greater_out" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:40.11-40.25|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.alu_top.cc_greater_out ;
  /* hdlname = "mchip micro_coded_cpu alu_top sys_clk" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:17.11-17.18|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.alu_top.sys_clk ;
  /* hdlname = "mchip micro_coded_cpu alu_top sys_reset" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:17.20-17.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.alu_top.sys_reset ;
  /* hdlname = "mchip micro_coded_cpu branch_target_id" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:183.16-183.32|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.branch_target_id ;
  /* hdlname = "mchip micro_coded_cpu cc_equal" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:349.22-349.30|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.cc_equal ;
  /* hdlname = "mchip micro_coded_cpu cc_greater" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:349.10-349.20|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.cc_greater ;
  /* onehot = 32'd1 */
  reg [7:0] \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state ;
  /* hdlname = "mchip micro_coded_cpu cpu_fsm_top current_minst" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:130.13-135.26|d28_gvenkata_ucpu/src/mcpu.sv:17.15-17.28|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg [4:0] \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 ;
  /* hdlname = "mchip micro_coded_cpu cpu_fsm_top fsm_assist" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:130.13-135.26|d28_gvenkata_ucpu/src/mcpu.sv:16.15-16.25|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg [5:0] \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist ;
  /* hdlname = "mchip micro_coded_cpu cpu_fsm_top is_micro_nop" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:130.13-135.26|d28_gvenkata_ucpu/src/mcpu.sv:15.19-15.31|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.cpu_fsm_top.is_micro_nop ;
  /* hdlname = "mchip micro_coded_cpu cpu_fsm_top is_nop" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:130.13-135.26|d28_gvenkata_ucpu/src/mcpu.sv:15.11-15.17|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.cpu_fsm_top.is_nop ;
  /* hdlname = "mchip micro_coded_cpu cpu_fsm_top sys_clk" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:130.13-135.26|d28_gvenkata_ucpu/src/mcpu.sv:14.11-14.18|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.cpu_fsm_top.sys_clk ;
  /* hdlname = "mchip micro_coded_cpu cpu_fsm_top sys_reset" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:130.13-135.26|d28_gvenkata_ucpu/src/mcpu.sv:14.20-14.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.cpu_fsm_top.sys_reset ;
  /* hdlname = "mchip micro_coded_cpu imm" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:289.18-289.21|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.imm ;
  /* hdlname = "mchip micro_coded_cpu imm_id" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:182.16-182.22|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.imm_id ;
  /* hdlname = "mchip micro_coded_cpu imm_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:253.18-253.24|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.imm_md ;
  /* hdlname = "mchip micro_coded_cpu inst_addr_stream" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:117.12-117.28|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.inst_addr_stream ;
  /* hdlname = "mchip micro_coded_cpu inst_to_bit inst_addr" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:156.25-159.73|d28_gvenkata_ucpu/src/inst_mem.sv:15.19-15.28|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.inst_to_bit.inst_addr ;
  /* hdlname = "mchip micro_coded_cpu inst_to_bit inst_addr_stream" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:156.25-159.73|d28_gvenkata_ucpu/src/inst_mem.sv:16.12-16.28|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.inst_to_bit.inst_addr_stream ;
  /* hdlname = "mchip micro_coded_cpu inst_to_bit sys_clk" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:156.25-159.73|d28_gvenkata_ucpu/src/inst_mem.sv:13.11-13.18|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.inst_to_bit.sys_clk ;
  /* hdlname = "mchip micro_coded_cpu inst_to_bit sys_reset" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:156.25-159.73|d28_gvenkata_ucpu/src/inst_mem.sv:13.20-13.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.inst_to_bit.sys_reset ;
  /* hdlname = "mchip micro_coded_cpu inst_type" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:179.16-179.25|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [4:0] \mchip.micro_coded_cpu.inst_type ;
  /* hdlname = "mchip micro_coded_cpu instr_in" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:113.11-113.19|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.instr_in ;
  /* hdlname = "mchip micro_coded_cpu instr_reg" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:166.19-166.28|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [31:0] \mchip.micro_coded_cpu.instr_reg ;
  /* hdlname = "mchip micro_coded_cpu instr_reg_en" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:167.10-167.22|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.instr_reg_en ;
  /* hdlname = "mchip micro_coded_cpu instr_reg_top enable" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:46.41-46.47|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.instr_reg_top.enable ;
  /* hdlname = "mchip micro_coded_cpu instr_reg_top instr_in" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:46.11-46.19|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.instr_reg_top.instr_in ;
  /* hdlname = "mchip micro_coded_cpu instr_reg_top instr_reg" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:47.25-47.34|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg [31:0] \mchip.micro_coded_cpu.instr_reg_top.instr_reg ;
  /* hdlname = "mchip micro_coded_cpu instr_reg_top sys_clk" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:46.21-46.28|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.instr_reg_top.sys_clk ;
  /* hdlname = "mchip micro_coded_cpu instr_reg_top sys_reset" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:46.30-46.39|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.instr_reg_top.sys_reset ;
  /* hdlname = "mchip micro_coded_cpu ir_decode_top branch_target_id" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:184.25-193.26|d28_gvenkata_ucpu/src/decode.sv:33.19-33.35|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.ir_decode_top.branch_target_id ;
  /* hdlname = "mchip micro_coded_cpu ir_decode_top imm_id" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:184.25-193.26|d28_gvenkata_ucpu/src/decode.sv:32.19-32.25|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.ir_decode_top.imm_id ;
  /* hdlname = "mchip micro_coded_cpu ir_decode_top inst_type" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:184.25-193.26|d28_gvenkata_ucpu/src/decode.sv:34.19-34.28|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [4:0] \mchip.micro_coded_cpu.ir_decode_top.inst_type ;
  /* hdlname = "mchip micro_coded_cpu ir_decode_top instr_in" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:184.25-193.26|d28_gvenkata_ucpu/src/decode.sv:29.21-29.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [31:0] \mchip.micro_coded_cpu.ir_decode_top.instr_in ;
  /* hdlname = "mchip micro_coded_cpu ir_decode_top is_imm_active_id" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:184.25-193.26|d28_gvenkata_ucpu/src/decode.sv:30.13-30.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.ir_decode_top.is_imm_active_id ;
  /* hdlname = "mchip micro_coded_cpu ir_decode_top reg_dst_id" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:184.25-193.26|d28_gvenkata_ucpu/src/decode.sv:31.47-31.57|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [3:0] \mchip.micro_coded_cpu.ir_decode_top.reg_dst_id ;
  /* hdlname = "mchip micro_coded_cpu ir_decode_top reg_src_1_id" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:184.25-193.26|d28_gvenkata_ucpu/src/decode.sv:31.19-31.31|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [3:0] \mchip.micro_coded_cpu.ir_decode_top.reg_src_1_id ;
  /* hdlname = "mchip micro_coded_cpu ir_decode_top reg_src_2_id" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:184.25-193.26|d28_gvenkata_ucpu/src/decode.sv:31.33-31.45|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [3:0] \mchip.micro_coded_cpu.ir_decode_top.reg_src_2_id ;
  /* hdlname = "mchip micro_coded_cpu is_current_inst_nop" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:126.10-126.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.is_current_inst_nop ;
  /* hdlname = "mchip micro_coded_cpu is_current_micro_inst_nop" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:126.31-126.56|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.is_current_micro_inst_nop ;
  /* hdlname = "mchip micro_coded_cpu is_imm_active" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:293.11-293.24|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.is_imm_active ;
  /* hdlname = "mchip micro_coded_cpu is_imm_active_id" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:180.10-180.26|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.is_imm_active_id ;
  /* hdlname = "mchip micro_coded_cpu is_imm_active_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:260.10-260.26|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.is_imm_active_md ;
  /* hdlname = "mchip micro_coded_cpu load_m_pc_en" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:219.10-219.22|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.load_m_pc_en ;
  /* hdlname = "mchip micro_coded_cpu load_pc_en" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:143.10-143.20|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.load_pc_en ;
  /* hdlname = "mchip micro_coded_cpu m_inst_addr_offset" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:201.18-201.36|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [8:0] \mchip.micro_coded_cpu.m_inst_addr_offset ;
  /* hdlname = "mchip micro_coded_cpu m_inst_addr_offset_gen instr_in" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:202.21-204.6|d28_gvenkata_ucpu/src/inst_mem.sv:72.20-72.28|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [31:0] \mchip.micro_coded_cpu.m_inst_addr_offset_gen.instr_in ;
  /* hdlname = "mchip micro_coded_cpu m_inst_addr_offset_gen instr_type" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:202.21-204.6|d28_gvenkata_ucpu/src/inst_mem.sv:74.27-74.37|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [4:0] \mchip.micro_coded_cpu.m_inst_addr_offset_gen.instr_type ;
  /* hdlname = "mchip micro_coded_cpu m_inst_addr_offset_gen m_inst_addr_base" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:202.21-204.6|d28_gvenkata_ucpu/src/inst_mem.sv:73.36-73.52|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [8:0] \mchip.micro_coded_cpu.m_inst_addr_offset_gen.m_inst_addr_base ;
  /* hdlname = "mchip micro_coded_cpu m_inst_addr_offset_gen offset" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:202.21-204.6|d28_gvenkata_ucpu/src/inst_mem.sv:75.33-75.39|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [8:0] \mchip.micro_coded_cpu.m_inst_addr_offset_gen.offset ;
  /* hdlname = "mchip micro_coded_cpu m_inst_addr_stream" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:119.12-119.30|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.m_inst_addr_stream ;
  /* hdlname = "mchip micro_coded_cpu m_inst_decode_top alu_en_A_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:268.24-284.6|d28_gvenkata_ucpu/src/decode.sv:95.13-95.24|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.m_inst_decode_top.alu_en_A_md ;
  /* hdlname = "mchip micro_coded_cpu m_inst_decode_top alu_en_B_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:268.24-284.6|d28_gvenkata_ucpu/src/decode.sv:95.26-95.37|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.m_inst_decode_top.alu_en_B_md ;
  /* hdlname = "mchip micro_coded_cpu m_inst_decode_top alu_op_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:268.24-284.6|d28_gvenkata_ucpu/src/decode.sv:96.29-96.38|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [2:0] \mchip.micro_coded_cpu.m_inst_decode_top.alu_op_md ;
  /* hdlname = "mchip micro_coded_cpu m_inst_decode_top imm_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:268.24-284.6|d28_gvenkata_ucpu/src/decode.sv:90.21-90.27|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.m_inst_decode_top.imm_md ;
  /* hdlname = "mchip micro_coded_cpu m_inst_decode_top is_imm_active_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:268.24-284.6|d28_gvenkata_ucpu/src/decode.sv:97.13-97.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.m_inst_decode_top.is_imm_active_md ;
  /* hdlname = "mchip micro_coded_cpu m_inst_decode_top m_args" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:268.24-284.6|d28_gvenkata_ucpu/src/decode.sv:105.19-105.25|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [9:0] \mchip.micro_coded_cpu.m_inst_decode_top.m_args ;
  /* hdlname = "mchip micro_coded_cpu m_inst_decode_top mbranch_target_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:268.24-284.6|d28_gvenkata_ucpu/src/decode.sv:92.21-92.38|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.m_inst_decode_top.mbranch_target_md ;
  /* hdlname = "mchip micro_coded_cpu m_inst_decode_top minstr_in" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:268.24-284.6|d28_gvenkata_ucpu/src/decode.sv:82.22-82.31|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [43:0] \mchip.micro_coded_cpu.m_inst_decode_top.minstr_in ;
  /* hdlname = "mchip micro_coded_cpu m_inst_decode_top minstr_type" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:268.24-284.6|d28_gvenkata_ucpu/src/decode.sv:86.20-86.31|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [2:0] \mchip.micro_coded_cpu.m_inst_decode_top.minstr_type ;
  /* hdlname = "mchip micro_coded_cpu m_inst_decode_top reg_dst_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:268.24-284.6|d28_gvenkata_ucpu/src/decode.sv:88.35-88.45|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [4:0] \mchip.micro_coded_cpu.m_inst_decode_top.reg_dst_md ;
  /* hdlname = "mchip micro_coded_cpu m_inst_decode_top reg_file_en_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:268.24-284.6|d28_gvenkata_ucpu/src/decode.sv:98.13-98.27|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.m_inst_decode_top.reg_file_en_md ;
  /* hdlname = "mchip micro_coded_cpu m_inst_decode_top reg_file_rw_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:268.24-284.6|d28_gvenkata_ucpu/src/decode.sv:98.29-98.43|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.m_inst_decode_top.reg_file_rw_md ;
  /* hdlname = "mchip micro_coded_cpu m_inst_decode_top reg_src_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:268.24-284.6|d28_gvenkata_ucpu/src/decode.sv:88.23-88.33|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [4:0] \mchip.micro_coded_cpu.m_inst_decode_top.reg_src_md ;
  /* hdlname = "mchip micro_coded_cpu m_inst_to_bit current_bit_index" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:228.27-232.26|d28_gvenkata_ucpu/src/inst_mem.sv:135.41-135.58|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg [3:0] \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index ;
  /* hdlname = "mchip micro_coded_cpu m_inst_to_bit m_inst_addr" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:228.27-232.26|d28_gvenkata_ucpu/src/inst_mem.sv:132.35-132.46|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [8:0] \mchip.micro_coded_cpu.m_inst_to_bit.m_inst_addr ;
  /* hdlname = "mchip micro_coded_cpu m_inst_to_bit m_inst_addr_stream" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:228.27-232.26|d28_gvenkata_ucpu/src/inst_mem.sv:133.12-133.30|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.m_inst_to_bit.m_inst_addr_stream ;
  /* hdlname = "mchip micro_coded_cpu m_inst_to_bit sys_clk" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:228.27-232.26|d28_gvenkata_ucpu/src/inst_mem.sv:130.11-130.18|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.m_inst_to_bit.sys_clk ;
  /* hdlname = "mchip micro_coded_cpu m_inst_to_bit sys_reset" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:228.27-232.26|d28_gvenkata_ucpu/src/inst_mem.sv:130.20-130.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.m_inst_to_bit.sys_reset ;
  /* hdlname = "mchip micro_coded_cpu m_instr_in" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:115.11-115.21|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.m_instr_in ;
  /* hdlname = "mchip micro_coded_cpu m_instr_reg" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:238.19-238.30|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [43:0] \mchip.micro_coded_cpu.m_instr_reg ;
  /* hdlname = "mchip micro_coded_cpu m_instr_reg_en" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:239.10-239.24|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.m_instr_reg_en ;
  /* hdlname = "mchip micro_coded_cpu m_instr_reg_top enable" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:165.42-165.48|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.m_instr_reg_top.enable ;
  /* hdlname = "mchip micro_coded_cpu m_instr_reg_top m_instr_reg" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:166.25-166.36|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg [43:0] \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg ;
  /* hdlname = "mchip micro_coded_cpu m_instr_reg_top minstr_in" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:165.11-165.20|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.m_instr_reg_top.minstr_in ;
  /* hdlname = "mchip micro_coded_cpu m_instr_reg_top sys_clk" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:165.22-165.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.m_instr_reg_top.sys_clk ;
  /* hdlname = "mchip micro_coded_cpu m_instr_reg_top sys_reset" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:165.31-165.40|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.m_instr_reg_top.sys_reset ;
  /* hdlname = "mchip micro_coded_cpu m_pc" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:220.19-220.23|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.m_pc ;
  /* hdlname = "mchip micro_coded_cpu m_pc_top load_m_pc_en" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:223.14-224.48|d28_gvenkata_ucpu/src/inst_mem.sv:189.11-189.23|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.m_pc_top.load_m_pc_en ;
  /* hdlname = "mchip micro_coded_cpu m_pc_top m_pc" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:223.14-224.48|d28_gvenkata_ucpu/src/inst_mem.sv:191.25-191.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg [7:0] \mchip.micro_coded_cpu.m_pc_top.m_pc ;
  /* hdlname = "mchip micro_coded_cpu m_pc_top next_m_pc" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:223.14-224.48|d28_gvenkata_ucpu/src/inst_mem.sv:190.20-190.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.m_pc_top.next_m_pc ;
  /* hdlname = "mchip micro_coded_cpu m_pc_top sys_clk" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:223.14-224.48|d28_gvenkata_ucpu/src/inst_mem.sv:188.11-188.18|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.m_pc_top.sys_clk ;
  /* hdlname = "mchip micro_coded_cpu m_pc_top sys_reset" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:223.14-224.48|d28_gvenkata_ucpu/src/inst_mem.sv:188.20-188.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.m_pc_top.sys_reset ;
  /* hdlname = "mchip micro_coded_cpu mbranch_target" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:207.18-207.32|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.mbranch_target ;
  /* hdlname = "mchip micro_coded_cpu mbranch_target_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:255.18-255.35|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.mbranch_target_md ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top alu_en_A" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:109.16-109.24|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg \mchip.micro_coded_cpu.mdecode_reg_top.alu_en_A ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top alu_en_A_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:95.12-95.23|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.mdecode_reg_top.alu_en_A_md ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top alu_en_B" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:109.26-109.34|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg \mchip.micro_coded_cpu.mdecode_reg_top.alu_en_B ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top alu_en_B_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:95.25-95.36|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.mdecode_reg_top.alu_en_B_md ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top alu_op" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:110.32-110.38|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg [2:0] \mchip.micro_coded_cpu.mdecode_reg_top.alu_op ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top alu_op_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:96.28-96.37|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [2:0] \mchip.micro_coded_cpu.mdecode_reg_top.alu_op_md ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top imm" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:102.24-102.27|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg [7:0] \mchip.micro_coded_cpu.mdecode_reg_top.imm ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top imm_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:91.20-91.26|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.mdecode_reg_top.imm_md ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top is_imm_active" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:106.16-106.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg \mchip.micro_coded_cpu.mdecode_reg_top.is_imm_active ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top is_imm_active_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:94.12-94.28|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.mdecode_reg_top.is_imm_active_md ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top mbranch_target" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:103.24-103.38|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg [7:0] \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top mbranch_target_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:92.20-92.37|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target_md ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top reg_dst" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:101.35-101.42|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg [4:0] \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top reg_dst_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:90.34-90.44|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [4:0] \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst_md ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top reg_file_en" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:111.16-111.27|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg \mchip.micro_coded_cpu.mdecode_reg_top.reg_file_en ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top reg_file_en_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:97.12-97.26|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.mdecode_reg_top.reg_file_en_md ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top reg_file_rw" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:111.29-111.40|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg \mchip.micro_coded_cpu.mdecode_reg_top.reg_file_rw ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top reg_file_rw_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:97.28-97.42|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.mdecode_reg_top.reg_file_rw_md ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top reg_src" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:101.26-101.33|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg [4:0] \mchip.micro_coded_cpu.mdecode_reg_top.reg_src ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top reg_src_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:90.22-90.32|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [4:0] \mchip.micro_coded_cpu.mdecode_reg_top.reg_src_md ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top sys_clk" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:89.12-89.19|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.mdecode_reg_top.sys_clk ;
  /* hdlname = "mchip micro_coded_cpu mdecode_reg_top sys_reset" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:89.21-89.30|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.mdecode_reg_top.sys_reset ;
  /* hdlname = "mchip micro_coded_cpu minstr_type" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:266.18-266.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [2:0] \mchip.micro_coded_cpu.minstr_type ;
  /* hdlname = "mchip micro_coded_cpu mpc_offset" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:225.18-225.28|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [8:0] \mchip.micro_coded_cpu.mpc_offset ;
  /* hdlname = "mchip micro_coded_cpu next_m_pc" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:220.25-220.34|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.next_m_pc ;
  /* hdlname = "mchip micro_coded_cpu pc" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:144.18-144.20|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.pc ;
  /* hdlname = "mchip micro_coded_cpu pc_top load_pc_en" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:146.12-149.21|d28_gvenkata_ucpu/src/inst_mem.sv:213.11-213.21|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.pc_top.load_pc_en ;
  /* hdlname = "mchip micro_coded_cpu pc_top pc" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:146.12-149.21|d28_gvenkata_ucpu/src/inst_mem.sv:215.24-215.26|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.pc_top.pc ;
  /* hdlname = "mchip micro_coded_cpu pc_top sys_clk" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:146.12-149.21|d28_gvenkata_ucpu/src/inst_mem.sv:212.11-212.18|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.pc_top.sys_clk ;
  /* hdlname = "mchip micro_coded_cpu pc_top sys_reset" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:146.12-149.21|d28_gvenkata_ucpu/src/inst_mem.sv:212.20-212.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.pc_top.sys_reset ;
  /* hdlname = "mchip micro_coded_cpu reg_dst" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:288.20-288.27|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [4:0] \mchip.micro_coded_cpu.reg_dst ;
  /* hdlname = "mchip micro_coded_cpu reg_dst_id" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:181.44-181.54|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [3:0] \mchip.micro_coded_cpu.reg_dst_id ;
  /* hdlname = "mchip micro_coded_cpu reg_dst_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:251.32-251.42|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [4:0] \mchip.micro_coded_cpu.reg_dst_md ;
  /* hdlname = "mchip micro_coded_cpu reg_file_en" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:298.10-298.21|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.reg_file_en ;
  /* hdlname = "mchip micro_coded_cpu reg_file_en_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:261.10-261.24|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.reg_file_en_md ;
  reg [7:0] \mchip.micro_coded_cpu.reg_file_interface.mreg_file[0] ;
  reg [7:0] \mchip.micro_coded_cpu.reg_file_interface.mreg_file[1] ;
  reg [7:0] \mchip.micro_coded_cpu.reg_file_interface.mreg_file[2] ;
  reg [7:0] \mchip.micro_coded_cpu.reg_file_interface.mreg_file[3] ;
  /* hdlname = "mchip micro_coded_cpu reg_file_interface reg_dst" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:160.17-160.24|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [3:0] \mchip.micro_coded_cpu.reg_file_interface.reg_dst ;
  /* hdlname = "mchip micro_coded_cpu reg_file_interface reg_file_en" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:156.11-156.22|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.reg_file_interface.reg_file_en ;
  /* hdlname = "mchip micro_coded_cpu reg_file_interface reg_file_rw" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:158.11-158.22|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.reg_file_interface.reg_file_rw ;
  /* hdlname = "mchip micro_coded_cpu reg_file_interface reg_rd_data" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:168.20-168.31|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data ;
  /* hdlname = "mchip micro_coded_cpu reg_file_interface reg_rd_data_out" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:178.17-178.32|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg [7:0] \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out ;
  /* hdlname = "mchip micro_coded_cpu reg_file_interface reg_sel_in" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:172.18-172.28|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg [1:0] \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in ;
  /* hdlname = "mchip micro_coded_cpu reg_file_interface reg_wr_data_in" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:175.17-175.31|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  reg [7:0] \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in ;
  /* hdlname = "mchip micro_coded_cpu reg_file_interface shared_write_bus" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:162.19-162.35|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.reg_file_interface.shared_write_bus ;
  /* hdlname = "mchip micro_coded_cpu reg_file_interface sys_clk" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:150.11-150.18|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.reg_file_interface.sys_clk ;
  /* hdlname = "mchip micro_coded_cpu reg_file_interface sys_reset" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:152.11-152.20|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.reg_file_interface.sys_reset ;
  /* hdlname = "mchip micro_coded_cpu reg_file_rw" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:298.23-298.34|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.reg_file_rw ;
  /* hdlname = "mchip micro_coded_cpu reg_file_rw_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:261.26-261.40|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.reg_file_rw_md ;
  /* hdlname = "mchip micro_coded_cpu reg_rd_data" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:373.18-373.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.reg_rd_data ;
  /* hdlname = "mchip micro_coded_cpu reg_src" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:288.29-288.36|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [4:0] \mchip.micro_coded_cpu.reg_src ;
  /* hdlname = "mchip micro_coded_cpu reg_src_1_id" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:181.16-181.28|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [3:0] \mchip.micro_coded_cpu.reg_src_1_id ;
  /* hdlname = "mchip micro_coded_cpu reg_src_2_id" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:181.30-181.42|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [3:0] \mchip.micro_coded_cpu.reg_src_2_id ;
  /* hdlname = "mchip micro_coded_cpu reg_src_dst_cmp_branch A" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:334.21-344.6|d28_gvenkata_ucpu/src/shared_bus.sv:17.23-17.24|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.reg_src_dst_cmp_branch.A ;
  /* hdlname = "mchip micro_coded_cpu reg_src_dst_cmp_branch B" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:334.21-344.6|d28_gvenkata_ucpu/src/shared_bus.sv:17.26-17.27|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.reg_src_dst_cmp_branch.B ;
  /* hdlname = "mchip micro_coded_cpu reg_src_dst_cmp_branch alu_result" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:334.21-344.6|d28_gvenkata_ucpu/src/shared_bus.sv:19.23-19.33|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.reg_src_dst_cmp_branch.alu_result ;
  /* hdlname = "mchip micro_coded_cpu reg_src_dst_cmp_branch cc_equal" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:334.21-344.6|d28_gvenkata_ucpu/src/shared_bus.sv:18.27-18.35|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.reg_src_dst_cmp_branch.cc_equal ;
  /* hdlname = "mchip micro_coded_cpu reg_src_dst_cmp_branch cc_greater" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:334.21-344.6|d28_gvenkata_ucpu/src/shared_bus.sv:18.15-18.25|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.reg_src_dst_cmp_branch.cc_greater ;
  /* hdlname = "mchip micro_coded_cpu reg_src_dst_cmp_branch imm" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:334.21-344.6|d28_gvenkata_ucpu/src/shared_bus.sv:16.23-16.26|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.reg_src_dst_cmp_branch.imm ;
  /* hdlname = "mchip micro_coded_cpu reg_src_dst_cmp_branch is_imm_active" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:334.21-344.6|d28_gvenkata_ucpu/src/shared_bus.sv:20.15-20.28|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.reg_src_dst_cmp_branch.is_imm_active ;
  /* hdlname = "mchip micro_coded_cpu reg_src_dst_cmp_branch reg_dst" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:334.21-344.6|d28_gvenkata_ucpu/src/shared_bus.sv:15.23-15.30|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [4:0] \mchip.micro_coded_cpu.reg_src_dst_cmp_branch.reg_dst ;
  /* hdlname = "mchip micro_coded_cpu reg_src_md" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:251.20-251.30|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [4:0] \mchip.micro_coded_cpu.reg_src_md ;
  /* hdlname = "mchip micro_coded_cpu shared_mcpu_bus alu_result" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:389.15-418.6|d28_gvenkata_ucpu/src/shared_bus.sv:87.19-87.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.shared_mcpu_bus.alu_result ;
  /* hdlname = "mchip micro_coded_cpu shared_mcpu_bus cc_equal" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:389.15-418.6|d28_gvenkata_ucpu/src/shared_bus.sv:97.23-97.31|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.shared_mcpu_bus.cc_equal ;
  /* hdlname = "mchip micro_coded_cpu shared_mcpu_bus cc_greater" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:389.15-418.6|d28_gvenkata_ucpu/src/shared_bus.sv:97.11-97.21|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.shared_mcpu_bus.cc_greater ;
  /* hdlname = "mchip micro_coded_cpu shared_mcpu_bus imm" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:389.15-418.6|d28_gvenkata_ucpu/src/shared_bus.sv:101.19-101.22|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.shared_mcpu_bus.imm ;
  /* hdlname = "mchip micro_coded_cpu shared_mcpu_bus m_pc" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:389.15-418.6|d28_gvenkata_ucpu/src/shared_bus.sv:100.20-100.24|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.shared_mcpu_bus.m_pc ;
  /* hdlname = "mchip micro_coded_cpu shared_mcpu_bus mbranch_target" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:389.15-418.6|d28_gvenkata_ucpu/src/shared_bus.sv:102.35-102.49|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.shared_mcpu_bus.mbranch_target ;
  /* hdlname = "mchip micro_coded_cpu shared_mcpu_bus minstr_type" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:389.15-418.6|d28_gvenkata_ucpu/src/shared_bus.sv:88.34-88.45|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [2:0] \mchip.micro_coded_cpu.shared_mcpu_bus.minstr_type ;
  /* hdlname = "mchip micro_coded_cpu shared_mcpu_bus reg_dst" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:389.15-418.6|d28_gvenkata_ucpu/src/shared_bus.sv:85.28-85.35|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [4:0] \mchip.micro_coded_cpu.shared_mcpu_bus.reg_dst ;
  /* hdlname = "mchip micro_coded_cpu shared_mcpu_bus reg_rd_data" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:389.15-418.6|d28_gvenkata_ucpu/src/shared_bus.sv:89.19-89.30|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.shared_mcpu_bus.reg_rd_data ;
  /* hdlname = "mchip micro_coded_cpu shared_mcpu_bus reg_src" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:389.15-418.6|d28_gvenkata_ucpu/src/shared_bus.sv:85.19-85.26|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [4:0] \mchip.micro_coded_cpu.shared_mcpu_bus.reg_src ;
  /* hdlname = "mchip micro_coded_cpu shared_mcpu_bus rs1" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:389.15-418.6|d28_gvenkata_ucpu/src/shared_bus.sv:86.27-86.30|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [1:0] \mchip.micro_coded_cpu.shared_mcpu_bus.rs1 ;
  /* hdlname = "mchip micro_coded_cpu shared_mcpu_bus rs2" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:389.15-418.6|d28_gvenkata_ucpu/src/shared_bus.sv:86.32-86.35|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [1:0] \mchip.micro_coded_cpu.shared_mcpu_bus.rs2 ;
  /* hdlname = "mchip micro_coded_cpu shared_mcpu_bus write_bus_out" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:389.15-418.6|d28_gvenkata_ucpu/src/shared_bus.sv:118.24-118.37|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.shared_mcpu_bus.write_bus_out ;
  /* hdlname = "mchip micro_coded_cpu shared_write_bus" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:286.16-286.32|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire [7:0] \mchip.micro_coded_cpu.shared_write_bus ;
  /* hdlname = "mchip micro_coded_cpu sys_clk" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:111.11-111.18|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.sys_clk ;
  /* hdlname = "mchip micro_coded_cpu sys_reset" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:111.20-111.29|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  wire \mchip.micro_coded_cpu.sys_reset ;
  /* hdlname = "mchip reset" */
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/chip.sv:7.17-7.22" */
  wire \mchip.reset ;
  assign _0725_[0] = ~\mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [0];
  assign _0035_ = \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [0] & \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [1];
  assign _0036_ = \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [2] | ~(\mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [3]);
  assign _0037_ = _0035_ & ~(_0036_);
  assign _0038_ = \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [4] | ~(\mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [5]);
  assign _0039_ = _0037_ & ~(_0038_);
  assign _0040_ = _0039_ | io_in[13];
  assign _0041_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1] & ~(_0040_);
  assign _0042_ = ~io_in[13];
  assign _0043_ = \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [0] | \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [1];
  assign _0044_ = ~(_0043_ | _0036_);
  assign _0045_ = ~(\mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [5] | \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [4]);
  assign _0046_ = ~_0045_;
  assign _0047_ = _0044_ & ~(_0046_);
  assign _0048_ = ~(_0047_ & _0042_);
  assign _0049_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [6] & ~(_0048_);
  assign _0007_ = _0049_ | _0041_;
  assign _0050_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [2] | \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4];
  assign _0051_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [0] | \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1];
  assign _0052_ = _0051_ | _0050_;
  assign _0010_ = _0052_ | \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [6];
  assign _0053_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [7] & ~(\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [0]);
  assign _0054_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [5] | \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1];
  assign _0055_ = _0053_ & ~(_0054_);
  assign _0056_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [3] | \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [6];
  assign _0057_ = _0056_ | _0050_;
  assign _0014_ = _0055_ & ~(_0057_);
  assign _0015_ = io_in[13] | ~(\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [6]);
  assign _0058_ = ~\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [3];
  assign _0059_ = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [25] | ~(\mchip.micro_coded_cpu.instr_reg_top.instr_reg [24]);
  assign _0060_ = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [23] | ~(\mchip.micro_coded_cpu.instr_reg_top.instr_reg [22]);
  assign _0061_ = _0060_ | _0059_;
  assign _0062_ = _0061_ | _0058_;
  assign _0013_ = \mchip.micro_coded_cpu.mdecode_reg_top.reg_file_en  & ~(_0062_);
  assign _0063_ = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [22] | ~(\mchip.micro_coded_cpu.instr_reg_top.instr_reg [23]);
  assign _0064_ = _0063_ | _0059_;
  assign _0065_ = _0064_ | _0058_;
  assign _0012_ = \mchip.micro_coded_cpu.mdecode_reg_top.reg_file_en  & ~(_0065_);
  assign _0066_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [7] & ~(\mchip.micro_coded_cpu.mdecode_reg_top.reg_file_rw );
  assign _0067_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [3] | ~(\mchip.micro_coded_cpu.mdecode_reg_top.reg_file_en );
  assign _0011_ = _0066_ & ~(_0067_);
  assign _0068_ = \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [0] & \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [1];
  assign _0069_ = ~(\mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [2] & \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [3]);
  assign _0070_ = _0068_ & ~(_0069_);
  assign _0071_ = _0070_ & \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [4];
  assign _0072_ = _0071_ | io_in[13];
  assign _0073_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [7] & ~(_0072_);
  assign _0074_ = _0047_ | io_in[13];
  assign _0075_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [6] & ~(_0074_);
  assign _0076_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [2] & ~(io_in[13]);
  assign _0077_ = _0076_ | _0075_;
  assign _0009_ = _0077_ | _0073_;
  assign _0078_ = \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [2] & ~(\mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [3]);
  assign _0079_ = ~(_0078_ & _0035_);
  assign _0080_ = _0079_ | _0046_;
  assign _0081_ = ~(_0080_ & _0042_);
  assign _0082_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [0] & ~(_0081_);
  assign _0006_ = _0082_ | io_in[13];
  assign _0083_ = ~(_0071_ & _0042_);
  assign _0084_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [7] & ~(_0083_);
  assign _0085_ = ~(\mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [3] & \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [2]);
  assign _0086_ = _0035_ & ~(_0085_);
  assign _0087_ = \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [5] | ~(\mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [4]);
  assign _0088_ = _0086_ & ~(_0087_);
  assign _0089_ = _0088_ | io_in[13];
  assign _0090_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4] & ~(_0089_);
  assign _0091_ = _0080_ | io_in[13];
  assign _0092_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [0] & ~(_0091_);
  assign _0093_ = _0092_ | _0090_;
  assign _0008_ = _0093_ | _0084_;
  assign _0094_ = ~(\mchip.micro_coded_cpu.mdecode_reg_top.alu_en_A  | \mchip.micro_coded_cpu.mdecode_reg_top.alu_en_B );
  assign _0018_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [7] & ~(_0094_);
  assign _0017_ = \mchip.micro_coded_cpu.mdecode_reg_top.alu_en_B  & \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [3];
  assign _0016_ = \mchip.micro_coded_cpu.mdecode_reg_top.alu_en_A  & \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [3];
  assign _0095_ = ~\mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [43];
  assign _0096_ = ~(\mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [41] & \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [42]);
  assign _0097_ = _0095_ & ~(_0096_);
  assign _0098_ = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [41] | ~(\mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [42]);
  assign _0099_ = _0095_ & ~(_0098_);
  assign _0100_ = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [42] | ~(\mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [41]);
  assign _0101_ = _0095_ & ~(_0100_);
  assign _0102_ = _0101_ | _0099_;
  assign \mchip.micro_coded_cpu.mdecode_reg_top.is_imm_active_md  = _0102_ | _0097_;
  assign _0103_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4] ? \mchip.micro_coded_cpu.instr_reg_top.instr_reg [28] : \mchip.micro_coded_cpu.instr_reg_top.instr_reg [29];
  assign _0104_ = _0103_ & ~(io_in[13]);
  assign _0105_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4] ? \mchip.micro_coded_cpu.instr_reg_top.instr_reg [26] : \mchip.micro_coded_cpu.instr_reg_top.instr_reg [27];
  assign _0106_ = _0105_ & ~(io_in[13]);
  assign _0107_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4] ? \mchip.micro_coded_cpu.instr_reg_top.instr_reg [27] : \mchip.micro_coded_cpu.instr_reg_top.instr_reg [28];
  assign _0108_ = _0107_ & ~(io_in[13]);
  assign _0109_ = _0106_ & ~(_0108_);
  assign _0110_ = _0109_ & ~(_0104_);
  assign _0111_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4] ? \mchip.micro_coded_cpu.instr_reg_top.instr_reg [29] : \mchip.micro_coded_cpu.instr_reg_top.instr_reg [30];
  assign _0112_ = _0111_ & ~(io_in[13]);
  assign _0113_ = _0110_ & ~(_0112_);
  assign _0114_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4] ? \mchip.micro_coded_cpu.instr_reg_top.instr_reg [30] : \mchip.micro_coded_cpu.instr_reg_top.instr_reg [31];
  assign _0115_ = _0114_ & ~(io_in[13]);
  assign _0116_ = ~_0112_;
  assign _0117_ = ~_0104_;
  assign _0118_ = _0108_ & _0106_;
  assign _0119_ = _0104_ ? _0118_ : _0109_;
  assign _0120_ = ~_0106_;
  assign _0121_ = _0106_ | ~(_0108_);
  assign _0122_ = _0104_ ? _0121_ : _0120_;
  assign _0123_ = _0112_ ? _0122_ : _0119_;
  assign _0000_[0] = _0115_ ? _0113_ : _0123_;
  assign _0124_ = _0108_ | _0104_;
  assign _0125_ = _0116_ & ~(_0124_);
  assign _0126_ = _0108_ & _0104_;
  assign _0127_ = _0106_ ? _0108_ : _0104_;
  assign _0128_ = _0112_ ? _0127_ : _0126_;
  assign _0000_[1] = _0115_ ? _0125_ : _0128_;
  assign _0129_ = _0121_ | _0104_;
  assign _0130_ = _0116_ & ~(_0129_);
  assign _0131_ = ~(_0108_ | _0106_);
  assign _0132_ = _0131_ & ~(_0104_);
  assign _0133_ = _0112_ & ~(_0132_);
  assign _0000_[2] = _0115_ ? _0130_ : _0133_;
  assign _0134_ = _0118_ | _0104_;
  assign _0135_ = _0116_ & ~(_0134_);
  assign _0136_ = _0109_ & ~(_0117_);
  assign _0137_ = _0131_ ^ _0104_;
  assign _0138_ = _0112_ ? _0137_ : _0136_;
  assign _0000_[3] = _0115_ ? _0135_ : _0138_;
  assign _0139_ = ~\mchip.micro_coded_cpu.m_pc_top.m_pc [0];
  assign _0140_ = ~(\mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [0] & \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [1]);
  assign _0141_ = \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [2] | \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [3];
  assign _0142_ = _0141_ | _0140_;
  assign _0143_ = _0142_ | \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [4];
  assign _0144_ = ~\mchip.micro_coded_cpu.alu_top.A_reg [0];
  assign _0145_ = \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [0] | ~(\mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [1]);
  assign _0146_ = _0145_ | _0141_;
  assign _0147_ = _0146_ | \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [4];
  assign _0148_ = ~\mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [4];
  assign _0149_ = \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [2] | ~(\mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [3]);
  assign _0150_ = \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [0] | \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [1];
  assign _0151_ = _0150_ | _0149_;
  assign _0152_ = _0148_ & ~(_0151_);
  assign _0153_ = _0152_ & \mchip.micro_coded_cpu.mdecode_reg_top.is_imm_active ;
  assign _0154_ = _0147_ ? _0153_ : \mchip.micro_coded_cpu.alu_top.alu_result [0];
  assign _0155_ = \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [1] | ~(\mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [0]);
  assign _0156_ = _0155_ | _0141_;
  assign _0157_ = _0148_ & ~(_0156_);
  assign _0158_ = _0157_ | ~(_0154_);
  assign _0159_ = _0150_ | _0141_;
  assign _0160_ = _0148_ & ~(_0159_);
  assign _0161_ = _0160_ ? _0144_ : _0158_;
  assign _0162_ = \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [3] | ~(\mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [2]);
  assign _0163_ = _0162_ | _0150_;
  assign _0164_ = _0148_ & ~(_0163_);
  assign _0165_ = _0164_ | _0161_;
  assign _0166_ = _0143_ & ~(_0165_);
  assign _0167_ = ~(_0166_ ^ \mchip.micro_coded_cpu.mdecode_reg_top.imm [0]);
  assign _0168_ = ~\mchip.micro_coded_cpu.alu_top.A_reg [1];
  assign _0169_ = _0147_ | ~(\mchip.micro_coded_cpu.alu_top.alu_result [1]);
  assign _0170_ = _0169_ | _0157_;
  assign _0171_ = _0160_ ? _0168_ : _0170_;
  assign _0172_ = _0171_ | _0164_;
  assign _0173_ = _0143_ & ~(_0172_);
  assign _0174_ = _0173_ ^ \mchip.micro_coded_cpu.mdecode_reg_top.imm [1];
  assign _0175_ = _0167_ & ~(_0174_);
  assign _0176_ = ~\mchip.micro_coded_cpu.alu_top.A_reg [3];
  assign _0177_ = ~\mchip.micro_coded_cpu.alu_top.alu_result [3];
  assign _0178_ = _0147_ | _0177_;
  assign _0179_ = _0178_ | _0157_;
  assign _0180_ = _0160_ ? _0176_ : _0179_;
  assign _0181_ = _0180_ | _0164_;
  assign _0182_ = _0143_ & ~(_0181_);
  assign _0183_ = _0182_ ^ \mchip.micro_coded_cpu.mdecode_reg_top.imm [3];
  assign _0184_ = ~\mchip.micro_coded_cpu.alu_top.A_reg [2];
  assign _0185_ = ~\mchip.micro_coded_cpu.alu_top.alu_result [2];
  assign _0186_ = _0147_ | _0185_;
  assign _0187_ = _0186_ | _0157_;
  assign _0188_ = _0160_ ? _0184_ : _0187_;
  assign _0189_ = _0188_ | _0164_;
  assign _0190_ = _0143_ & ~(_0189_);
  assign _0191_ = _0190_ ^ \mchip.micro_coded_cpu.mdecode_reg_top.imm [2];
  assign _0192_ = _0191_ | _0183_;
  assign _0193_ = _0175_ & ~(_0192_);
  assign _0194_ = ~\mchip.micro_coded_cpu.alu_top.A_reg [7];
  assign _0195_ = ~\mchip.micro_coded_cpu.alu_top.alu_result [7];
  assign _0196_ = _0147_ | _0195_;
  assign _0197_ = _0196_ | _0157_;
  assign _0198_ = _0160_ ? _0194_ : _0197_;
  assign _0199_ = _0198_ | _0164_;
  assign _0200_ = _0143_ & ~(_0199_);
  assign _0201_ = _0200_ ^ \mchip.micro_coded_cpu.mdecode_reg_top.imm [7];
  assign _0202_ = ~\mchip.micro_coded_cpu.alu_top.A_reg [6];
  assign _0203_ = ~\mchip.micro_coded_cpu.alu_top.alu_result [6];
  assign _0204_ = _0147_ | _0203_;
  assign _0205_ = _0204_ | _0157_;
  assign _0206_ = _0160_ ? _0202_ : _0205_;
  assign _0207_ = _0206_ | _0164_;
  assign _0208_ = _0143_ & ~(_0207_);
  assign _0209_ = _0208_ ^ \mchip.micro_coded_cpu.mdecode_reg_top.imm [6];
  assign _0210_ = _0209_ | _0201_;
  assign _0211_ = ~\mchip.micro_coded_cpu.alu_top.A_reg [5];
  assign _0212_ = ~\mchip.micro_coded_cpu.alu_top.alu_result [5];
  assign _0213_ = _0147_ | _0212_;
  assign _0214_ = _0213_ | _0157_;
  assign _0215_ = _0160_ ? _0211_ : _0214_;
  assign _0216_ = _0215_ | _0164_;
  assign _0217_ = _0143_ & ~(_0216_);
  assign _0218_ = _0217_ ^ \mchip.micro_coded_cpu.mdecode_reg_top.imm [5];
  assign _0219_ = ~\mchip.micro_coded_cpu.alu_top.A_reg [4];
  assign _0220_ = ~\mchip.micro_coded_cpu.alu_top.alu_result [4];
  assign _0221_ = _0147_ | _0220_;
  assign _0222_ = _0221_ | _0157_;
  assign _0223_ = _0160_ ? _0219_ : _0222_;
  assign _0224_ = _0223_ | _0164_;
  assign _0225_ = _0143_ & ~(_0224_);
  assign _0226_ = _0225_ ^ \mchip.micro_coded_cpu.mdecode_reg_top.imm [4];
  assign _0227_ = _0226_ | _0218_;
  assign _0228_ = _0227_ | _0210_;
  assign _0229_ = _0228_ | ~(_0193_);
  assign _0230_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [3] & ~(_0229_);
  assign _0231_ = _0230_ ? \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [0] : _0139_;
  assign \mchip.micro_coded_cpu.m_pc_top.next_m_pc [0] = _0231_ & ~(\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [2]);
  assign _0232_ = \mchip.micro_coded_cpu.m_pc_top.m_pc [1] ^ \mchip.micro_coded_cpu.m_pc_top.m_pc [0];
  assign _0233_ = _0230_ ? \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [1] : _0232_;
  assign \mchip.micro_coded_cpu.m_pc_top.next_m_pc [1] = _0233_ & ~(\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [2]);
  assign _0234_ = ~\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [2];
  assign _0235_ = ~\mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [2];
  assign _0236_ = ~\mchip.micro_coded_cpu.m_pc_top.m_pc [2];
  assign _0237_ = \mchip.micro_coded_cpu.m_pc_top.m_pc [1] & \mchip.micro_coded_cpu.m_pc_top.m_pc [0];
  assign _0238_ = _0237_ ^ _0236_;
  assign _0239_ = _0230_ ? _0235_ : _0238_;
  assign \mchip.micro_coded_cpu.m_pc_top.next_m_pc [2] = _0234_ & ~(_0239_);
  assign _0240_ = ~\mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [3];
  assign _0241_ = ~\mchip.micro_coded_cpu.m_pc_top.m_pc [3];
  assign _0242_ = _0237_ & ~(_0236_);
  assign _0243_ = _0242_ ^ _0241_;
  assign _0244_ = _0230_ ? _0240_ : _0243_;
  assign \mchip.micro_coded_cpu.m_pc_top.next_m_pc [3] = _0234_ & ~(_0244_);
  assign _0245_ = ~\mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [4];
  assign _0246_ = ~\mchip.micro_coded_cpu.m_pc_top.m_pc [4];
  assign _0247_ = ~(\mchip.micro_coded_cpu.m_pc_top.m_pc [3] & \mchip.micro_coded_cpu.m_pc_top.m_pc [2]);
  assign _0248_ = _0237_ & ~(_0247_);
  assign _0249_ = _0248_ ^ _0246_;
  assign _0250_ = _0230_ ? _0245_ : _0249_;
  assign \mchip.micro_coded_cpu.m_pc_top.next_m_pc [4] = _0234_ & ~(_0250_);
  assign _0251_ = ~\mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [5];
  assign _0252_ = ~\mchip.micro_coded_cpu.m_pc_top.m_pc [5];
  assign _0253_ = _0248_ & ~(_0246_);
  assign _0254_ = _0253_ ^ _0252_;
  assign _0255_ = _0230_ ? _0251_ : _0254_;
  assign \mchip.micro_coded_cpu.m_pc_top.next_m_pc [5] = _0234_ & ~(_0255_);
  assign _0256_ = ~\mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [6];
  assign _0257_ = ~\mchip.micro_coded_cpu.m_pc_top.m_pc [6];
  assign _0258_ = ~(\mchip.micro_coded_cpu.m_pc_top.m_pc [5] & \mchip.micro_coded_cpu.m_pc_top.m_pc [4]);
  assign _0259_ = _0248_ & ~(_0258_);
  assign _0260_ = _0259_ ^ _0257_;
  assign _0261_ = _0230_ ? _0256_ : _0260_;
  assign \mchip.micro_coded_cpu.m_pc_top.next_m_pc [6] = _0234_ & ~(_0261_);
  assign _0262_ = ~\mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [7];
  assign _0263_ = ~\mchip.micro_coded_cpu.m_pc_top.m_pc [7];
  assign _0264_ = _0259_ & ~(_0257_);
  assign _0265_ = _0264_ ^ _0263_;
  assign _0266_ = _0230_ ? _0262_ : _0265_;
  assign \mchip.micro_coded_cpu.m_pc_top.next_m_pc [7] = _0234_ & ~(_0266_);
  assign _0267_ = ~\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [6];
  assign _0268_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [6] ? _0047_ : _0039_;
  assign _0269_ = _0268_ | \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [0];
  assign _0270_ = _0234_ & ~(_0269_);
  assign _0271_ = ~(_0088_ | \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [0]);
  assign _0272_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4] ? _0271_ : _0270_;
  assign _0273_ = _0080_ & ~(\mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [0]);
  assign _0024_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [0] ? _0273_ : _0272_;
  assign _0274_ = _0035_ | ~(_0043_);
  assign _0275_ = _0274_ | _0268_;
  assign _0276_ = _0234_ & ~(_0275_);
  assign _0277_ = ~(_0274_ | _0088_);
  assign _0278_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4] ? _0277_ : _0276_;
  assign _0279_ = _0043_ & ~(_0035_);
  assign _0025_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [0] ? _0279_ : _0278_;
  assign _0280_ = ~(_0035_ ^ \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [2]);
  assign _0281_ = _0280_ | _0268_;
  assign _0282_ = _0234_ & ~(_0281_);
  assign _0283_ = ~(_0280_ | _0088_);
  assign _0284_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4] ? _0283_ : _0282_;
  assign _0285_ = _0080_ & ~(_0280_);
  assign _0026_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [0] ? _0285_ : _0284_;
  assign _0286_ = ~(_0035_ & \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [2]);
  assign _0287_ = _0286_ ^ \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [3];
  assign _0288_ = _0287_ | _0268_;
  assign _0289_ = _0234_ & ~(_0288_);
  assign _0290_ = ~(_0287_ | _0088_);
  assign _0291_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4] ? _0290_ : _0289_;
  assign _0292_ = _0080_ & ~(_0287_);
  assign _0027_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [0] ? _0292_ : _0291_;
  assign _0293_ = ~(_0086_ ^ \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [4]);
  assign _0294_ = _0293_ | _0268_;
  assign _0295_ = _0234_ & ~(_0294_);
  assign _0296_ = ~(_0293_ | _0088_);
  assign _0297_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4] ? _0296_ : _0295_;
  assign _0298_ = _0080_ & ~(_0293_);
  assign _0028_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [0] ? _0298_ : _0297_;
  assign _0299_ = ~(_0086_ & \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [4]);
  assign _0300_ = _0299_ ^ \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [5];
  assign _0301_ = _0300_ | _0268_;
  assign _0302_ = _0234_ & ~(_0301_);
  assign _0303_ = ~(_0300_ | _0088_);
  assign _0304_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4] ? _0303_ : _0302_;
  assign _0305_ = _0080_ & ~(_0300_);
  assign _0029_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [0] ? _0305_ : _0304_;
  assign _0019_ = ~(_0071_ | \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [0]);
  assign _0020_ = \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [0] ^ \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [1];
  assign _0306_ = _0068_ ^ \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [2];
  assign _0021_ = _0306_ & ~(_0071_);
  assign _0307_ = _0068_ & \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [2];
  assign _0308_ = _0307_ ^ \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [3];
  assign _0022_ = _0308_ & ~(_0071_);
  assign _0023_ = _0070_ ^ \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [4];
  assign _0309_ = \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [0] | ~(\mchip.micro_coded_cpu.mdecode_reg_top.reg_src [1]);
  assign _0310_ = ~(\mchip.micro_coded_cpu.mdecode_reg_top.reg_src [2] & \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [3]);
  assign _0311_ = _0310_ | _0309_;
  assign _0312_ = _0311_ | \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [4];
  assign _0313_ = \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [3] | ~(\mchip.micro_coded_cpu.mdecode_reg_top.reg_src [2]);
  assign _0314_ = ~(\mchip.micro_coded_cpu.mdecode_reg_top.reg_src [1] & \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [0]);
  assign _0315_ = _0314_ | _0313_;
  assign _0316_ = _0315_ | \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [4];
  assign _0317_ = \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [0] & ~(_0316_);
  assign _0318_ = ~\mchip.micro_coded_cpu.mdecode_reg_top.reg_src [4];
  assign _0319_ = \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [2] | \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [3];
  assign _0320_ = _0319_ | _0309_;
  assign _0321_ = _0318_ & ~(_0320_);
  assign _0322_ = _0321_ ? \mchip.micro_coded_cpu.alu_top.alu_result [0] : _0317_;
  assign _0323_ = \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [1] | ~(\mchip.micro_coded_cpu.mdecode_reg_top.reg_src [0]);
  assign _0324_ = _0323_ | _0319_;
  assign _0325_ = \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [4] & ~(_0324_);
  assign _0326_ = _0325_ ? \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [0] : _0322_;
  assign _0327_ = _0323_ | _0310_;
  assign _0328_ = _0318_ & ~(_0327_);
  assign _0329_ = _0328_ ? \mchip.micro_coded_cpu.m_pc_top.m_pc [0] : _0326_;
  assign _0330_ = \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [2] | ~(\mchip.micro_coded_cpu.mdecode_reg_top.reg_src [3]);
  assign _0331_ = _0330_ | _0323_;
  assign _0332_ = _0318_ & ~(_0331_);
  assign _0333_ = _0332_ ? \mchip.micro_coded_cpu.mdecode_reg_top.imm [0] : _0329_;
  assign _0334_ = _0314_ | _0310_;
  assign _0335_ = _0318_ & ~(_0334_);
  assign _0336_ = _0335_ ? \mchip.micro_coded_cpu.instr_reg_top.instr_reg [14] : _0333_;
  assign _0337_ = _0312_ ? _0336_ : \mchip.micro_coded_cpu.instr_reg_top.instr_reg [18];
  assign _0338_ = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [41] | \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [42];
  assign _0339_ = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [43] & ~(_0338_);
  assign _0340_ = _0339_ ? \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [0] : _0337_;
  assign _0341_ = _0229_ ? \mchip.micro_coded_cpu.m_pc_top.m_pc [0] : \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [0];
  assign \mchip.micro_coded_cpu.alu_top.A_bus [0] = _0097_ ? _0341_ : _0340_;
  assign _0342_ = \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [1] & ~(_0316_);
  assign _0343_ = _0321_ ? \mchip.micro_coded_cpu.alu_top.alu_result [1] : _0342_;
  assign _0344_ = _0325_ ? \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [1] : _0343_;
  assign _0345_ = _0328_ ? \mchip.micro_coded_cpu.m_pc_top.m_pc [1] : _0344_;
  assign _0346_ = _0332_ ? \mchip.micro_coded_cpu.mdecode_reg_top.imm [1] : _0345_;
  assign _0347_ = _0335_ ? \mchip.micro_coded_cpu.instr_reg_top.instr_reg [15] : _0346_;
  assign _0348_ = _0312_ ? _0347_ : \mchip.micro_coded_cpu.instr_reg_top.instr_reg [19];
  assign _0349_ = _0339_ ? \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [1] : _0348_;
  assign _0350_ = _0229_ ? \mchip.micro_coded_cpu.m_pc_top.m_pc [1] : \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [1];
  assign \mchip.micro_coded_cpu.alu_top.A_bus [1] = _0097_ ? _0350_ : _0349_;
  assign _0351_ = ~\mchip.micro_coded_cpu.mdecode_reg_top.imm [2];
  assign _0352_ = _0316_ | ~(\mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [2]);
  assign _0353_ = _0321_ ? _0185_ : _0352_;
  assign _0354_ = _0325_ ? _0235_ : _0353_;
  assign _0355_ = _0328_ ? _0236_ : _0354_;
  assign _0356_ = _0332_ ? _0351_ : _0355_;
  assign _0357_ = _0356_ | _0335_;
  assign _0358_ = _0312_ & ~(_0357_);
  assign _0359_ = _0339_ ? \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [2] : _0358_;
  assign _0360_ = _0229_ ? \mchip.micro_coded_cpu.m_pc_top.m_pc [2] : \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [2];
  assign \mchip.micro_coded_cpu.alu_top.A_bus [2] = _0097_ ? _0360_ : _0359_;
  assign _0361_ = ~\mchip.micro_coded_cpu.mdecode_reg_top.imm [3];
  assign _0362_ = _0316_ | ~(\mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [3]);
  assign _0363_ = _0321_ ? _0177_ : _0362_;
  assign _0364_ = _0325_ ? _0240_ : _0363_;
  assign _0365_ = _0328_ ? _0241_ : _0364_;
  assign _0366_ = _0332_ ? _0361_ : _0365_;
  assign _0367_ = _0366_ | _0335_;
  assign _0368_ = _0312_ & ~(_0367_);
  assign _0369_ = _0339_ ? \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [3] : _0368_;
  assign _0370_ = _0229_ ? \mchip.micro_coded_cpu.m_pc_top.m_pc [3] : \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [3];
  assign \mchip.micro_coded_cpu.alu_top.A_bus [3] = _0097_ ? _0370_ : _0369_;
  assign _0371_ = ~\mchip.micro_coded_cpu.mdecode_reg_top.imm [4];
  assign _0372_ = _0316_ | ~(\mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [4]);
  assign _0373_ = _0321_ ? _0220_ : _0372_;
  assign _0374_ = _0325_ ? _0245_ : _0373_;
  assign _0375_ = _0328_ ? _0246_ : _0374_;
  assign _0376_ = _0332_ ? _0371_ : _0375_;
  assign _0377_ = _0376_ | _0335_;
  assign _0378_ = _0312_ & ~(_0377_);
  assign _0379_ = _0339_ ? \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [4] : _0378_;
  assign _0380_ = _0229_ ? \mchip.micro_coded_cpu.m_pc_top.m_pc [4] : \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [4];
  assign \mchip.micro_coded_cpu.alu_top.A_bus [4] = _0097_ ? _0380_ : _0379_;
  assign _0381_ = ~\mchip.micro_coded_cpu.mdecode_reg_top.imm [5];
  assign _0382_ = _0316_ | ~(\mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [5]);
  assign _0383_ = _0321_ ? _0212_ : _0382_;
  assign _0384_ = _0325_ ? _0251_ : _0383_;
  assign _0385_ = _0328_ ? _0252_ : _0384_;
  assign _0386_ = _0332_ ? _0381_ : _0385_;
  assign _0387_ = _0386_ | _0335_;
  assign _0388_ = _0312_ & ~(_0387_);
  assign _0389_ = _0339_ ? \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [5] : _0388_;
  assign _0390_ = _0229_ ? \mchip.micro_coded_cpu.m_pc_top.m_pc [5] : \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [5];
  assign \mchip.micro_coded_cpu.alu_top.A_bus [5] = _0097_ ? _0390_ : _0389_;
  assign _0391_ = ~\mchip.micro_coded_cpu.mdecode_reg_top.imm [6];
  assign _0392_ = _0316_ | ~(\mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [6]);
  assign _0393_ = _0321_ ? _0203_ : _0392_;
  assign _0394_ = _0325_ ? _0256_ : _0393_;
  assign _0395_ = _0328_ ? _0257_ : _0394_;
  assign _0396_ = _0332_ ? _0391_ : _0395_;
  assign _0397_ = _0396_ | _0335_;
  assign _0398_ = _0312_ & ~(_0397_);
  assign _0399_ = _0339_ ? \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [6] : _0398_;
  assign _0400_ = _0229_ ? \mchip.micro_coded_cpu.m_pc_top.m_pc [6] : \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [6];
  assign \mchip.micro_coded_cpu.alu_top.A_bus [6] = _0097_ ? _0400_ : _0399_;
  assign _0401_ = ~\mchip.micro_coded_cpu.mdecode_reg_top.imm [7];
  assign _0402_ = _0316_ | ~(\mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [7]);
  assign _0403_ = _0321_ ? _0195_ : _0402_;
  assign _0404_ = _0325_ ? _0262_ : _0403_;
  assign _0405_ = _0328_ ? _0263_ : _0404_;
  assign _0406_ = _0332_ ? _0401_ : _0405_;
  assign _0407_ = _0406_ | _0335_;
  assign _0408_ = _0312_ & ~(_0407_);
  assign _0409_ = _0339_ ? \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [7] : _0408_;
  assign _0410_ = _0229_ ? \mchip.micro_coded_cpu.m_pc_top.m_pc [7] : \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [7];
  assign \mchip.micro_coded_cpu.alu_top.A_bus [7] = _0097_ ? _0410_ : _0409_;
  assign _0411_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] ? \mchip.micro_coded_cpu.reg_file_interface.mreg_file[1] [0] : \mchip.micro_coded_cpu.reg_file_interface.mreg_file[0] [0];
  assign _0412_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] ? \mchip.micro_coded_cpu.reg_file_interface.mreg_file[3] [0] : \mchip.micro_coded_cpu.reg_file_interface.mreg_file[2] [0];
  assign _0001_[0] = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [1] ? _0412_ : _0411_;
  assign _0413_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] ? \mchip.micro_coded_cpu.reg_file_interface.mreg_file[1] [1] : \mchip.micro_coded_cpu.reg_file_interface.mreg_file[0] [1];
  assign _0414_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] ? \mchip.micro_coded_cpu.reg_file_interface.mreg_file[3] [1] : \mchip.micro_coded_cpu.reg_file_interface.mreg_file[2] [1];
  assign _0001_[1] = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [1] ? _0414_ : _0413_;
  assign _0415_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] ? \mchip.micro_coded_cpu.reg_file_interface.mreg_file[1] [2] : \mchip.micro_coded_cpu.reg_file_interface.mreg_file[0] [2];
  assign _0416_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] ? \mchip.micro_coded_cpu.reg_file_interface.mreg_file[3] [2] : \mchip.micro_coded_cpu.reg_file_interface.mreg_file[2] [2];
  assign _0001_[2] = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [1] ? _0416_ : _0415_;
  assign _0417_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] ? \mchip.micro_coded_cpu.reg_file_interface.mreg_file[1] [3] : \mchip.micro_coded_cpu.reg_file_interface.mreg_file[0] [3];
  assign _0418_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] ? \mchip.micro_coded_cpu.reg_file_interface.mreg_file[3] [3] : \mchip.micro_coded_cpu.reg_file_interface.mreg_file[2] [3];
  assign _0001_[3] = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [1] ? _0418_ : _0417_;
  assign _0419_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] ? \mchip.micro_coded_cpu.reg_file_interface.mreg_file[1] [4] : \mchip.micro_coded_cpu.reg_file_interface.mreg_file[0] [4];
  assign _0420_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] ? \mchip.micro_coded_cpu.reg_file_interface.mreg_file[3] [4] : \mchip.micro_coded_cpu.reg_file_interface.mreg_file[2] [4];
  assign _0001_[4] = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [1] ? _0420_ : _0419_;
  assign _0421_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] ? \mchip.micro_coded_cpu.reg_file_interface.mreg_file[1] [5] : \mchip.micro_coded_cpu.reg_file_interface.mreg_file[0] [5];
  assign _0422_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] ? \mchip.micro_coded_cpu.reg_file_interface.mreg_file[3] [5] : \mchip.micro_coded_cpu.reg_file_interface.mreg_file[2] [5];
  assign _0001_[5] = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [1] ? _0422_ : _0421_;
  assign _0423_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] ? \mchip.micro_coded_cpu.reg_file_interface.mreg_file[1] [6] : \mchip.micro_coded_cpu.reg_file_interface.mreg_file[0] [6];
  assign _0424_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] ? \mchip.micro_coded_cpu.reg_file_interface.mreg_file[3] [6] : \mchip.micro_coded_cpu.reg_file_interface.mreg_file[2] [6];
  assign _0001_[6] = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [1] ? _0424_ : _0423_;
  assign _0425_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] ? \mchip.micro_coded_cpu.reg_file_interface.mreg_file[1] [7] : \mchip.micro_coded_cpu.reg_file_interface.mreg_file[0] [7];
  assign _0426_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] ? \mchip.micro_coded_cpu.reg_file_interface.mreg_file[3] [7] : \mchip.micro_coded_cpu.reg_file_interface.mreg_file[2] [7];
  assign _0001_[7] = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [1] ? _0426_ : _0425_;
  assign _0427_ = ~\mchip.micro_coded_cpu.m_pc_top.m_pc [1];
  assign _0428_ = \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [0] ? _0427_ : _0139_;
  assign _0429_ = \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [0] ? _0241_ : _0236_;
  assign _0430_ = \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [1] ? _0429_ : _0428_;
  assign _0431_ = ~(\mchip.micro_coded_cpu.m_inst_addr_offset [5] ^ \mchip.micro_coded_cpu.m_pc_top.m_pc [5]);
  assign _0432_ = \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [0] ? _0431_ : _0246_;
  assign _0433_ = \mchip.micro_coded_cpu.m_inst_addr_offset [5] & \mchip.micro_coded_cpu.m_pc_top.m_pc [5];
  assign _0434_ = \mchip.micro_coded_cpu.m_inst_addr_offset [6] ^ \mchip.micro_coded_cpu.m_pc_top.m_pc [6];
  assign _0435_ = ~(_0434_ ^ _0433_);
  assign _0436_ = \mchip.micro_coded_cpu.m_inst_addr_offset [6] & \mchip.micro_coded_cpu.m_pc_top.m_pc [6];
  assign _0437_ = _0434_ & _0433_;
  assign _0438_ = ~(_0437_ | _0436_);
  assign _0439_ = ~(\mchip.micro_coded_cpu.m_inst_addr_offset [7] ^ \mchip.micro_coded_cpu.m_pc_top.m_pc [7]);
  assign _0440_ = ~(_0439_ ^ _0438_);
  assign _0441_ = \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [0] ? _0440_ : _0435_;
  assign _0442_ = \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [1] ? _0441_ : _0432_;
  assign _0443_ = \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [2] ? _0442_ : _0430_;
  assign _0444_ = _0439_ | _0438_;
  assign _0445_ = \mchip.micro_coded_cpu.m_inst_addr_offset [7] & \mchip.micro_coded_cpu.m_pc_top.m_pc [7];
  assign _0446_ = _0444_ & ~(_0445_);
  assign _0447_ = _0446_ ^ \mchip.micro_coded_cpu.m_inst_addr_offset [8];
  assign _0448_ = _0447_ | \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [0];
  assign _0449_ = _0448_ | \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [1];
  assign _0450_ = _0449_ | \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [2];
  assign _0451_ = \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [3] ? _0450_ : _0443_;
  assign _0452_ = _0451_ | _0267_;
  assign \mchip.micro_coded_cpu.m_inst_addr_stream  = _0042_ & ~(_0452_);
  assign _0453_ = ~\mchip.micro_coded_cpu.mdecode_reg_top.alu_op [2];
  assign _0454_ = ~(\mchip.micro_coded_cpu.mdecode_reg_top.alu_op [1] & \mchip.micro_coded_cpu.mdecode_reg_top.alu_op [0]);
  assign _0455_ = _0453_ & ~(_0454_);
  assign _0456_ = \mchip.micro_coded_cpu.mdecode_reg_top.alu_op [1] | ~(\mchip.micro_coded_cpu.mdecode_reg_top.alu_op [0]);
  assign _0457_ = _0453_ & ~(_0456_);
  assign _0458_ = \mchip.micro_coded_cpu.mdecode_reg_top.alu_op [0] | ~(\mchip.micro_coded_cpu.mdecode_reg_top.alu_op [1]);
  assign _0459_ = _0453_ & ~(_0458_);
  assign _0460_ = ~(_0459_ | _0457_);
  assign _0461_ = _0455_ | ~(_0460_);
  assign _0462_ = \mchip.micro_coded_cpu.mdecode_reg_top.alu_op [2] & ~(\mchip.micro_coded_cpu.mdecode_reg_top.alu_op [1]);
  assign _0463_ = \mchip.micro_coded_cpu.mdecode_reg_top.alu_op [1] & \mchip.micro_coded_cpu.mdecode_reg_top.alu_op [2];
  assign _0464_ = _0463_ | _0462_;
  assign _0465_ = _0464_ | _0461_;
  assign _0466_ = \mchip.micro_coded_cpu.alu_top.B_reg [0] & \mchip.micro_coded_cpu.alu_top.A_reg [0];
  assign _0467_ = ~(\mchip.micro_coded_cpu.alu_top.B_reg [0] | \mchip.micro_coded_cpu.alu_top.A_reg [0]);
  assign _0468_ = _0467_ | _0466_;
  assign _0469_ = _0468_ | _0460_;
  assign _0470_ = _0455_ & ~(_0467_);
  assign _0471_ = _0469_ & ~(_0470_);
  assign _0472_ = \mchip.micro_coded_cpu.mdecode_reg_top.alu_op [1] | \mchip.micro_coded_cpu.mdecode_reg_top.alu_op [0];
  assign _0473_ = \mchip.micro_coded_cpu.mdecode_reg_top.alu_op [2] & ~(_0472_);
  assign _0474_ = _0473_ & _0466_;
  assign _0475_ = _0456_ | _0453_;
  assign _0476_ = _0144_ & ~(_0475_);
  assign _0477_ = _0476_ | _0474_;
  assign _0478_ = \mchip.micro_coded_cpu.mdecode_reg_top.alu_op [2] & ~(_0458_);
  assign _0479_ = \mchip.micro_coded_cpu.alu_top.B_reg [6] | \mchip.micro_coded_cpu.alu_top.B_reg [7];
  assign _0480_ = \mchip.micro_coded_cpu.alu_top.B_reg [4] | \mchip.micro_coded_cpu.alu_top.B_reg [5];
  assign _0481_ = _0480_ | _0479_;
  assign _0482_ = _0481_ | _0144_;
  assign _0483_ = _0482_ | \mchip.micro_coded_cpu.alu_top.B_reg [0];
  assign _0484_ = _0483_ | \mchip.micro_coded_cpu.alu_top.B_reg [1];
  assign _0485_ = _0484_ | \mchip.micro_coded_cpu.alu_top.B_reg [2];
  assign _0486_ = _0485_ | \mchip.micro_coded_cpu.alu_top.B_reg [3];
  assign _0487_ = _0478_ & ~(_0486_);
  assign _0488_ = ~\mchip.micro_coded_cpu.alu_top.B_reg [3];
  assign _0489_ = ~\mchip.micro_coded_cpu.alu_top.B_reg [2];
  assign _0490_ = _0481_ | _0168_;
  assign _0491_ = \mchip.micro_coded_cpu.alu_top.B_reg [0] ? _0490_ : _0482_;
  assign _0492_ = _0481_ | _0184_;
  assign _0493_ = _0481_ | _0176_;
  assign _0494_ = \mchip.micro_coded_cpu.alu_top.B_reg [0] ? _0493_ : _0492_;
  assign _0495_ = \mchip.micro_coded_cpu.alu_top.B_reg [1] ? _0494_ : _0491_;
  assign _0496_ = _0481_ | _0219_;
  assign _0497_ = _0481_ | _0211_;
  assign _0498_ = \mchip.micro_coded_cpu.alu_top.B_reg [0] ? _0497_ : _0496_;
  assign _0499_ = _0481_ | _0202_;
  assign _0500_ = _0481_ | _0194_;
  assign _0501_ = \mchip.micro_coded_cpu.alu_top.B_reg [0] ? _0500_ : _0499_;
  assign _0502_ = \mchip.micro_coded_cpu.alu_top.B_reg [1] ? _0501_ : _0498_;
  assign _0503_ = \mchip.micro_coded_cpu.alu_top.B_reg [2] ? _0502_ : _0495_;
  assign _0504_ = _0488_ & ~(_0503_);
  assign _0505_ = _0454_ | _0453_;
  assign _0506_ = _0504_ & ~(_0505_);
  assign _0507_ = _0506_ | _0487_;
  assign _0508_ = _0507_ | _0477_;
  assign _0509_ = _0471_ & ~(_0508_);
  assign \mchip.micro_coded_cpu.alu_top.alu_result_out [0] = _0465_ & ~(_0509_);
  assign _0510_ = \mchip.micro_coded_cpu.alu_top.B_reg [0] ? _0492_ : _0490_;
  assign _0511_ = \mchip.micro_coded_cpu.alu_top.B_reg [0] ? _0496_ : _0493_;
  assign _0512_ = \mchip.micro_coded_cpu.alu_top.B_reg [1] ? _0511_ : _0510_;
  assign _0513_ = \mchip.micro_coded_cpu.alu_top.B_reg [0] ? _0499_ : _0497_;
  assign _0514_ = _0500_ | \mchip.micro_coded_cpu.alu_top.B_reg [0];
  assign _0515_ = \mchip.micro_coded_cpu.alu_top.B_reg [1] ? _0514_ : _0513_;
  assign _0516_ = \mchip.micro_coded_cpu.alu_top.B_reg [2] ? _0515_ : _0512_;
  assign _0517_ = _0516_ | \mchip.micro_coded_cpu.alu_top.B_reg [3];
  assign _0518_ = _0517_ | _0505_;
  assign _0519_ = \mchip.micro_coded_cpu.alu_top.B_reg [0] ? _0482_ : _0490_;
  assign _0520_ = _0519_ | \mchip.micro_coded_cpu.alu_top.B_reg [1];
  assign _0521_ = _0520_ | \mchip.micro_coded_cpu.alu_top.B_reg [2];
  assign _0522_ = _0521_ | \mchip.micro_coded_cpu.alu_top.B_reg [3];
  assign _0523_ = _0478_ & ~(_0522_);
  assign _0524_ = _0518_ & ~(_0523_);
  assign _0525_ = ~(\mchip.micro_coded_cpu.alu_top.B_reg [1] & \mchip.micro_coded_cpu.alu_top.A_reg [1]);
  assign _0526_ = _0473_ & ~(_0525_);
  assign _0527_ = _0168_ & ~(_0475_);
  assign _0528_ = _0527_ | _0526_;
  assign _0529_ = _0524_ & ~(_0528_);
  assign _0530_ = ~_0460_;
  assign _0531_ = \mchip.micro_coded_cpu.alu_top.A_reg [0] | ~(\mchip.micro_coded_cpu.alu_top.B_reg [0]);
  assign _0532_ = \mchip.micro_coded_cpu.alu_top.B_reg [1] ^ \mchip.micro_coded_cpu.alu_top.B_reg [0];
  assign _0533_ = _0459_ ? \mchip.micro_coded_cpu.alu_top.B_reg [1] : _0532_;
  assign _0534_ = _0533_ ^ \mchip.micro_coded_cpu.alu_top.A_reg [1];
  assign _0535_ = _0534_ ^ _0531_;
  assign _0536_ = _0530_ & ~(_0535_);
  assign _0537_ = ~(\mchip.micro_coded_cpu.alu_top.B_reg [1] | \mchip.micro_coded_cpu.alu_top.A_reg [1]);
  assign _0538_ = _0455_ & ~(_0537_);
  assign _0539_ = _0538_ | _0536_;
  assign _0540_ = _0529_ & ~(_0539_);
  assign \mchip.micro_coded_cpu.alu_top.alu_result_out [1] = _0465_ & ~(_0540_);
  assign _0541_ = \mchip.micro_coded_cpu.alu_top.B_reg [1] ? _0498_ : _0494_;
  assign _0542_ = _0501_ | \mchip.micro_coded_cpu.alu_top.B_reg [1];
  assign _0543_ = \mchip.micro_coded_cpu.alu_top.B_reg [2] ? _0542_ : _0541_;
  assign _0544_ = _0543_ | \mchip.micro_coded_cpu.alu_top.B_reg [3];
  assign _0545_ = _0544_ | _0505_;
  assign _0546_ = \mchip.micro_coded_cpu.alu_top.B_reg [0] ? _0490_ : _0492_;
  assign _0547_ = \mchip.micro_coded_cpu.alu_top.B_reg [1] ? _0483_ : _0546_;
  assign _0548_ = _0547_ | \mchip.micro_coded_cpu.alu_top.B_reg [2];
  assign _0549_ = _0548_ | \mchip.micro_coded_cpu.alu_top.B_reg [3];
  assign _0550_ = _0478_ & ~(_0549_);
  assign _0551_ = _0545_ & ~(_0550_);
  assign _0552_ = ~(\mchip.micro_coded_cpu.alu_top.B_reg [2] & \mchip.micro_coded_cpu.alu_top.A_reg [2]);
  assign _0553_ = _0473_ & ~(_0552_);
  assign _0554_ = _0184_ & ~(_0475_);
  assign _0555_ = _0554_ | _0553_;
  assign _0556_ = _0551_ & ~(_0555_);
  assign _0557_ = _0531_ & ~(_0534_);
  assign _0558_ = \mchip.micro_coded_cpu.alu_top.A_reg [1] & ~(_0533_);
  assign _0559_ = _0558_ | _0557_;
  assign _0560_ = \mchip.micro_coded_cpu.alu_top.B_reg [1] | \mchip.micro_coded_cpu.alu_top.B_reg [0];
  assign _0561_ = _0560_ ^ \mchip.micro_coded_cpu.alu_top.B_reg [2];
  assign _0562_ = _0459_ ? \mchip.micro_coded_cpu.alu_top.B_reg [2] : _0561_;
  assign _0563_ = _0562_ ^ \mchip.micro_coded_cpu.alu_top.A_reg [2];
  assign _0564_ = _0563_ ^ _0559_;
  assign _0565_ = _0530_ & ~(_0564_);
  assign _0566_ = ~(\mchip.micro_coded_cpu.alu_top.B_reg [2] | \mchip.micro_coded_cpu.alu_top.A_reg [2]);
  assign _0567_ = _0455_ & ~(_0566_);
  assign _0568_ = _0567_ | _0565_;
  assign _0569_ = _0556_ & ~(_0568_);
  assign \mchip.micro_coded_cpu.alu_top.alu_result_out [2] = _0465_ & ~(_0569_);
  assign _0570_ = \mchip.micro_coded_cpu.alu_top.B_reg [1] ? _0513_ : _0511_;
  assign _0571_ = _0514_ | \mchip.micro_coded_cpu.alu_top.B_reg [1];
  assign _0572_ = \mchip.micro_coded_cpu.alu_top.B_reg [2] ? _0571_ : _0570_;
  assign _0573_ = _0572_ | \mchip.micro_coded_cpu.alu_top.B_reg [3];
  assign _0574_ = _0573_ | _0505_;
  assign _0575_ = \mchip.micro_coded_cpu.alu_top.B_reg [0] ? _0492_ : _0493_;
  assign _0576_ = \mchip.micro_coded_cpu.alu_top.B_reg [1] ? _0519_ : _0575_;
  assign _0577_ = _0576_ | \mchip.micro_coded_cpu.alu_top.B_reg [2];
  assign _0578_ = _0577_ | \mchip.micro_coded_cpu.alu_top.B_reg [3];
  assign _0579_ = _0478_ & ~(_0578_);
  assign _0580_ = _0574_ & ~(_0579_);
  assign _0581_ = ~(\mchip.micro_coded_cpu.alu_top.B_reg [3] & \mchip.micro_coded_cpu.alu_top.A_reg [3]);
  assign _0582_ = _0473_ & ~(_0581_);
  assign _0583_ = _0176_ & ~(_0475_);
  assign _0584_ = _0583_ | _0582_;
  assign _0585_ = _0580_ & ~(_0584_);
  assign _0586_ = \mchip.micro_coded_cpu.alu_top.A_reg [2] & ~(_0562_);
  assign _0587_ = _0559_ & ~(_0563_);
  assign _0588_ = _0587_ | _0586_;
  assign _0589_ = _0489_ & ~(_0560_);
  assign _0590_ = _0589_ ^ _0488_;
  assign _0591_ = _0459_ ? \mchip.micro_coded_cpu.alu_top.B_reg [3] : _0590_;
  assign _0592_ = _0591_ ^ \mchip.micro_coded_cpu.alu_top.A_reg [3];
  assign _0593_ = _0592_ ^ _0588_;
  assign _0594_ = _0530_ & ~(_0593_);
  assign _0595_ = ~(\mchip.micro_coded_cpu.alu_top.B_reg [3] | \mchip.micro_coded_cpu.alu_top.A_reg [3]);
  assign _0596_ = _0455_ & ~(_0595_);
  assign _0597_ = _0596_ | _0594_;
  assign _0598_ = _0585_ & ~(_0597_);
  assign \mchip.micro_coded_cpu.alu_top.alu_result_out [3] = _0465_ & ~(_0598_);
  assign _0599_ = _0502_ | \mchip.micro_coded_cpu.alu_top.B_reg [2];
  assign _0600_ = _0599_ | \mchip.micro_coded_cpu.alu_top.B_reg [3];
  assign _0601_ = _0600_ | _0505_;
  assign _0602_ = \mchip.micro_coded_cpu.alu_top.B_reg [0] ? _0493_ : _0496_;
  assign _0603_ = \mchip.micro_coded_cpu.alu_top.B_reg [1] ? _0546_ : _0602_;
  assign _0604_ = \mchip.micro_coded_cpu.alu_top.B_reg [2] ? _0484_ : _0603_;
  assign _0605_ = _0604_ | \mchip.micro_coded_cpu.alu_top.B_reg [3];
  assign _0606_ = _0478_ & ~(_0605_);
  assign _0607_ = _0601_ & ~(_0606_);
  assign _0608_ = ~(\mchip.micro_coded_cpu.alu_top.B_reg [4] & \mchip.micro_coded_cpu.alu_top.A_reg [4]);
  assign _0609_ = _0473_ & ~(_0608_);
  assign _0610_ = _0219_ & ~(_0475_);
  assign _0611_ = _0610_ | _0609_;
  assign _0612_ = _0607_ & ~(_0611_);
  assign _0613_ = \mchip.micro_coded_cpu.alu_top.A_reg [3] & ~(_0591_);
  assign _0614_ = _0586_ & ~(_0592_);
  assign _0615_ = _0614_ | _0613_;
  assign _0616_ = _0592_ | _0563_;
  assign _0617_ = _0559_ & ~(_0616_);
  assign _0618_ = _0617_ | _0615_;
  assign _0619_ = \mchip.micro_coded_cpu.alu_top.B_reg [2] | \mchip.micro_coded_cpu.alu_top.B_reg [3];
  assign _0620_ = _0619_ | _0560_;
  assign _0621_ = _0620_ ^ \mchip.micro_coded_cpu.alu_top.B_reg [4];
  assign _0622_ = _0459_ ? \mchip.micro_coded_cpu.alu_top.B_reg [4] : _0621_;
  assign _0623_ = _0622_ ^ \mchip.micro_coded_cpu.alu_top.A_reg [4];
  assign _0624_ = _0623_ ^ _0618_;
  assign _0625_ = _0530_ & ~(_0624_);
  assign _0626_ = ~(\mchip.micro_coded_cpu.alu_top.B_reg [4] | \mchip.micro_coded_cpu.alu_top.A_reg [4]);
  assign _0627_ = _0455_ & ~(_0626_);
  assign _0628_ = _0627_ | _0625_;
  assign _0629_ = _0612_ & ~(_0628_);
  assign \mchip.micro_coded_cpu.alu_top.alu_result_out [4] = _0465_ & ~(_0629_);
  assign _0630_ = _0515_ | \mchip.micro_coded_cpu.alu_top.B_reg [2];
  assign _0631_ = _0630_ | \mchip.micro_coded_cpu.alu_top.B_reg [3];
  assign _0632_ = _0631_ | _0505_;
  assign _0633_ = \mchip.micro_coded_cpu.alu_top.B_reg [0] ? _0496_ : _0497_;
  assign _0634_ = \mchip.micro_coded_cpu.alu_top.B_reg [1] ? _0575_ : _0633_;
  assign _0635_ = \mchip.micro_coded_cpu.alu_top.B_reg [2] ? _0520_ : _0634_;
  assign _0636_ = _0635_ | \mchip.micro_coded_cpu.alu_top.B_reg [3];
  assign _0637_ = _0478_ & ~(_0636_);
  assign _0638_ = _0632_ & ~(_0637_);
  assign _0639_ = ~(\mchip.micro_coded_cpu.alu_top.B_reg [5] & \mchip.micro_coded_cpu.alu_top.A_reg [5]);
  assign _0640_ = _0473_ & ~(_0639_);
  assign _0641_ = _0211_ & ~(_0475_);
  assign _0642_ = _0641_ | _0640_;
  assign _0643_ = _0638_ & ~(_0642_);
  assign _0644_ = \mchip.micro_coded_cpu.alu_top.A_reg [4] & ~(_0622_);
  assign _0645_ = _0618_ & ~(_0623_);
  assign _0646_ = _0645_ | _0644_;
  assign _0647_ = _0620_ | \mchip.micro_coded_cpu.alu_top.B_reg [4];
  assign _0648_ = _0647_ ^ \mchip.micro_coded_cpu.alu_top.B_reg [5];
  assign _0649_ = _0459_ ? \mchip.micro_coded_cpu.alu_top.B_reg [5] : _0648_;
  assign _0650_ = _0649_ ^ \mchip.micro_coded_cpu.alu_top.A_reg [5];
  assign _0651_ = _0650_ ^ _0646_;
  assign _0652_ = _0530_ & ~(_0651_);
  assign _0653_ = ~(\mchip.micro_coded_cpu.alu_top.B_reg [5] | \mchip.micro_coded_cpu.alu_top.A_reg [5]);
  assign _0654_ = _0455_ & ~(_0653_);
  assign _0655_ = _0654_ | _0652_;
  assign _0656_ = _0643_ & ~(_0655_);
  assign \mchip.micro_coded_cpu.alu_top.alu_result_out [5] = _0465_ & ~(_0656_);
  assign _0657_ = _0542_ | \mchip.micro_coded_cpu.alu_top.B_reg [2];
  assign _0658_ = _0657_ | \mchip.micro_coded_cpu.alu_top.B_reg [3];
  assign _0659_ = _0658_ | _0505_;
  assign _0660_ = \mchip.micro_coded_cpu.alu_top.B_reg [0] ? _0497_ : _0499_;
  assign _0661_ = \mchip.micro_coded_cpu.alu_top.B_reg [1] ? _0602_ : _0660_;
  assign _0662_ = \mchip.micro_coded_cpu.alu_top.B_reg [2] ? _0547_ : _0661_;
  assign _0663_ = _0662_ | \mchip.micro_coded_cpu.alu_top.B_reg [3];
  assign _0664_ = _0478_ & ~(_0663_);
  assign _0665_ = _0659_ & ~(_0664_);
  assign _0666_ = ~(\mchip.micro_coded_cpu.alu_top.B_reg [6] & \mchip.micro_coded_cpu.alu_top.A_reg [6]);
  assign _0667_ = _0473_ & ~(_0666_);
  assign _0668_ = _0202_ & ~(_0475_);
  assign _0669_ = _0668_ | _0667_;
  assign _0670_ = _0665_ & ~(_0669_);
  assign _0671_ = \mchip.micro_coded_cpu.alu_top.A_reg [5] & ~(_0649_);
  assign _0672_ = _0644_ & ~(_0650_);
  assign _0673_ = _0672_ | _0671_;
  assign _0674_ = _0650_ | _0623_;
  assign _0675_ = _0618_ & ~(_0674_);
  assign _0676_ = _0675_ | _0673_;
  assign _0677_ = ~(_0620_ | _0480_);
  assign _0678_ = ~(_0677_ ^ \mchip.micro_coded_cpu.alu_top.B_reg [6]);
  assign _0679_ = _0459_ ? \mchip.micro_coded_cpu.alu_top.B_reg [6] : _0678_;
  assign _0680_ = _0679_ ^ \mchip.micro_coded_cpu.alu_top.A_reg [6];
  assign _0681_ = _0680_ ^ _0676_;
  assign _0682_ = _0530_ & ~(_0681_);
  assign _0683_ = ~(\mchip.micro_coded_cpu.alu_top.B_reg [6] | \mchip.micro_coded_cpu.alu_top.A_reg [6]);
  assign _0684_ = _0455_ & ~(_0683_);
  assign _0685_ = _0684_ | _0682_;
  assign _0686_ = _0670_ & ~(_0685_);
  assign \mchip.micro_coded_cpu.alu_top.alu_result_out [6] = _0465_ & ~(_0686_);
  assign _0687_ = _0571_ | \mchip.micro_coded_cpu.alu_top.B_reg [2];
  assign _0688_ = _0687_ | \mchip.micro_coded_cpu.alu_top.B_reg [3];
  assign _0689_ = _0688_ | _0505_;
  assign _0690_ = \mchip.micro_coded_cpu.alu_top.B_reg [0] ? _0499_ : _0500_;
  assign _0691_ = \mchip.micro_coded_cpu.alu_top.B_reg [1] ? _0633_ : _0690_;
  assign _0692_ = \mchip.micro_coded_cpu.alu_top.B_reg [2] ? _0576_ : _0691_;
  assign _0693_ = _0692_ | \mchip.micro_coded_cpu.alu_top.B_reg [3];
  assign _0694_ = _0478_ & ~(_0693_);
  assign _0695_ = _0689_ & ~(_0694_);
  assign _0696_ = ~(\mchip.micro_coded_cpu.alu_top.B_reg [7] & \mchip.micro_coded_cpu.alu_top.A_reg [7]);
  assign _0697_ = _0473_ & ~(_0696_);
  assign _0698_ = _0194_ & ~(_0475_);
  assign _0699_ = _0698_ | _0697_;
  assign _0700_ = _0695_ & ~(_0699_);
  assign _0701_ = _0676_ & ~(_0680_);
  assign _0702_ = \mchip.micro_coded_cpu.alu_top.A_reg [6] & ~(_0679_);
  assign _0703_ = _0702_ | _0701_;
  assign _0704_ = _0677_ & ~(\mchip.micro_coded_cpu.alu_top.B_reg [6]);
  assign _0705_ = ~(_0704_ ^ \mchip.micro_coded_cpu.alu_top.B_reg [7]);
  assign _0706_ = _0459_ ? \mchip.micro_coded_cpu.alu_top.B_reg [7] : _0705_;
  assign _0707_ = _0706_ ^ \mchip.micro_coded_cpu.alu_top.A_reg [7];
  assign _0708_ = _0707_ ^ _0703_;
  assign _0709_ = _0530_ & ~(_0708_);
  assign _0710_ = ~(\mchip.micro_coded_cpu.alu_top.B_reg [7] | \mchip.micro_coded_cpu.alu_top.A_reg [7]);
  assign _0711_ = _0455_ & ~(_0710_);
  assign _0712_ = _0711_ | _0709_;
  assign _0713_ = _0700_ & ~(_0712_);
  assign \mchip.micro_coded_cpu.alu_top.alu_result_out [7] = _0465_ & ~(_0713_);
  assign _0714_ = ~(_0088_ & _0042_);
  assign _0002_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4] & ~(_0714_);
  assign _0715_ = ~(\mchip.micro_coded_cpu.mdecode_reg_top.reg_file_rw  & \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [7]);
  assign _0716_ = _0058_ & ~(_0715_);
  assign _0717_ = ~(_0716_ & \mchip.micro_coded_cpu.mdecode_reg_top.reg_file_en );
  assign _0718_ = _0042_ & ~(_0717_);
  assign _0719_ = ~(\mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [1] & \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0]);
  assign _0033_ = _0718_ & ~(_0719_);
  assign _0005_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [3] & ~(io_in[13]);
  assign \mchip.micro_coded_cpu.load_m_pc_en  = _0230_ | \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [2];
  assign _0720_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] | ~(\mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [1]);
  assign _0032_ = _0718_ & ~(_0720_);
  assign _0721_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [1] | ~(\mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0]);
  assign _0031_ = _0718_ & ~(_0721_);
  assign _0722_ = ~(_0039_ & _0042_);
  assign _0004_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1] & ~(_0722_);
  assign _0723_ = \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [1] | \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0];
  assign _0030_ = _0718_ & ~(_0723_);
  assign _0003_ = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [5] & ~(io_in[13]);
  assign _0725_[1] = ~(\mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [1] ^ \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [0]);
  assign _0724_ = ~(\mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [1] | \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [0]);
  assign _0725_[2] = _0724_ ^ \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [2];
  assign _0034_ = _0724_ & ~(\mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [2]);
  assign _0725_[3] = _0034_ ^ \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [3];
  reg \mchip.micro_coded_cpu.m_inst_addr_offset_reg[5] ;
  always @(posedge io_in[12])
    \mchip.micro_coded_cpu.m_inst_addr_offset_reg[5]  <= _0000_[0];
  assign \mchip.micro_coded_cpu.m_inst_addr_offset [5] = \mchip.micro_coded_cpu.m_inst_addr_offset_reg[5] ;
  reg \mchip.micro_coded_cpu.m_inst_addr_offset_reg[6] ;
  always @(posedge io_in[12])
    \mchip.micro_coded_cpu.m_inst_addr_offset_reg[6]  <= _0000_[1];
  assign \mchip.micro_coded_cpu.m_inst_addr_offset [6] = \mchip.micro_coded_cpu.m_inst_addr_offset_reg[6] ;
  reg \mchip.micro_coded_cpu.m_inst_addr_offset_reg[7] ;
  always @(posedge io_in[12])
    \mchip.micro_coded_cpu.m_inst_addr_offset_reg[7]  <= _0000_[2];
  assign \mchip.micro_coded_cpu.m_inst_addr_offset [7] = \mchip.micro_coded_cpu.m_inst_addr_offset_reg[7] ;
  reg \mchip.micro_coded_cpu.m_inst_addr_offset_reg[8] ;
  always @(posedge io_in[12])
    \mchip.micro_coded_cpu.m_inst_addr_offset_reg[8]  <= _0000_[3];
  assign \mchip.micro_coded_cpu.m_inst_addr_offset [8] = \mchip.micro_coded_cpu.m_inst_addr_offset_reg[8] ;
  always @(posedge io_in[12])
    \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [0] <= _0006_;
  always @(posedge io_in[12])
    \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1] <= _0007_;
  always @(posedge io_in[12])
    \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [2] <= _0002_;
  always @(posedge io_in[12])
    \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [3] <= _0003_;
  always @(posedge io_in[12])
    \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4] <= _0008_;
  always @(posedge io_in[12])
    \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [5] <= _0004_;
  always @(posedge io_in[12])
    \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [6] <= _0009_;
  always @(posedge io_in[12])
    \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [7] <= _0005_;
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.alu_en_B  <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.alu_en_B  <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [8];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [0] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [0] <= io_in[0];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [1] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [1] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [0];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [2] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [2] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [1];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [3] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [3] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [2];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [4] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [4] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [3];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [5] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [5] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [4];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [6] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [6] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [5];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [7] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [7] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [6];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [8] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [8] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [7];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [9] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [9] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [8];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [10] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [10] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [9];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [11] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [11] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [10];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [12] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [12] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [11];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [13] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [13] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [12];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [14] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [14] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [13];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [15] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [15] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [14];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [16] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [16] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [15];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [17] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [17] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [16];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [18] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [18] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [17];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [19] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [19] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [18];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [20] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [20] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [19];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [21] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [21] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [20];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [22] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [22] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [21];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [23] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [23] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [22];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [24] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [24] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [23];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [25] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [25] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [24];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [26] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [26] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [25];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [27] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [27] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [26];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [28] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [28] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [27];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [29] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [29] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [28];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [30] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [30] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [29];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:168.25-172.38|d28_gvenkata_ucpu/src/inst_mem.sv:49.5-58.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [31] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4]) \mchip.micro_coded_cpu.instr_reg_top.instr_reg [31] <= \mchip.micro_coded_cpu.instr_reg_top.instr_reg [30];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:223.14-224.48|d28_gvenkata_ucpu/src/inst_mem.sv:192.5-202.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_pc_top.m_pc [0] <= 1'h0;
    else if (\mchip.micro_coded_cpu.load_m_pc_en ) \mchip.micro_coded_cpu.m_pc_top.m_pc [0] <= \mchip.micro_coded_cpu.m_pc_top.next_m_pc [0];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:223.14-224.48|d28_gvenkata_ucpu/src/inst_mem.sv:192.5-202.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_pc_top.m_pc [1] <= 1'h0;
    else if (\mchip.micro_coded_cpu.load_m_pc_en ) \mchip.micro_coded_cpu.m_pc_top.m_pc [1] <= \mchip.micro_coded_cpu.m_pc_top.next_m_pc [1];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:223.14-224.48|d28_gvenkata_ucpu/src/inst_mem.sv:192.5-202.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_pc_top.m_pc [2] <= 1'h0;
    else if (\mchip.micro_coded_cpu.load_m_pc_en ) \mchip.micro_coded_cpu.m_pc_top.m_pc [2] <= \mchip.micro_coded_cpu.m_pc_top.next_m_pc [2];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:223.14-224.48|d28_gvenkata_ucpu/src/inst_mem.sv:192.5-202.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_pc_top.m_pc [3] <= 1'h0;
    else if (\mchip.micro_coded_cpu.load_m_pc_en ) \mchip.micro_coded_cpu.m_pc_top.m_pc [3] <= \mchip.micro_coded_cpu.m_pc_top.next_m_pc [3];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:223.14-224.48|d28_gvenkata_ucpu/src/inst_mem.sv:192.5-202.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_pc_top.m_pc [4] <= 1'h0;
    else if (\mchip.micro_coded_cpu.load_m_pc_en ) \mchip.micro_coded_cpu.m_pc_top.m_pc [4] <= \mchip.micro_coded_cpu.m_pc_top.next_m_pc [4];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:223.14-224.48|d28_gvenkata_ucpu/src/inst_mem.sv:192.5-202.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_pc_top.m_pc [5] <= 1'h0;
    else if (\mchip.micro_coded_cpu.load_m_pc_en ) \mchip.micro_coded_cpu.m_pc_top.m_pc [5] <= \mchip.micro_coded_cpu.m_pc_top.next_m_pc [5];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:223.14-224.48|d28_gvenkata_ucpu/src/inst_mem.sv:192.5-202.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_pc_top.m_pc [6] <= 1'h0;
    else if (\mchip.micro_coded_cpu.load_m_pc_en ) \mchip.micro_coded_cpu.m_pc_top.m_pc [6] <= \mchip.micro_coded_cpu.m_pc_top.next_m_pc [6];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:223.14-224.48|d28_gvenkata_ucpu/src/inst_mem.sv:192.5-202.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_pc_top.m_pc [7] <= 1'h0;
    else if (\mchip.micro_coded_cpu.load_m_pc_en ) \mchip.micro_coded_cpu.m_pc_top.m_pc [7] <= \mchip.micro_coded_cpu.m_pc_top.next_m_pc [7];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [0] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [0] <= io_in[1];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [1] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [1] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [0];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [2] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [2] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [1];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [3] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [3] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [2];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [4] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [4] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [3];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [5] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [5] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [4];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [6] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [6] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [5];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [7] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [7] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [6];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [8] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [8] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [7];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [9] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [9] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [8];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [10] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [10] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [9];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [11] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [11] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [10];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [12] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [12] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [11];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [13] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [13] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [12];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [14] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [14] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [13];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [15] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [15] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [14];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [16] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [16] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [15];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [17] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [17] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [16];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [18] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [18] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [17];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [19] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [19] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [18];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [20] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [20] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [19];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [21] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [21] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [20];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [22] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [22] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [21];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [23] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [23] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [22];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [24] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [24] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [23];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [25] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [25] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [24];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [26] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [26] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [25];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [27] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [27] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [26];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [28] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [28] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [27];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [29] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [29] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [28];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [30] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [30] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [29];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [31] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [31] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [30];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [32] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [32] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [31];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [33] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [33] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [32];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [34] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [34] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [33];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [35] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [35] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [34];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [36] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [36] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [35];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [37] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [37] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [36];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [38] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [38] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [37];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [39] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [39] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [38];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [40] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [40] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [39];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [41] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [41] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [40];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [42] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [42] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [41];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:240.17-244.34|d28_gvenkata_ucpu/src/inst_mem.sv:168.5-178.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [43] <= 1'h0;
    else if (\mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1]) \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [43] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [42];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:130.13-135.26|d28_gvenkata_ucpu/src/mcpu.sv:23.5-98.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [0] <= 1'h0;
    else if (_0014_) \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [0] <= _0019_;
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:130.13-135.26|d28_gvenkata_ucpu/src/mcpu.sv:23.5-98.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [1] <= 1'h0;
    else if (_0014_) \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [1] <= _0020_;
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:130.13-135.26|d28_gvenkata_ucpu/src/mcpu.sv:23.5-98.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [2] <= 1'h0;
    else if (_0014_) \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [2] <= _0021_;
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:130.13-135.26|d28_gvenkata_ucpu/src/mcpu.sv:23.5-98.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [3] <= 1'h0;
    else if (_0014_) \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [3] <= _0022_;
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:130.13-135.26|d28_gvenkata_ucpu/src/mcpu.sv:23.5-98.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [4] <= 1'h0;
    else if (_0014_) \mchip.micro_coded_cpu.cpu_fsm_top.current_minst_1 [4] <= _0023_;
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:130.13-135.26|d28_gvenkata_ucpu/src/mcpu.sv:23.5-98.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [0] <= 1'h0;
    else if (_0010_) \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [0] <= _0024_;
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:130.13-135.26|d28_gvenkata_ucpu/src/mcpu.sv:23.5-98.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [1] <= 1'h0;
    else if (_0010_) \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [1] <= _0025_;
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:130.13-135.26|d28_gvenkata_ucpu/src/mcpu.sv:23.5-98.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [2] <= 1'h0;
    else if (_0010_) \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [2] <= _0026_;
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:130.13-135.26|d28_gvenkata_ucpu/src/mcpu.sv:23.5-98.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [3] <= 1'h0;
    else if (_0010_) \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [3] <= _0027_;
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:130.13-135.26|d28_gvenkata_ucpu/src/mcpu.sv:23.5-98.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [4] <= 1'h0;
    else if (_0010_) \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [4] <= _0028_;
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:130.13-135.26|d28_gvenkata_ucpu/src/mcpu.sv:23.5-98.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [5] <= 1'h0;
    else if (_0010_) \mchip.micro_coded_cpu.cpu_fsm_top.fsm_assist [5] <= _0029_;
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:187.5-218.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [0] <= 1'h0;
    else if (_0012_) \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [0] <= \mchip.micro_coded_cpu.alu_top.A_bus [0];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:187.5-218.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [1] <= 1'h0;
    else if (_0012_) \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [1] <= \mchip.micro_coded_cpu.alu_top.A_bus [1];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:187.5-218.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [2] <= 1'h0;
    else if (_0012_) \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [2] <= \mchip.micro_coded_cpu.alu_top.A_bus [2];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:187.5-218.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [3] <= 1'h0;
    else if (_0012_) \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [3] <= \mchip.micro_coded_cpu.alu_top.A_bus [3];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:187.5-218.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [4] <= 1'h0;
    else if (_0012_) \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [4] <= \mchip.micro_coded_cpu.alu_top.A_bus [4];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:187.5-218.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [5] <= 1'h0;
    else if (_0012_) \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [5] <= \mchip.micro_coded_cpu.alu_top.A_bus [5];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:187.5-218.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [6] <= 1'h0;
    else if (_0012_) \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [6] <= \mchip.micro_coded_cpu.alu_top.A_bus [6];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:187.5-218.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [7] <= 1'h0;
    else if (_0012_) \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [7] <= \mchip.micro_coded_cpu.alu_top.A_bus [7];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:187.5-218.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] <= 1'h0;
    else if (_0013_) \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [0] <= \mchip.micro_coded_cpu.alu_top.A_bus [0];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:377.20-385.6|d28_gvenkata_ucpu/src/micro_reg.sv:187.5-218.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [1] <= 1'h0;
    else if (_0013_) \mchip.micro_coded_cpu.reg_file_interface.reg_sel_in [1] <= \mchip.micro_coded_cpu.alu_top.A_bus [1];
  always @(posedge io_in[12])
    if (_0033_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[3] [0] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [0];
  always @(posedge io_in[12])
    if (_0033_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[3] [1] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [1];
  always @(posedge io_in[12])
    if (_0033_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[3] [2] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [2];
  always @(posedge io_in[12])
    if (_0033_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[3] [3] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [3];
  always @(posedge io_in[12])
    if (_0033_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[3] [4] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [4];
  always @(posedge io_in[12])
    if (_0033_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[3] [5] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [5];
  always @(posedge io_in[12])
    if (_0033_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[3] [6] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [6];
  always @(posedge io_in[12])
    if (_0033_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[3] [7] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [7];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.B_reg [0] <= 1'h0;
    else if (_0017_) \mchip.micro_coded_cpu.alu_top.B_reg [0] <= \mchip.micro_coded_cpu.alu_top.A_bus [0];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.B_reg [1] <= 1'h0;
    else if (_0017_) \mchip.micro_coded_cpu.alu_top.B_reg [1] <= \mchip.micro_coded_cpu.alu_top.A_bus [1];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.B_reg [2] <= 1'h0;
    else if (_0017_) \mchip.micro_coded_cpu.alu_top.B_reg [2] <= \mchip.micro_coded_cpu.alu_top.A_bus [2];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.B_reg [3] <= 1'h0;
    else if (_0017_) \mchip.micro_coded_cpu.alu_top.B_reg [3] <= \mchip.micro_coded_cpu.alu_top.A_bus [3];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.B_reg [4] <= 1'h0;
    else if (_0017_) \mchip.micro_coded_cpu.alu_top.B_reg [4] <= \mchip.micro_coded_cpu.alu_top.A_bus [4];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.B_reg [5] <= 1'h0;
    else if (_0017_) \mchip.micro_coded_cpu.alu_top.B_reg [5] <= \mchip.micro_coded_cpu.alu_top.A_bus [5];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.B_reg [6] <= 1'h0;
    else if (_0017_) \mchip.micro_coded_cpu.alu_top.B_reg [6] <= \mchip.micro_coded_cpu.alu_top.A_bus [6];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.B_reg [7] <= 1'h0;
    else if (_0017_) \mchip.micro_coded_cpu.alu_top.B_reg [7] <= \mchip.micro_coded_cpu.alu_top.A_bus [7];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.A_reg [0] <= 1'h0;
    else if (_0016_) \mchip.micro_coded_cpu.alu_top.A_reg [0] <= \mchip.micro_coded_cpu.alu_top.A_bus [0];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.A_reg [1] <= 1'h0;
    else if (_0016_) \mchip.micro_coded_cpu.alu_top.A_reg [1] <= \mchip.micro_coded_cpu.alu_top.A_bus [1];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.A_reg [2] <= 1'h0;
    else if (_0016_) \mchip.micro_coded_cpu.alu_top.A_reg [2] <= \mchip.micro_coded_cpu.alu_top.A_bus [2];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.A_reg [3] <= 1'h0;
    else if (_0016_) \mchip.micro_coded_cpu.alu_top.A_reg [3] <= \mchip.micro_coded_cpu.alu_top.A_bus [3];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.A_reg [4] <= 1'h0;
    else if (_0016_) \mchip.micro_coded_cpu.alu_top.A_reg [4] <= \mchip.micro_coded_cpu.alu_top.A_bus [4];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.A_reg [5] <= 1'h0;
    else if (_0016_) \mchip.micro_coded_cpu.alu_top.A_reg [5] <= \mchip.micro_coded_cpu.alu_top.A_bus [5];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.A_reg [6] <= 1'h0;
    else if (_0016_) \mchip.micro_coded_cpu.alu_top.A_reg [6] <= \mchip.micro_coded_cpu.alu_top.A_bus [6];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.A_reg [7] <= 1'h0;
    else if (_0016_) \mchip.micro_coded_cpu.alu_top.A_reg [7] <= \mchip.micro_coded_cpu.alu_top.A_bus [7];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.alu_result [0] <= 1'h0;
    else if (_0018_) \mchip.micro_coded_cpu.alu_top.alu_result [0] <= \mchip.micro_coded_cpu.alu_top.alu_result_out [0];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.alu_result [1] <= 1'h0;
    else if (_0018_) \mchip.micro_coded_cpu.alu_top.alu_result [1] <= \mchip.micro_coded_cpu.alu_top.alu_result_out [1];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.alu_result [2] <= 1'h0;
    else if (_0018_) \mchip.micro_coded_cpu.alu_top.alu_result [2] <= \mchip.micro_coded_cpu.alu_top.alu_result_out [2];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.alu_result [3] <= 1'h0;
    else if (_0018_) \mchip.micro_coded_cpu.alu_top.alu_result [3] <= \mchip.micro_coded_cpu.alu_top.alu_result_out [3];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.alu_result [4] <= 1'h0;
    else if (_0018_) \mchip.micro_coded_cpu.alu_top.alu_result [4] <= \mchip.micro_coded_cpu.alu_top.alu_result_out [4];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.alu_result [5] <= 1'h0;
    else if (_0018_) \mchip.micro_coded_cpu.alu_top.alu_result [5] <= \mchip.micro_coded_cpu.alu_top.alu_result_out [5];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.alu_result [6] <= 1'h0;
    else if (_0018_) \mchip.micro_coded_cpu.alu_top.alu_result [6] <= \mchip.micro_coded_cpu.alu_top.alu_result_out [6];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:354.24-367.6|d28_gvenkata_ucpu/src/alu.v:44.5-65.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.alu_top.alu_result [7] <= 1'h0;
    else if (_0018_) \mchip.micro_coded_cpu.alu_top.alu_result [7] <= \mchip.micro_coded_cpu.alu_top.alu_result_out [7];
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [0] <= 1'h0;
    else if (_0011_) \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [0] <= _0001_[0];
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [1] <= 1'h0;
    else if (_0011_) \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [1] <= _0001_[1];
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [2] <= 1'h0;
    else if (_0011_) \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [2] <= _0001_[2];
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [3] <= 1'h0;
    else if (_0011_) \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [3] <= _0001_[3];
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [4] <= 1'h0;
    else if (_0011_) \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [4] <= _0001_[4];
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [5] <= 1'h0;
    else if (_0011_) \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [5] <= _0001_[5];
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [6] <= 1'h0;
    else if (_0011_) \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [6] <= _0001_[6];
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [7] <= 1'h0;
    else if (_0011_) \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out [7] <= _0001_[7];
  always @(posedge io_in[12])
    if (_0032_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[2] [0] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [0];
  always @(posedge io_in[12])
    if (_0032_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[2] [1] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [1];
  always @(posedge io_in[12])
    if (_0032_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[2] [2] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [2];
  always @(posedge io_in[12])
    if (_0032_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[2] [3] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [3];
  always @(posedge io_in[12])
    if (_0032_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[2] [4] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [4];
  always @(posedge io_in[12])
    if (_0032_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[2] [5] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [5];
  always @(posedge io_in[12])
    if (_0032_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[2] [6] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [6];
  always @(posedge io_in[12])
    if (_0032_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[2] [7] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [7];
  always @(posedge io_in[12])
    if (_0031_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[1] [0] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [0];
  always @(posedge io_in[12])
    if (_0031_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[1] [1] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [1];
  always @(posedge io_in[12])
    if (_0031_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[1] [2] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [2];
  always @(posedge io_in[12])
    if (_0031_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[1] [3] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [3];
  always @(posedge io_in[12])
    if (_0031_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[1] [4] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [4];
  always @(posedge io_in[12])
    if (_0031_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[1] [5] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [5];
  always @(posedge io_in[12])
    if (_0031_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[1] [6] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [6];
  always @(posedge io_in[12])
    if (_0031_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[1] [7] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [7];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.alu_en_A  <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.alu_en_A  <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [0];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.reg_file_rw  <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.reg_file_rw  <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [5];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.reg_file_en  <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.reg_file_en  <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [4];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.alu_op [0] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.alu_op [0] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [1];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.alu_op [1] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.alu_op [1] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [2];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.alu_op [2] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.alu_op [2] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [3];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.is_imm_active  <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.is_imm_active  <= \mchip.micro_coded_cpu.mdecode_reg_top.is_imm_active_md ;
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.imm [0] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.imm [0] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [20];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.imm [1] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.imm [1] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [21];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.imm [2] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.imm [2] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [22];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.imm [3] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.imm [3] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [23];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.imm [4] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.imm [4] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [24];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.imm [5] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.imm [5] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [25];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.imm [6] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.imm [6] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [26];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.imm [7] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.imm [7] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [27];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [0] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [0] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [36];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [1] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [1] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [37];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [2] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [2] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [38];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [3] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [3] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [39];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [4] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.reg_src [4] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [40];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [0] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [0] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [31];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [1] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [1] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [32];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [2] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [2] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [33];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [3] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [3] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [34];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [4] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst [4] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [35];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [0] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [0] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [10];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [1] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [1] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [11];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [2] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [2] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [12];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [3] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [3] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [13];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [4] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [4] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [14];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [5] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [5] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [15];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [6] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [6] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [16];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:302.17-330.6|d28_gvenkata_ucpu/src/micro_reg.sv:117.5-144.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [7] <= 1'h0;
    else \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target [7] <= \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [17];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:228.27-232.26|d28_gvenkata_ucpu/src/inst_mem.sv:139.5-155.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (_0015_) \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [0] <= 1'h0;
    else \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [0] <= _0725_[0];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:228.27-232.26|d28_gvenkata_ucpu/src/inst_mem.sv:139.5-155.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (_0015_) \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [1] <= 1'h0;
    else \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [1] <= _0725_[1];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:228.27-232.26|d28_gvenkata_ucpu/src/inst_mem.sv:139.5-155.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (_0015_) \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [2] <= 1'h0;
    else \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [2] <= _0725_[2];
  /* src = "d28_gvenkata_ucpu/src/toplevel_chip.v:9.13-14.6|d28_gvenkata_ucpu/src/mcpu.sv:228.27-232.26|d28_gvenkata_ucpu/src/inst_mem.sv:139.5-155.8|d28_gvenkata_ucpu/src/chip.sv:23.13-29.26" */
  always @(posedge io_in[12])
    if (_0015_) \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [3] <= 1'h1;
    else \mchip.micro_coded_cpu.m_inst_to_bit.current_bit_index [3] <= _0725_[3];
  always @(posedge io_in[12])
    if (_0030_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[0] [0] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [0];
  always @(posedge io_in[12])
    if (_0030_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[0] [1] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [1];
  always @(posedge io_in[12])
    if (_0030_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[0] [2] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [2];
  always @(posedge io_in[12])
    if (_0030_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[0] [3] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [3];
  always @(posedge io_in[12])
    if (_0030_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[0] [4] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [4];
  always @(posedge io_in[12])
    if (_0030_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[0] [5] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [5];
  always @(posedge io_in[12])
    if (_0030_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[0] [6] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [6];
  always @(posedge io_in[12])
    if (_0030_) \mchip.micro_coded_cpu.reg_file_interface.mreg_file[0] [7] <= \mchip.micro_coded_cpu.reg_file_interface.reg_wr_data_in [7];
  assign io_out = { 12'h000, \mchip.micro_coded_cpu.m_inst_addr_stream , 1'h0 };
  assign \mchip.clock  = io_in[12];
  assign \mchip.io_in  = io_in[11:0];
  assign \mchip.io_out  = { 10'h000, \mchip.micro_coded_cpu.m_inst_addr_stream , 1'h0 };
  assign \mchip.micro_coded_cpu.A_reg  = \mchip.micro_coded_cpu.alu_top.A_reg ;
  assign \mchip.micro_coded_cpu.B_Reg  = 1'h0;
  assign \mchip.micro_coded_cpu.B_reg  = \mchip.micro_coded_cpu.alu_top.B_reg ;
  assign \mchip.micro_coded_cpu.alu_en_A  = \mchip.micro_coded_cpu.mdecode_reg_top.alu_en_A ;
  assign \mchip.micro_coded_cpu.alu_en_A_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [0];
  assign \mchip.micro_coded_cpu.alu_en_B  = \mchip.micro_coded_cpu.mdecode_reg_top.alu_en_B ;
  assign \mchip.micro_coded_cpu.alu_en_B_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [8];
  assign \mchip.micro_coded_cpu.alu_op  = \mchip.micro_coded_cpu.mdecode_reg_top.alu_op ;
  assign \mchip.micro_coded_cpu.alu_op_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [3:1];
  assign \mchip.micro_coded_cpu.alu_result  = \mchip.micro_coded_cpu.alu_top.alu_result ;
  assign \mchip.micro_coded_cpu.alu_top.B_bus  = \mchip.micro_coded_cpu.alu_top.A_bus ;
  assign \mchip.micro_coded_cpu.alu_top.alu.A  = \mchip.micro_coded_cpu.alu_top.A_reg ;
  assign \mchip.micro_coded_cpu.alu_top.alu.B  = \mchip.micro_coded_cpu.alu_top.B_reg ;
  assign \mchip.micro_coded_cpu.alu_top.alu.a_equal_b  = 1'h0;
  assign \mchip.micro_coded_cpu.alu_top.alu.a_greater_b  = 1'h0;
  assign \mchip.micro_coded_cpu.alu_top.alu.alu_op  = \mchip.micro_coded_cpu.mdecode_reg_top.alu_op ;
  assign \mchip.micro_coded_cpu.alu_top.alu.alu_result  = \mchip.micro_coded_cpu.alu_top.alu_result_out ;
  assign \mchip.micro_coded_cpu.alu_top.alu.alu_result_tmp  = \mchip.micro_coded_cpu.alu_top.alu_result_out ;
  assign \mchip.micro_coded_cpu.alu_top.alu.carry_in  = 1'h0;
  assign \mchip.micro_coded_cpu.alu_top.alu.equal  = 1'h0;
  assign \mchip.micro_coded_cpu.alu_top.alu.greater  = 1'h0;
  assign \mchip.micro_coded_cpu.alu_top.alu.zero  = 8'h00;
  assign \mchip.micro_coded_cpu.alu_top.alu_en_A_reg  = \mchip.micro_coded_cpu.mdecode_reg_top.alu_en_A ;
  assign \mchip.micro_coded_cpu.alu_top.alu_en_B_reg  = \mchip.micro_coded_cpu.mdecode_reg_top.alu_en_B ;
  assign \mchip.micro_coded_cpu.alu_top.alu_op  = \mchip.micro_coded_cpu.mdecode_reg_top.alu_op ;
  assign \mchip.micro_coded_cpu.alu_top.carry_in  = 1'h0;
  assign \mchip.micro_coded_cpu.alu_top.cc_equal  = 1'h0;
  assign \mchip.micro_coded_cpu.alu_top.cc_equal_out  = 1'h0;
  assign \mchip.micro_coded_cpu.alu_top.cc_greater  = 1'h0;
  assign \mchip.micro_coded_cpu.alu_top.cc_greater_out  = 1'h0;
  assign \mchip.micro_coded_cpu.alu_top.sys_clk  = io_in[12];
  assign \mchip.micro_coded_cpu.alu_top.sys_reset  = io_in[13];
  assign \mchip.micro_coded_cpu.branch_target_id  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [7:0];
  assign \mchip.micro_coded_cpu.cc_equal  = 1'h0;
  assign \mchip.micro_coded_cpu.cc_greater  = 1'h0;
  assign \mchip.micro_coded_cpu.cpu_fsm_top.is_micro_nop  = 1'h0;
  assign \mchip.micro_coded_cpu.cpu_fsm_top.is_nop  = 1'h0;
  assign \mchip.micro_coded_cpu.cpu_fsm_top.sys_clk  = io_in[12];
  assign \mchip.micro_coded_cpu.cpu_fsm_top.sys_reset  = io_in[13];
  assign \mchip.micro_coded_cpu.imm  = \mchip.micro_coded_cpu.mdecode_reg_top.imm ;
  assign \mchip.micro_coded_cpu.imm_id  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [7:0];
  assign \mchip.micro_coded_cpu.imm_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [27:20];
  assign \mchip.micro_coded_cpu.inst_addr_stream  = 1'h0;
  assign \mchip.micro_coded_cpu.inst_to_bit.inst_addr  = 8'h00;
  assign \mchip.micro_coded_cpu.inst_to_bit.inst_addr_stream  = 1'h0;
  assign \mchip.micro_coded_cpu.inst_to_bit.sys_clk  = io_in[12];
  assign \mchip.micro_coded_cpu.inst_to_bit.sys_reset  = io_in[13];
  assign \mchip.micro_coded_cpu.inst_type  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [31:27];
  assign \mchip.micro_coded_cpu.instr_in  = io_in[0];
  assign \mchip.micro_coded_cpu.instr_reg  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg ;
  assign \mchip.micro_coded_cpu.instr_reg_en  = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4];
  assign \mchip.micro_coded_cpu.instr_reg_top.enable  = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [4];
  assign \mchip.micro_coded_cpu.instr_reg_top.instr_in  = io_in[0];
  assign \mchip.micro_coded_cpu.instr_reg_top.sys_clk  = io_in[12];
  assign \mchip.micro_coded_cpu.instr_reg_top.sys_reset  = io_in[13];
  assign \mchip.micro_coded_cpu.ir_decode_top.branch_target_id  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [7:0];
  assign \mchip.micro_coded_cpu.ir_decode_top.imm_id  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [7:0];
  assign \mchip.micro_coded_cpu.ir_decode_top.inst_type  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [31:27];
  assign \mchip.micro_coded_cpu.ir_decode_top.instr_in  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg ;
  assign \mchip.micro_coded_cpu.ir_decode_top.is_imm_active_id  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [26];
  assign \mchip.micro_coded_cpu.ir_decode_top.reg_dst_id  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [25:22];
  assign \mchip.micro_coded_cpu.ir_decode_top.reg_src_1_id  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [21:18];
  assign \mchip.micro_coded_cpu.ir_decode_top.reg_src_2_id  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [17:14];
  assign \mchip.micro_coded_cpu.is_current_inst_nop  = 1'h0;
  assign \mchip.micro_coded_cpu.is_current_micro_inst_nop  = 1'h0;
  assign \mchip.micro_coded_cpu.is_imm_active  = \mchip.micro_coded_cpu.mdecode_reg_top.is_imm_active ;
  assign \mchip.micro_coded_cpu.is_imm_active_id  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [26];
  assign \mchip.micro_coded_cpu.is_imm_active_md  = \mchip.micro_coded_cpu.mdecode_reg_top.is_imm_active_md ;
  assign \mchip.micro_coded_cpu.load_pc_en  = 1'h0;
  assign \mchip.micro_coded_cpu.m_inst_addr_offset [4:0] = 5'h00;
  assign \mchip.micro_coded_cpu.m_inst_addr_offset_gen.instr_in  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg ;
  assign \mchip.micro_coded_cpu.m_inst_addr_offset_gen.instr_type  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [31:27];
  assign \mchip.micro_coded_cpu.m_inst_addr_offset_gen.m_inst_addr_base  = { \mchip.micro_coded_cpu.m_inst_addr_offset [8:5], 5'h00 };
  assign \mchip.micro_coded_cpu.m_inst_addr_offset_gen.offset  = { \mchip.micro_coded_cpu.m_inst_addr_offset [8:5], 5'h00 };
  assign \mchip.micro_coded_cpu.m_inst_decode_top.alu_en_A_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [0];
  assign \mchip.micro_coded_cpu.m_inst_decode_top.alu_en_B_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [8];
  assign \mchip.micro_coded_cpu.m_inst_decode_top.alu_op_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [3:1];
  assign \mchip.micro_coded_cpu.m_inst_decode_top.imm_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [27:20];
  assign \mchip.micro_coded_cpu.m_inst_decode_top.is_imm_active_md  = \mchip.micro_coded_cpu.mdecode_reg_top.is_imm_active_md ;
  assign \mchip.micro_coded_cpu.m_inst_decode_top.m_args  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [9:0];
  assign \mchip.micro_coded_cpu.m_inst_decode_top.mbranch_target_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [17:10];
  assign \mchip.micro_coded_cpu.m_inst_decode_top.minstr_in  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg ;
  assign \mchip.micro_coded_cpu.m_inst_decode_top.minstr_type  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [43:41];
  assign \mchip.micro_coded_cpu.m_inst_decode_top.reg_dst_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [35:31];
  assign \mchip.micro_coded_cpu.m_inst_decode_top.reg_file_en_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [4];
  assign \mchip.micro_coded_cpu.m_inst_decode_top.reg_file_rw_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [5];
  assign \mchip.micro_coded_cpu.m_inst_decode_top.reg_src_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [40:36];
  assign \mchip.micro_coded_cpu.m_inst_to_bit.m_inst_addr  = { 4'h0, \mchip.micro_coded_cpu.m_pc_top.m_pc [4:0] };
  assign \mchip.micro_coded_cpu.m_inst_to_bit.m_inst_addr_stream  = \mchip.micro_coded_cpu.m_inst_addr_stream ;
  assign \mchip.micro_coded_cpu.m_inst_to_bit.sys_clk  = io_in[12];
  assign \mchip.micro_coded_cpu.m_inst_to_bit.sys_reset  = io_in[13];
  assign \mchip.micro_coded_cpu.m_instr_in  = io_in[1];
  assign \mchip.micro_coded_cpu.m_instr_reg  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg ;
  assign \mchip.micro_coded_cpu.m_instr_reg_en  = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1];
  assign \mchip.micro_coded_cpu.m_instr_reg_top.enable  = \mchip.micro_coded_cpu.cpu_fsm_top.cpu_state [1];
  assign \mchip.micro_coded_cpu.m_instr_reg_top.minstr_in  = io_in[1];
  assign \mchip.micro_coded_cpu.m_instr_reg_top.sys_clk  = io_in[12];
  assign \mchip.micro_coded_cpu.m_instr_reg_top.sys_reset  = io_in[13];
  assign \mchip.micro_coded_cpu.m_pc  = \mchip.micro_coded_cpu.m_pc_top.m_pc ;
  assign \mchip.micro_coded_cpu.m_pc_top.load_m_pc_en  = \mchip.micro_coded_cpu.load_m_pc_en ;
  assign \mchip.micro_coded_cpu.m_pc_top.sys_clk  = io_in[12];
  assign \mchip.micro_coded_cpu.m_pc_top.sys_reset  = io_in[13];
  assign \mchip.micro_coded_cpu.mbranch_target  = \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target ;
  assign \mchip.micro_coded_cpu.mbranch_target_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [17:10];
  assign \mchip.micro_coded_cpu.mdecode_reg_top.alu_en_A_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [0];
  assign \mchip.micro_coded_cpu.mdecode_reg_top.alu_en_B_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [8];
  assign \mchip.micro_coded_cpu.mdecode_reg_top.alu_op_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [3:1];
  assign \mchip.micro_coded_cpu.mdecode_reg_top.imm_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [27:20];
  assign \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [17:10];
  assign \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [35:31];
  assign \mchip.micro_coded_cpu.mdecode_reg_top.reg_file_en_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [4];
  assign \mchip.micro_coded_cpu.mdecode_reg_top.reg_file_rw_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [5];
  assign \mchip.micro_coded_cpu.mdecode_reg_top.reg_src_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [40:36];
  assign \mchip.micro_coded_cpu.mdecode_reg_top.sys_clk  = io_in[12];
  assign \mchip.micro_coded_cpu.mdecode_reg_top.sys_reset  = io_in[13];
  assign \mchip.micro_coded_cpu.minstr_type  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [43:41];
  assign \mchip.micro_coded_cpu.mpc_offset  = { 4'h0, \mchip.micro_coded_cpu.m_pc_top.m_pc [4:0] };
  assign \mchip.micro_coded_cpu.next_m_pc  = \mchip.micro_coded_cpu.m_pc_top.next_m_pc ;
  assign \mchip.micro_coded_cpu.pc  = 8'h00;
  assign \mchip.micro_coded_cpu.pc_top.load_pc_en  = 1'h0;
  assign \mchip.micro_coded_cpu.pc_top.pc  = 8'h00;
  assign \mchip.micro_coded_cpu.pc_top.sys_clk  = io_in[12];
  assign \mchip.micro_coded_cpu.pc_top.sys_reset  = io_in[13];
  assign \mchip.micro_coded_cpu.reg_dst  = \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst ;
  assign \mchip.micro_coded_cpu.reg_dst_id  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [25:22];
  assign \mchip.micro_coded_cpu.reg_dst_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [35:31];
  assign \mchip.micro_coded_cpu.reg_file_en  = \mchip.micro_coded_cpu.mdecode_reg_top.reg_file_en ;
  assign \mchip.micro_coded_cpu.reg_file_en_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [4];
  assign \mchip.micro_coded_cpu.reg_file_interface.reg_dst  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [25:22];
  assign \mchip.micro_coded_cpu.reg_file_interface.reg_file_en  = \mchip.micro_coded_cpu.mdecode_reg_top.reg_file_en ;
  assign \mchip.micro_coded_cpu.reg_file_interface.reg_file_rw  = \mchip.micro_coded_cpu.mdecode_reg_top.reg_file_rw ;
  assign \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data  = \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out ;
  assign \mchip.micro_coded_cpu.reg_file_interface.shared_write_bus  = \mchip.micro_coded_cpu.alu_top.A_bus ;
  assign \mchip.micro_coded_cpu.reg_file_interface.sys_clk  = io_in[12];
  assign \mchip.micro_coded_cpu.reg_file_interface.sys_reset  = io_in[13];
  assign \mchip.micro_coded_cpu.reg_file_rw  = \mchip.micro_coded_cpu.mdecode_reg_top.reg_file_rw ;
  assign \mchip.micro_coded_cpu.reg_file_rw_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [5];
  assign \mchip.micro_coded_cpu.reg_rd_data  = \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out ;
  assign \mchip.micro_coded_cpu.reg_src  = \mchip.micro_coded_cpu.mdecode_reg_top.reg_src ;
  assign \mchip.micro_coded_cpu.reg_src_1_id  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [21:18];
  assign \mchip.micro_coded_cpu.reg_src_2_id  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [17:14];
  assign \mchip.micro_coded_cpu.reg_src_dst_cmp_branch.A  = \mchip.micro_coded_cpu.alu_top.A_reg ;
  assign \mchip.micro_coded_cpu.reg_src_dst_cmp_branch.B  = 8'h00;
  assign \mchip.micro_coded_cpu.reg_src_dst_cmp_branch.alu_result  = \mchip.micro_coded_cpu.alu_top.alu_result ;
  assign \mchip.micro_coded_cpu.reg_src_dst_cmp_branch.cc_equal  = 1'h0;
  assign \mchip.micro_coded_cpu.reg_src_dst_cmp_branch.cc_greater  = 1'h0;
  assign \mchip.micro_coded_cpu.reg_src_dst_cmp_branch.imm  = \mchip.micro_coded_cpu.mdecode_reg_top.imm ;
  assign \mchip.micro_coded_cpu.reg_src_dst_cmp_branch.is_imm_active  = \mchip.micro_coded_cpu.mdecode_reg_top.is_imm_active ;
  assign \mchip.micro_coded_cpu.reg_src_dst_cmp_branch.reg_dst  = \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst ;
  assign \mchip.micro_coded_cpu.reg_src_md  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [40:36];
  assign \mchip.micro_coded_cpu.shared_mcpu_bus.alu_result  = \mchip.micro_coded_cpu.alu_top.alu_result ;
  assign \mchip.micro_coded_cpu.shared_mcpu_bus.cc_equal  = 1'h0;
  assign \mchip.micro_coded_cpu.shared_mcpu_bus.cc_greater  = 1'h0;
  assign \mchip.micro_coded_cpu.shared_mcpu_bus.imm  = \mchip.micro_coded_cpu.mdecode_reg_top.imm ;
  assign \mchip.micro_coded_cpu.shared_mcpu_bus.m_pc  = \mchip.micro_coded_cpu.m_pc_top.m_pc ;
  assign \mchip.micro_coded_cpu.shared_mcpu_bus.mbranch_target  = \mchip.micro_coded_cpu.mdecode_reg_top.mbranch_target ;
  assign \mchip.micro_coded_cpu.shared_mcpu_bus.minstr_type  = \mchip.micro_coded_cpu.m_instr_reg_top.m_instr_reg [43:41];
  assign \mchip.micro_coded_cpu.shared_mcpu_bus.reg_dst  = \mchip.micro_coded_cpu.mdecode_reg_top.reg_dst ;
  assign \mchip.micro_coded_cpu.shared_mcpu_bus.reg_rd_data  = \mchip.micro_coded_cpu.reg_file_interface.reg_rd_data_out ;
  assign \mchip.micro_coded_cpu.shared_mcpu_bus.reg_src  = \mchip.micro_coded_cpu.mdecode_reg_top.reg_src ;
  assign \mchip.micro_coded_cpu.shared_mcpu_bus.rs1  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [19:18];
  assign \mchip.micro_coded_cpu.shared_mcpu_bus.rs2  = \mchip.micro_coded_cpu.instr_reg_top.instr_reg [15:14];
  assign \mchip.micro_coded_cpu.shared_mcpu_bus.write_bus_out  = \mchip.micro_coded_cpu.alu_top.A_bus ;
  assign \mchip.micro_coded_cpu.shared_write_bus  = \mchip.micro_coded_cpu.alu_top.A_bus ;
  assign \mchip.micro_coded_cpu.sys_clk  = io_in[12];
  assign \mchip.micro_coded_cpu.sys_reset  = io_in[13];
  assign \mchip.reset  = io_in[13];
endmodule
