{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570912882397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570912882403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 22:41:22 2019 " "Processing started: Sat Oct 12 22:41:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570912882403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912882403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pinball -c pinball " "Command: quartus_map --read_settings_files=on --write_settings_files=off pinball -c pinball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912882403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570912882766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570912882766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/ws2812_rst_mng.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812_rst_mng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ws2812_rst_mng-arch_ws2812_rst_mng " "Found design unit 1: ws2812_rst_mng-arch_ws2812_rst_mng" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_rst_mng.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_rst_mng.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892198 ""} { "Info" "ISGN_ENTITY_NAME" "1 ws2812_rst_mng " "Found entity 1: ws2812_rst_mng" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_rst_mng.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_rst_mng.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912892198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/config_leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/config_leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 config_leds-arch_config_leds " "Found design unit 1: config_leds-arch_config_leds" {  } { { "../../VHDL_code/WS2812_manage/sources/config_leds.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/config_leds.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892200 ""} { "Info" "ISGN_ENTITY_NAME" "1 config_leds " "Found entity 1: config_leds" {  } { { "../../VHDL_code/WS2812_manage/sources/config_leds.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/config_leds.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912892200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/ws2812_mngt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812_mngt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ws2812_mngt-arch_ws2812_mngt " "Found design unit 1: ws2812_mngt-arch_ws2812_mngt" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_mngt.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_mngt.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892202 ""} { "Info" "ISGN_ENTITY_NAME" "1 ws2812_mngt " "Found entity 1: ws2812_mngt" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_mngt.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_mngt.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912892202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/ws2812_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ws2812_ctrl-arch_ws2812_ctrl " "Found design unit 1: ws2812_ctrl-arch_ws2812_ctrl" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892204 ""} { "Info" "ISGN_ENTITY_NAME" "1 ws2812_ctrl " "Found entity 1: ws2812_ctrl" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912892204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/ws2812.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WS2812-arch_WS2812 " "Found design unit 1: WS2812-arch_WS2812" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892206 ""} { "Info" "ISGN_ENTITY_NAME" "1 WS2812 " "Found entity 1: WS2812" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912892206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/pkg_ws2812.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/pkg_ws2812.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_ws2812 " "Found design unit 1: pkg_ws2812" {  } { { "../../VHDL_code/WS2812_manage/sources/pkg_ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/pkg_ws2812.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912892208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/top_pinball/top_pinball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/top_pinball/top_pinball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_pinball-arch_top_pinball " "Found design unit 1: top_pinball-arch_top_pinball" {  } { { "../Design_FPGA/top_pinball/top_pinball.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/top_pinball.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892210 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_pinball " "Found entity 1: top_pinball" {  } { { "../Design_FPGA/top_pinball/top_pinball.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/top_pinball.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912892210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/top_pinball/pkg_pinball.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/github/pinball_project/design_fpga/top_pinball/pkg_pinball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_pinball " "Found design unit 1: pkg_pinball" {  } { { "../Design_FPGA/top_pinball/pkg_pinball.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/pkg_pinball.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912892212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/uart_mngt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/uart_mngt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_mngt-arch_uart_mngt " "Found design unit 1: uart_mngt-arch_uart_mngt" {  } { { "../Design_FPGA/uart_pinball/sources/uart_mngt.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_mngt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892214 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_mngt " "Found entity 1: uart_mngt" {  } { { "../Design_FPGA/uart_pinball/sources/uart_mngt.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_mngt.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912892214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/uart_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/uart_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_ctrl-arch_uart_ctrl " "Found design unit 1: uart_ctrl-arch_uart_ctrl" {  } { { "../Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892216 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrl " "Found entity 1: uart_ctrl" {  } { { "../Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912892216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/tx_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/tx_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_uart-arch " "Found design unit 1: tx_uart-arch" {  } { { "../Design_FPGA/uart_pinball/sources/tx_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/tx_uart.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892218 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_uart " "Found entity 1: tx_uart" {  } { { "../Design_FPGA/uart_pinball/sources/tx_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/tx_uart.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912892218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/rx_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/rx_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_uart-arch " "Found design unit 1: rx_uart-arch" {  } { { "../Design_FPGA/uart_pinball/sources/rx_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/rx_uart.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892220 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_uart " "Found entity 1: rx_uart" {  } { { "../Design_FPGA/uart_pinball/sources/rx_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/rx_uart.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912892220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/reg_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/reg_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_ctrl-arch_reg_ctrl " "Found design unit 1: reg_ctrl-arch_reg_ctrl" {  } { { "../Design_FPGA/uart_pinball/sources/reg_ctrl.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/reg_ctrl.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892222 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_ctrl " "Found entity 1: reg_ctrl" {  } { { "../Design_FPGA/uart_pinball/sources/reg_ctrl.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/reg_ctrl.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912892222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/pkg_uart_pinball.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/pkg_uart_pinball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_uart_pinball " "Found design unit 1: pkg_uart_pinball" {  } { { "../Design_FPGA/uart_pinball/sources/pkg_uart_pinball.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/pkg_uart_pinball.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912892224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/pkg_uart.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/pkg_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_uart " "Found design unit 1: pkg_uart" {  } { { "../Design_FPGA/uart_pinball/sources/pkg_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/pkg_uart.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892226 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg_uart-body " "Found design unit 2: pkg_uart-body" {  } { { "../Design_FPGA/uart_pinball/sources/pkg_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/pkg_uart.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912892226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912892226 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_pinball " "Elaborating entity \"top_pinball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570912892284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_ctrl uart_ctrl:uart_ctrl_inst " "Elaborating entity \"uart_ctrl\" for hierarchy \"uart_ctrl:uart_ctrl_inst\"" {  } { { "../Design_FPGA/top_pinball/top_pinball.vhd" "uart_ctrl_inst" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/top_pinball.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912892295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mngt uart_ctrl:uart_ctrl_inst\|uart_mngt:uart_mngt_inst " "Elaborating entity \"uart_mngt\" for hierarchy \"uart_ctrl:uart_ctrl_inst\|uart_mngt:uart_mngt_inst\"" {  } { { "../Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" "uart_mngt_inst" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912892297 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_cmd_ok_s uart_mngt.vhd(101) " "Verilog HDL or VHDL warning at uart_mngt.vhd(101): object \"uart_cmd_ok_s\" assigned a value but never read" {  } { { "../Design_FPGA/uart_pinball/sources/uart_mngt.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_mngt.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570912892299 "|top_pinball|uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_cmd_ko_s uart_mngt.vhd(102) " "Verilog HDL or VHDL warning at uart_mngt.vhd(102): object \"uart_cmd_ko_s\" assigned a value but never read" {  } { { "../Design_FPGA/uart_pinball/sources/uart_mngt.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_mngt.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570912892299 "|top_pinball|uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "raz_cmd_ok uart_mngt.vhd(108) " "Verilog HDL or VHDL warning at uart_mngt.vhd(108): object \"raz_cmd_ok\" assigned a value but never read" {  } { { "../Design_FPGA/uart_pinball/sources/uart_mngt.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_mngt.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570912892299 "|top_pinball|uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_uart uart_ctrl:uart_ctrl_inst\|rx_uart:rx_uart_inst " "Elaborating entity \"rx_uart\" for hierarchy \"uart_ctrl:uart_ctrl_inst\|rx_uart:rx_uart_inst\"" {  } { { "../Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" "rx_uart_inst" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912892301 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_cnt rx_uart.vhd(60) " "Verilog HDL or VHDL warning at rx_uart.vhd(60): object \"start_cnt\" assigned a value but never read" {  } { { "../Design_FPGA/uart_pinball/sources/rx_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/rx_uart.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570912892302 "|top_pinball|uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_uart uart_ctrl:uart_ctrl_inst\|tx_uart:tx_uart_inst " "Elaborating entity \"tx_uart\" for hierarchy \"uart_ctrl:uart_ctrl_inst\|tx_uart:tx_uart_inst\"" {  } { { "../Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" "tx_uart_inst" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912892304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_ctrl ws2812_ctrl:ws2812_ctrl_inst " "Elaborating entity \"ws2812_ctrl\" for hierarchy \"ws2812_ctrl:ws2812_ctrl_inst\"" {  } { { "../Design_FPGA/top_pinball/top_pinball.vhd" "ws2812_ctrl_inst" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/top_pinball.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912892306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "config_valid_s ws2812_ctrl.vhd(45) " "Verilog HDL or VHDL warning at ws2812_ctrl.vhd(45): object \"config_valid_s\" assigned a value but never read" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570912892307 "|top_pinball|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "config_done_s ws2812_ctrl.vhd(52) " "Verilog HDL or VHDL warning at ws2812_ctrl.vhd(52): object \"config_done_s\" assigned a value but never read" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570912892307 "|top_pinball|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_gen_s ws2812_ctrl.vhd(55) " "Verilog HDL or VHDL warning at ws2812_ctrl.vhd(55): object \"reset_gen_s\" assigned a value but never read" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570912892307 "|top_pinball|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_leds ws2812_ctrl:ws2812_ctrl_inst\|config_leds:config_leds_inst " "Elaborating entity \"config_leds\" for hierarchy \"ws2812_ctrl:ws2812_ctrl_inst\|config_leds:config_leds_inst\"" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" "config_leds_inst" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912892320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_mngt ws2812_ctrl:ws2812_ctrl_inst\|ws2812_mngt:ws2812_mngt_inst " "Elaborating entity \"ws2812_mngt\" for hierarchy \"ws2812_ctrl:ws2812_ctrl_inst\|ws2812_mngt:ws2812_mngt_inst\"" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" "ws2812_mngt_inst" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912892382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WS2812 ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst " "Elaborating entity \"WS2812\" for hierarchy \"ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst\"" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" "ws2812_inst" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912892410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_ctrl reg_ctrl:reg_ctrl_inst " "Elaborating entity \"reg_ctrl\" for hierarchy \"reg_ctrl:reg_ctrl_inst\"" {  } { { "../Design_FPGA/top_pinball/top_pinball.vhd" "reg_ctrl_inst" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/top_pinball.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912892422 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Design_FPGA/uart_pinball/sources/tx_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/tx_uart.vhd" 210 -1 0 } } { "../../VHDL_code/WS2812_manage/sources/ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd" 101 -1 0 } } { "../../VHDL_code/WS2812_manage/sources/ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd" 131 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1570912893432 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1570912893432 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570912893701 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst\|cnt_24\[4\] High " "Register ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst\|cnt_24\[4\] will power up to High" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd" 131 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1570912893797 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst\|cnt_24\[2\] High " "Register ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst\|cnt_24\[2\] will power up to High" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd" 131 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1570912893797 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst\|cnt_24\[1\] High " "Register ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst\|cnt_24\[1\] will power up to High" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd" 131 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1570912893797 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst\|cnt_24\[0\] High " "Register ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst\|cnt_24\[0\] will power up to High" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd" 131 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1570912893797 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1570912893797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570912895080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912895080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "773 " "Implemented 773 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570912895167 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570912895167 ""} { "Info" "ICUT_CUT_TM_LCELLS" "766 " "Implemented 766 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570912895167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570912895167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570912895188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 22:41:35 2019 " "Processing ended: Sat Oct 12 22:41:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570912895188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570912895188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570912895188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912895188 ""}
