

================================================================
== Vivado HLS Report for 'ImageProcess'
================================================================
* Date:           Tue Jul 11 15:32:39 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Convolutions
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.089|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2919044|  4147844|  2919044|  4147844|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1         |  2918400|  4147200|  38 ~ 54 |          -|          -|  76800|    no    |
        | + Loop 1.1      |       33|       33|        11|          -|          -|      3|    no    |
        |  ++ Loop 1.1.1  |        9|        9|         3|          -|          -|      3|    no    |
        | + Loop 1.2      |       15|       15|         5|          -|          -|      3|    no    |
        |  ++ Loop 1.2.1  |        3|        3|         1|          -|          -|      3|    no    |
        | + Loop 1.3      |       15|       15|         5|          -|          -|      3|    no    |
        |  ++ Loop 1.3.1  |        3|        3|         1|          -|          -|      3|    no    |
        | + Loop 1.4      |       15|       15|         5|          -|          -|      3|    no    |
        |  ++ Loop 1.4.1  |        3|        3|         1|          -|          -|      3|    no    |
        |- Loop 2         |      642|      642|         2|          -|          -|    321|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	16  / (exitcond1)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
	14  / (exitcond2 & !or_cond) | (exitcond2 & operation_read != 0 & operation_read != 1 & operation_read != 2)
	8  / (exitcond2 & or_cond & operation_read == 2)
	10  / (exitcond2 & or_cond & operation_read == 1)
	12  / (exitcond2 & or_cond & operation_read == 0)
5 --> 
	6  / (!exitcond3)
	4  / (exitcond3)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / (!exitcond1_i2)
	14  / (exitcond1_i2)
9 --> 
	9  / (!exitcond_i2)
	8  / (exitcond_i2)
10 --> 
	11  / (!exitcond1_i1)
	14  / (exitcond1_i1)
11 --> 
	11  / (!exitcond_i1)
	10  / (exitcond_i1)
12 --> 
	13  / (!exitcond1_i)
	14  / (exitcond1_i)
13 --> 
	13  / (!exitcond_i)
	12  / (exitcond_i)
14 --> 
	15  / true
15 --> 
	2  / true
16 --> 
	17  / (!exitcond)
17 --> 
	16  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%window_val_2_2 = alloca i16"   --->   Operation 18 'alloca' 'window_val_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%window_val_2_2_1 = alloca i16"   --->   Operation 19 'alloca' 'window_val_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%window_val_2_2_2 = alloca i16"   --->   Operation 20 'alloca' 'window_val_2_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%window_val_2_2_3 = alloca i16"   --->   Operation 21 'alloca' 'window_val_2_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%window_val_2_2_4 = alloca i16"   --->   Operation 22 'alloca' 'window_val_2_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%window_val_2_2_5 = alloca i16"   --->   Operation 23 'alloca' 'window_val_2_2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%window_val_2_2_6 = alloca i16"   --->   Operation 24 'alloca' 'window_val_2_2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%window_val_2_2_7 = alloca i16"   --->   Operation 25 'alloca' 'window_val_2_2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%window_val_2_2_8 = alloca i16"   --->   Operation 26 'alloca' 'window_val_2_2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_data_V), !map !87"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_keep_V), !map !91"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_strb_V), !map !95"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !99"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !103"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !107"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !111"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_data_V), !map !115"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_keep_V), !map !119"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_strb_V), !map !123"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !127"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !131"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !135"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !139"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %kernel), !map !143"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %operation), !map !149"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @ImageProcess_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%operation_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %operation)"   --->   Operation 44 'read' 'operation_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%lineBuff_val_0 = alloca [320 x i8], align 1" [Convolutions/core.cpp:10]   --->   Operation 45 'alloca' 'lineBuff_val_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%lineBuff_val_1 = alloca [320 x i8], align 1" [Convolutions/core.cpp:10]   --->   Operation 46 'alloca' 'lineBuff_val_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%lineBuff_val_2 = alloca [320 x i8], align 1" [Convolutions/core.cpp:10]   --->   Operation 47 'alloca' 'lineBuff_val_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Convolutions/core.cpp:4]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %operation, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Convolutions/core.cpp:5]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i8]* %kernel, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 50 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([9 x i8]* %kernel, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [11 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Convolutions/core.cpp:7]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Convolutions/core.cpp:8]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind"   --->   Operation 54 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind"   --->   Operation 55 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.76ns)   --->   "br label %1" [Convolutions/core.cpp:24]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%dataOutSideChannel_i = phi i5 [ undef, %0 ], [ %tmp_id_V_1, %._crit_edge144 ]"   --->   Operation 57 'phi' 'dataOutSideChannel_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%dataOutSideChannel_u = phi i2 [ undef, %0 ], [ %tmp_user_V_1, %._crit_edge144 ]"   --->   Operation 58 'phi' 'dataOutSideChannel_u' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%dataOutSideChannel_s = phi i1 [ undef, %0 ], [ %tmp_strb_V_1, %._crit_edge144 ]"   --->   Operation 59 'phi' 'dataOutSideChannel_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%dataOutSideChannel_k = phi i1 [ undef, %0 ], [ %tmp_keep_V_1, %._crit_edge144 ]"   --->   Operation 60 'phi' 'dataOutSideChannel_k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%dataOutSideChannel_d = phi i6 [ undef, %0 ], [ %tmp_dest_V_1, %._crit_edge144 ]"   --->   Operation 61 'phi' 'dataOutSideChannel_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%col_assign = phi i32 [ 0, %0 ], [ %col_1, %._crit_edge144 ]"   --->   Operation 62 'phi' 'col_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%row = phi i32 [ 0, %0 ], [ %row_1, %._crit_edge144 ]"   --->   Operation 63 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%pixConvolved = phi i32 [ 0, %0 ], [ %pixConvolved_2, %._crit_edge144 ]" [Convolutions/core.cpp:62]   --->   Operation 64 'phi' 'pixConvolved' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%countWait = phi i17 [ 1, %0 ], [ %phitmp, %._crit_edge144 ]" [Convolutions/core.cpp:24]   --->   Operation 65 'phi' 'countWait' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.43ns)   --->   "%exitcond1 = icmp eq i17 %countWait, -54271" [Convolutions/core.cpp:24]   --->   Operation 66 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 76800, i64 76800, i64 76800)"   --->   Operation 67 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %.preheader.preheader.i.i" [Convolutions/core.cpp:24]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (0.00ns)   --->   "%empty_19 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [Convolutions/core.cpp:26]   --->   Operation 69 'read' 'empty_19' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_s = zext i32 %col_assign to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 70 'zext' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr = getelementptr [320 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_s" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 71 'getelementptr' 'lineBuff_val_1_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 72 'load' 'lineBuff_val_1_load' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr = getelementptr [320 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_s" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 73 'getelementptr' 'lineBuff_val_2_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 74 'load' 'lineBuff_val_2_load' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 75 [1/1] (1.76ns)   --->   "br label %.preheader" [Convolutions/core.cpp:99]   --->   Operation 75 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 76 [1/2] (0.00ns)   --->   "%empty_19 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [Convolutions/core.cpp:26]   --->   Operation 76 'read' 'empty_19' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_19, 0" [Convolutions/core.cpp:26]   --->   Operation 77 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_19, 1" [Convolutions/core.cpp:26]   --->   Operation 78 'extractvalue' 'tmp_keep_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_strb_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_19, 2" [Convolutions/core.cpp:26]   --->   Operation 79 'extractvalue' 'tmp_strb_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_19, 3" [Convolutions/core.cpp:26]   --->   Operation 80 'extractvalue' 'tmp_user_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_19, 5" [Convolutions/core.cpp:26]   --->   Operation 81 'extractvalue' 'tmp_id_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_19, 6" [Convolutions/core.cpp:26]   --->   Operation 82 'extractvalue' 'tmp_dest_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 83 'load' 'lineBuff_val_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr = getelementptr [320 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_s" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 84 'getelementptr' 'lineBuff_val_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_1_load, i8* %lineBuff_val_0_addr, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 85 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 86 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 86 'load' 'lineBuff_val_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 87 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_2_load, i8* %lineBuff_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 87 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 88 [1/1] (3.25ns)   --->   "store i8 %tmp_data_V_1, i8* %lineBuff_val_2_addr, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:883->Convolutions/core.cpp:30]   --->   Operation 88 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 89 [1/1] (1.76ns)   --->   "br label %.loopexit" [Convolutions/core.cpp:32]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.21>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%row_assign = phi i2 [ 0, %.preheader.preheader.i.i ], [ %WinRow, %.loopexit.loopexit ]"   --->   Operation 90 'phi' 'row_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%row_assign_cast = zext i2 %row_assign to i5" [Convolutions/core.cpp:32]   --->   Operation 91 'zext' 'row_assign_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %row_assign, -1" [Convolutions/core.cpp:32]   --->   Operation 92 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 93 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.56ns)   --->   "%WinRow = add i2 %row_assign, 1" [Convolutions/core.cpp:32]   --->   Operation 94 'add' 'WinRow' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader73.preheader" [Convolutions/core.cpp:32]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %row_assign, i2 0)" [Convolutions/core.cpp:36]   --->   Operation 96 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %p_shl to i5" [Convolutions/core.cpp:36]   --->   Operation 97 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.73ns)   --->   "%tmp_4 = sub i5 %p_shl_cast, %row_assign_cast" [Convolutions/core.cpp:36]   --->   Operation 98 'sub' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.76ns)   --->   "br label %.preheader73" [Convolutions/core.cpp:33]   --->   Operation 99 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %row, i32 1, i32 31)" [Convolutions/core.cpp:42]   --->   Operation 100 'partselect' 'tmp_2' <Predicate = (exitcond2)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (2.47ns)   --->   "%icmp = icmp sgt i31 %tmp_2, 0" [Convolutions/core.cpp:42]   --->   Operation 101 'icmp' 'icmp' <Predicate = (exitcond2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %col_assign, i32 1, i32 31)" [Convolutions/core.cpp:42]   --->   Operation 102 'partselect' 'tmp_3' <Predicate = (exitcond2)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.47ns)   --->   "%icmp7 = icmp sgt i31 %tmp_3, 0" [Convolutions/core.cpp:42]   --->   Operation 103 'icmp' 'icmp7' <Predicate = (exitcond2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns)   --->   "%or_cond = and i1 %icmp, %icmp7" [Convolutions/core.cpp:42]   --->   Operation 104 'and' 'or_cond' <Predicate = (exitcond2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.76ns)   --->   "br i1 %or_cond, label %3, label %._crit_edge" [Convolutions/core.cpp:42]   --->   Operation 105 'br' <Predicate = (exitcond2)> <Delay = 1.76>
ST_4 : Operation 106 [1/1] (1.86ns)   --->   "switch i32 %operation_read, label %._crit_edge143 [
    i32 0, label %.preheader131.preheader
    i32 1, label %.preheader130.preheader
    i32 2, label %.preheader129.preheader
  ]" [Convolutions/core.cpp:43]   --->   Operation 106 'switch' <Predicate = (exitcond2 & or_cond)> <Delay = 1.86>
ST_4 : Operation 107 [1/1] (1.76ns)   --->   "br label %.preheader129" [Convolutions/core.cpp:131->Convolutions/core.cpp:57]   --->   Operation 107 'br' <Predicate = (exitcond2 & or_cond & operation_read == 2)> <Delay = 1.76>
ST_4 : Operation 108 [1/1] (1.76ns)   --->   "br label %.preheader130" [Convolutions/core.cpp:117->Convolutions/core.cpp:53]   --->   Operation 108 'br' <Predicate = (exitcond2 & or_cond & operation_read == 1)> <Delay = 1.76>
ST_4 : Operation 109 [1/1] (1.76ns)   --->   "br label %.preheader131" [Convolutions/core.cpp:145->Convolutions/core.cpp:46]   --->   Operation 109 'br' <Predicate = (exitcond2 & or_cond & operation_read == 0)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%col_assign_2 = phi i2 [ 0, %.preheader73.preheader ], [ %WinCol, %.preheader73.backedge ]"   --->   Operation 110 'phi' 'col_assign_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%col_assign_2_cast = zext i2 %col_assign_2 to i5" [Convolutions/core.cpp:33]   --->   Operation 111 'zext' 'col_assign_2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%col_assign_2_cast1 = zext i2 %col_assign_2 to i32" [Convolutions/core.cpp:33]   --->   Operation 112 'zext' 'col_assign_2_cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.95ns)   --->   "%exitcond3 = icmp eq i2 %col_assign_2, -1" [Convolutions/core.cpp:33]   --->   Operation 113 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 114 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (1.56ns)   --->   "%WinCol = add i2 %col_assign_2, 1" [Convolutions/core.cpp:33]   --->   Operation 115 'add' 'WinCol' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %getval.exit" [Convolutions/core.cpp:33]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (2.55ns)   --->   "%col_assign_1 = add nsw i32 %pixConvolved, %col_assign_2_cast1" [Convolutions/core.cpp:34]   --->   Operation 117 'add' 'col_assign_1' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_6 = zext i32 %col_assign_1 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 118 'zext' 'tmp_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_1 = getelementptr [320 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 119 'getelementptr' 'lineBuff_val_0_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 120 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 120 'load' 'lineBuff_val_0_load' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_1 = getelementptr [320 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 121 'getelementptr' 'lineBuff_val_1_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 122 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 122 'load' 'lineBuff_val_1_load_1' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_1 = getelementptr [320 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 123 'getelementptr' 'lineBuff_val_2_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 124 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 124 'load' 'lineBuff_val_2_load_1' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_5 : Operation 125 [1/1] (1.78ns)   --->   "%tmp_7 = add i5 %col_assign_2_cast, %tmp_4" [Convolutions/core.cpp:36]   --->   Operation 125 'add' 'tmp_7' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 126 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.02>
ST_6 : Operation 127 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 127 'load' 'lineBuff_val_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_6 : Operation 128 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 128 'load' 'lineBuff_val_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_6 : Operation 129 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 129 'load' 'lineBuff_val_2_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_6 : Operation 130 [1/1] (1.77ns)   --->   "%tmp = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %lineBuff_val_0_load, i8 %lineBuff_val_1_load_1, i8 %lineBuff_val_2_load_1, i2 %row_assign)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 130 'mux' 'tmp' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i5 %tmp_7 to i32" [Convolutions/core.cpp:36]   --->   Operation 131 'sext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_8 = zext i32 %tmp_7_cast to i64" [Convolutions/core.cpp:36]   --->   Operation 132 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i8]* %kernel, i64 0, i64 %tmp_8" [Convolutions/core.cpp:36]   --->   Operation 133 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [2/2] (2.32ns)   --->   "%kernel_load = load i8* %kernel_addr, align 1" [Convolutions/core.cpp:36]   --->   Operation 134 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>

State 7 <SV = 6> <Delay = 6.49>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%val = zext i8 %tmp to i16" [Convolutions/core.cpp:34]   --->   Operation 135 'zext' 'val' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/2] (2.32ns)   --->   "%kernel_load = load i8* %kernel_addr, align 1" [Convolutions/core.cpp:36]   --->   Operation 136 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_9 = sext i8 %kernel_load to i16" [Convolutions/core.cpp:36]   --->   Operation 137 'sext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (4.17ns)   --->   "%window_val_2_0 = mul i16 %tmp_9, %val" [Convolutions/core.cpp:36]   --->   Operation 138 'mul' 'window_val_2_0' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (1.13ns)   --->   "switch i2 %row_assign, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 139 'switch' <Predicate = true> <Delay = 1.13>
ST_7 : Operation 140 [1/1] (1.13ns)   --->   "switch i2 %col_assign_2, label %branch8 [
    i2 0, label %branch1..preheader73.backedge_crit_edge
    i2 1, label %branch7
  ]" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 140 'switch' <Predicate = (row_assign == 1)> <Delay = 1.13>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "store i16 %window_val_2_0, i16* %window_val_2_2_4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 141 'store' <Predicate = (row_assign == 1 & col_assign_2 == 1)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader73.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 142 'br' <Predicate = (row_assign == 1 & col_assign_2 == 1)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "store i16 %window_val_2_0, i16* %window_val_2_2_3" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 143 'store' <Predicate = (row_assign == 1 & col_assign_2 == 0)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "br label %.preheader73.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 144 'br' <Predicate = (row_assign == 1 & col_assign_2 == 0)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "store i16 %window_val_2_0, i16* %window_val_2_2_5" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 145 'store' <Predicate = (row_assign == 1 & col_assign_2 != 0 & col_assign_2 != 1)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "br label %.preheader73.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 146 'br' <Predicate = (row_assign == 1 & col_assign_2 != 0 & col_assign_2 != 1)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (1.13ns)   --->   "switch i2 %col_assign_2, label %branch5 [
    i2 0, label %branch0..preheader73.backedge_crit_edge
    i2 1, label %branch4
  ]" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 147 'switch' <Predicate = (row_assign == 0)> <Delay = 1.13>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "store i16 %window_val_2_0, i16* %window_val_2_2_1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 148 'store' <Predicate = (row_assign == 0 & col_assign_2 == 1)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "br label %.preheader73.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 149 'br' <Predicate = (row_assign == 0 & col_assign_2 == 1)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "store i16 %window_val_2_0, i16* %window_val_2_2" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 150 'store' <Predicate = (row_assign == 0 & col_assign_2 == 0)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "br label %.preheader73.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 151 'br' <Predicate = (row_assign == 0 & col_assign_2 == 0)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "store i16 %window_val_2_0, i16* %window_val_2_2_2" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 152 'store' <Predicate = (row_assign == 0 & col_assign_2 != 0 & col_assign_2 != 1)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "br label %.preheader73.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 153 'br' <Predicate = (row_assign == 0 & col_assign_2 != 0 & col_assign_2 != 1)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (1.13ns)   --->   "switch i2 %col_assign_2, label %branch11 [
    i2 0, label %branch2..preheader73.backedge_crit_edge
    i2 1, label %branch10
  ]" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 154 'switch' <Predicate = (row_assign != 0 & row_assign != 1)> <Delay = 1.13>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "store i16 %window_val_2_0, i16* %window_val_2_2_7" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 155 'store' <Predicate = (row_assign != 0 & row_assign != 1 & col_assign_2 == 1)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "br label %.preheader73.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 156 'br' <Predicate = (row_assign != 0 & row_assign != 1 & col_assign_2 == 1)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "store i16 %window_val_2_0, i16* %window_val_2_2_6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 157 'store' <Predicate = (row_assign != 0 & row_assign != 1 & col_assign_2 == 0)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader73.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 158 'br' <Predicate = (row_assign != 0 & row_assign != 1 & col_assign_2 == 0)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "store i16 %window_val_2_0, i16* %window_val_2_2_8" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 159 'store' <Predicate = (row_assign != 0 & row_assign != 1 & col_assign_2 != 0 & col_assign_2 != 1)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "br label %.preheader73.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 160 'br' <Predicate = (row_assign != 0 & row_assign != 1 & col_assign_2 != 0 & col_assign_2 != 1)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "br label %.preheader73"   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.86>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%row_assign_3 = phi i2 [ %row_5, %.preheader129.loopexit ], [ 0, %.preheader129.preheader ]"   --->   Operation 162 'phi' 'row_assign_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%maxValue_i = phi i8 [ %maxValue_1_i, %.preheader129.loopexit ], [ 0, %.preheader129.preheader ]" [Convolutions/core.cpp:135->Convolutions/core.cpp:57]   --->   Operation 163 'phi' 'maxValue_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.95ns)   --->   "%exitcond1_i2 = icmp eq i2 %row_assign_3, -1" [Convolutions/core.cpp:131->Convolutions/core.cpp:57]   --->   Operation 164 'icmp' 'exitcond1_i2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 165 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (1.56ns)   --->   "%row_5 = add i2 %row_assign_3, 1" [Convolutions/core.cpp:131->Convolutions/core.cpp:57]   --->   Operation 166 'add' 'row_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i2, label %._crit_edge143.loopexit, label %.preheader.i121.preheader" [Convolutions/core.cpp:131->Convolutions/core.cpp:57]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_12_i = zext i2 %row_assign_3 to i4" [Convolutions/core.cpp:131->Convolutions/core.cpp:57]   --->   Operation 168 'zext' 'tmp_12_i' <Predicate = (!exitcond1_i2)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%p_shl_i2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %row_assign_3, i2 0)" [Convolutions/core.cpp:131->Convolutions/core.cpp:57]   --->   Operation 169 'bitconcatenate' 'p_shl_i2' <Predicate = (!exitcond1_i2)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (1.73ns)   --->   "%tmp_13_i = sub i4 %p_shl_i2, %tmp_12_i" [Convolutions/core.cpp:131->Convolutions/core.cpp:57]   --->   Operation 170 'sub' 'tmp_13_i' <Predicate = (!exitcond1_i2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (1.76ns)   --->   "br label %.preheader.i121" [Convolutions/core.cpp:132->Convolutions/core.cpp:57]   --->   Operation 171 'br' <Predicate = (!exitcond1_i2)> <Delay = 1.76>
ST_8 : Operation 172 [1/1] (1.86ns)   --->   "br label %._crit_edge143"   --->   Operation 172 'br' <Predicate = (exitcond1_i2)> <Delay = 1.86>

State 9 <SV = 5> <Delay = 7.08>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%maxValue_1_i = phi i8 [ %valInWindow_0_maxVal, %getval.exit.i126 ], [ %maxValue_i, %.preheader.i121.preheader ]" [Convolutions/core.cpp:135->Convolutions/core.cpp:57]   --->   Operation 173 'phi' 'maxValue_1_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%col_assign_5 = phi i2 [ %col_4, %getval.exit.i126 ], [ 0, %.preheader.i121.preheader ]"   --->   Operation 174 'phi' 'col_assign_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.95ns)   --->   "%exitcond_i2 = icmp eq i2 %col_assign_5, -1" [Convolutions/core.cpp:132->Convolutions/core.cpp:57]   --->   Operation 175 'icmp' 'exitcond_i2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 176 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (1.56ns)   --->   "%col_4 = add i2 %col_assign_5, 1" [Convolutions/core.cpp:132->Convolutions/core.cpp:57]   --->   Operation 177 'add' 'col_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %.preheader129.loopexit, label %getval.exit.i126" [Convolutions/core.cpp:132->Convolutions/core.cpp:57]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%window_val_2_2_loa_2 = load i16* %window_val_2_2"   --->   Operation 179 'load' 'window_val_2_2_loa_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%window_val_2_2_1_l_2 = load i16* %window_val_2_2_1"   --->   Operation 180 'load' 'window_val_2_2_1_l_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%window_val_2_2_2_l_2 = load i16* %window_val_2_2_2"   --->   Operation 181 'load' 'window_val_2_2_2_l_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%window_val_2_2_3_l_2 = load i16* %window_val_2_2_3"   --->   Operation 182 'load' 'window_val_2_2_3_l_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%window_val_2_2_4_l_2 = load i16* %window_val_2_2_4"   --->   Operation 183 'load' 'window_val_2_2_4_l_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%window_val_2_2_5_l_2 = load i16* %window_val_2_2_5"   --->   Operation 184 'load' 'window_val_2_2_5_l_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%window_val_2_2_6_l_2 = load i16* %window_val_2_2_6"   --->   Operation 185 'load' 'window_val_2_2_6_l_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%window_val_2_2_7_l_2 = load i16* %window_val_2_2_7"   --->   Operation 186 'load' 'window_val_2_2_7_l_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%window_val_2_2_8_l_2 = load i16* %window_val_2_2_8"   --->   Operation 187 'load' 'window_val_2_2_8_l_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_14_i = zext i2 %col_assign_5 to i4" [Convolutions/core.cpp:132->Convolutions/core.cpp:57]   --->   Operation 188 'zext' 'tmp_14_i' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (1.73ns)   --->   "%tmp_15_i = add i4 %tmp_13_i, %tmp_14_i" [Convolutions/core.cpp:131->Convolutions/core.cpp:57]   --->   Operation 189 'add' 'tmp_15_i' <Predicate = (!exitcond_i2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (2.55ns)   --->   "%tmp_13 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %window_val_2_2_loa_2, i16 %window_val_2_2_1_l_2, i16 %window_val_2_2_2_l_2, i16 %window_val_2_2_3_l_2, i16 %window_val_2_2_4_l_2, i16 %window_val_2_2_5_l_2, i16 %window_val_2_2_6_l_2, i16 %window_val_2_2_7_l_2, i16 %window_val_2_2_8_l_2, i4 %tmp_15_i)" [Convolutions/core.cpp:131->Convolutions/core.cpp:57]   --->   Operation 190 'mux' 'tmp_13' <Predicate = (!exitcond_i2)> <Delay = 2.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%maxValue = trunc i16 %tmp_13 to i8" [Convolutions/core.cpp:134->Convolutions/core.cpp:57]   --->   Operation 191 'trunc' 'maxValue' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (1.55ns)   --->   "%tmp_i_28 = icmp ugt i8 %maxValue, %maxValue_1_i" [Convolutions/core.cpp:135->Convolutions/core.cpp:57]   --->   Operation 192 'icmp' 'tmp_i_28' <Predicate = (!exitcond_i2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (1.24ns)   --->   "%valInWindow_0_maxVal = select i1 %tmp_i_28, i8 %maxValue, i8 %maxValue_1_i" [Convolutions/core.cpp:135->Convolutions/core.cpp:57]   --->   Operation 193 'select' 'valInWindow_0_maxVal' <Predicate = (!exitcond_i2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "br label %.preheader.i121" [Convolutions/core.cpp:132->Convolutions/core.cpp:57]   --->   Operation 194 'br' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "br label %.preheader129"   --->   Operation 195 'br' <Predicate = (exitcond_i2)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 1.86>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%row_assign_2 = phi i2 [ %row_4, %.preheader130.loopexit ], [ 0, %.preheader130.preheader ]"   --->   Operation 196 'phi' 'row_assign_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%minValue_i = phi i8 [ %minValue_1_i, %.preheader130.loopexit ], [ -1, %.preheader130.preheader ]" [Convolutions/core.cpp:121->Convolutions/core.cpp:53]   --->   Operation 197 'phi' 'minValue_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.95ns)   --->   "%exitcond1_i1 = icmp eq i2 %row_assign_2, -1" [Convolutions/core.cpp:117->Convolutions/core.cpp:53]   --->   Operation 198 'icmp' 'exitcond1_i1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 199 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (1.56ns)   --->   "%row_4 = add i2 %row_assign_2, 1" [Convolutions/core.cpp:117->Convolutions/core.cpp:53]   --->   Operation 200 'add' 'row_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i1, label %._crit_edge143.loopexit27, label %.preheader.i109.preheader" [Convolutions/core.cpp:117->Convolutions/core.cpp:53]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_6_i = zext i2 %row_assign_2 to i4" [Convolutions/core.cpp:117->Convolutions/core.cpp:53]   --->   Operation 202 'zext' 'tmp_6_i' <Predicate = (!exitcond1_i1)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%p_shl_i1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %row_assign_2, i2 0)" [Convolutions/core.cpp:117->Convolutions/core.cpp:53]   --->   Operation 203 'bitconcatenate' 'p_shl_i1' <Predicate = (!exitcond1_i1)> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (1.73ns)   --->   "%tmp_7_i = sub i4 %p_shl_i1, %tmp_6_i" [Convolutions/core.cpp:117->Convolutions/core.cpp:53]   --->   Operation 204 'sub' 'tmp_7_i' <Predicate = (!exitcond1_i1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (1.76ns)   --->   "br label %.preheader.i109" [Convolutions/core.cpp:118->Convolutions/core.cpp:53]   --->   Operation 205 'br' <Predicate = (!exitcond1_i1)> <Delay = 1.76>
ST_10 : Operation 206 [1/1] (1.86ns)   --->   "br label %._crit_edge143"   --->   Operation 206 'br' <Predicate = (exitcond1_i1)> <Delay = 1.86>

State 11 <SV = 5> <Delay = 7.08>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%minValue_1_i = phi i8 [ %valInWindow_0_minVal, %getval.exit.i114 ], [ %minValue_i, %.preheader.i109.preheader ]" [Convolutions/core.cpp:121->Convolutions/core.cpp:53]   --->   Operation 207 'phi' 'minValue_1_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%col_assign_4 = phi i2 [ %col_3, %getval.exit.i114 ], [ 0, %.preheader.i109.preheader ]"   --->   Operation 208 'phi' 'col_assign_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.95ns)   --->   "%exitcond_i1 = icmp eq i2 %col_assign_4, -1" [Convolutions/core.cpp:118->Convolutions/core.cpp:53]   --->   Operation 209 'icmp' 'exitcond_i1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 210 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (1.56ns)   --->   "%col_3 = add i2 %col_assign_4, 1" [Convolutions/core.cpp:118->Convolutions/core.cpp:53]   --->   Operation 211 'add' 'col_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %.preheader130.loopexit, label %getval.exit.i114" [Convolutions/core.cpp:118->Convolutions/core.cpp:53]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%window_val_2_2_loa_1 = load i16* %window_val_2_2"   --->   Operation 213 'load' 'window_val_2_2_loa_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%window_val_2_2_1_l_1 = load i16* %window_val_2_2_1"   --->   Operation 214 'load' 'window_val_2_2_1_l_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%window_val_2_2_2_l_1 = load i16* %window_val_2_2_2"   --->   Operation 215 'load' 'window_val_2_2_2_l_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%window_val_2_2_3_l_1 = load i16* %window_val_2_2_3"   --->   Operation 216 'load' 'window_val_2_2_3_l_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%window_val_2_2_4_l_1 = load i16* %window_val_2_2_4"   --->   Operation 217 'load' 'window_val_2_2_4_l_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%window_val_2_2_5_l_1 = load i16* %window_val_2_2_5"   --->   Operation 218 'load' 'window_val_2_2_5_l_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%window_val_2_2_6_l_1 = load i16* %window_val_2_2_6"   --->   Operation 219 'load' 'window_val_2_2_6_l_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%window_val_2_2_7_l_1 = load i16* %window_val_2_2_7"   --->   Operation 220 'load' 'window_val_2_2_7_l_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%window_val_2_2_8_l_1 = load i16* %window_val_2_2_8"   --->   Operation 221 'load' 'window_val_2_2_8_l_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_8_i = zext i2 %col_assign_4 to i4" [Convolutions/core.cpp:118->Convolutions/core.cpp:53]   --->   Operation 222 'zext' 'tmp_8_i' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (1.73ns)   --->   "%tmp_9_i = add i4 %tmp_7_i, %tmp_8_i" [Convolutions/core.cpp:117->Convolutions/core.cpp:53]   --->   Operation 223 'add' 'tmp_9_i' <Predicate = (!exitcond_i1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [1/1] (2.55ns)   --->   "%tmp_12 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %window_val_2_2_loa_1, i16 %window_val_2_2_1_l_1, i16 %window_val_2_2_2_l_1, i16 %window_val_2_2_3_l_1, i16 %window_val_2_2_4_l_1, i16 %window_val_2_2_5_l_1, i16 %window_val_2_2_6_l_1, i16 %window_val_2_2_7_l_1, i16 %window_val_2_2_8_l_1, i4 %tmp_9_i)" [Convolutions/core.cpp:117->Convolutions/core.cpp:53]   --->   Operation 224 'mux' 'tmp_12' <Predicate = (!exitcond_i1)> <Delay = 2.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%minValue = trunc i16 %tmp_12 to i8" [Convolutions/core.cpp:120->Convolutions/core.cpp:53]   --->   Operation 225 'trunc' 'minValue' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (1.55ns)   --->   "%tmp_5_i = icmp ult i8 %minValue, %minValue_1_i" [Convolutions/core.cpp:121->Convolutions/core.cpp:53]   --->   Operation 226 'icmp' 'tmp_5_i' <Predicate = (!exitcond_i1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [1/1] (1.24ns)   --->   "%valInWindow_0_minVal = select i1 %tmp_5_i, i8 %minValue, i8 %minValue_1_i" [Convolutions/core.cpp:121->Convolutions/core.cpp:53]   --->   Operation 227 'select' 'valInWindow_0_minVal' <Predicate = (!exitcond_i1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "br label %.preheader.i109" [Convolutions/core.cpp:118->Convolutions/core.cpp:53]   --->   Operation 228 'br' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "br label %.preheader130"   --->   Operation 229 'br' <Predicate = (exitcond_i1)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 1.86>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%row_assign_1 = phi i2 [ %row_3, %.preheader131.loopexit ], [ 0, %.preheader131.preheader ]"   --->   Operation 230 'phi' 'row_assign_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%valOutput = phi i16 [ %accumulator_1_i, %.preheader131.loopexit ], [ 0, %.preheader131.preheader ]" [Convolutions/core.cpp:147->Convolutions/core.cpp:46]   --->   Operation 231 'phi' 'valOutput' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.95ns)   --->   "%exitcond1_i = icmp eq i2 %row_assign_1, -1" [Convolutions/core.cpp:145->Convolutions/core.cpp:46]   --->   Operation 232 'icmp' 'exitcond1_i' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 233 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (1.56ns)   --->   "%row_3 = add i2 %row_assign_1, 1" [Convolutions/core.cpp:145->Convolutions/core.cpp:46]   --->   Operation 234 'add' 'row_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %sumWindow.exit, label %.preheader.i.preheader" [Convolutions/core.cpp:145->Convolutions/core.cpp:46]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_i = zext i2 %row_assign_1 to i4" [Convolutions/core.cpp:145->Convolutions/core.cpp:46]   --->   Operation 236 'zext' 'tmp_i' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%p_shl_i = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %row_assign_1, i2 0)" [Convolutions/core.cpp:145->Convolutions/core.cpp:46]   --->   Operation 237 'bitconcatenate' 'p_shl_i' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (1.73ns)   --->   "%tmp_1_i = sub i4 %p_shl_i, %tmp_i" [Convolutions/core.cpp:145->Convolutions/core.cpp:46]   --->   Operation 238 'sub' 'tmp_1_i' <Predicate = (!exitcond1_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 239 [1/1] (1.76ns)   --->   "br label %.preheader.i" [Convolutions/core.cpp:146->Convolutions/core.cpp:46]   --->   Operation 239 'br' <Predicate = (!exitcond1_i)> <Delay = 1.76>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i16 %valOutput to i8" [Convolutions/core.cpp:87]   --->   Operation 240 'trunc' 'tmp_5' <Predicate = (exitcond1_i)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %valOutput, i32 15)" [Convolutions/core.cpp:47]   --->   Operation 241 'bitselect' 'tmp_14' <Predicate = (exitcond1_i)> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (1.24ns)   --->   "%p_s = select i1 %tmp_14, i8 0, i8 %tmp_5" [Convolutions/core.cpp:87]   --->   Operation 242 'select' 'p_s' <Predicate = (exitcond1_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 243 [1/1] (1.86ns)   --->   "br label %._crit_edge143" [Convolutions/core.cpp:50]   --->   Operation 243 'br' <Predicate = (exitcond1_i)> <Delay = 1.86>

State 13 <SV = 5> <Delay = 6.36>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%accumulator_1_i = phi i16 [ %accumulator, %getval.exit.i ], [ %valOutput, %.preheader.i.preheader ]"   --->   Operation 244 'phi' 'accumulator_1_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%col_assign_3 = phi i2 [ %col_2, %getval.exit.i ], [ 0, %.preheader.i.preheader ]"   --->   Operation 245 'phi' 'col_assign_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.95ns)   --->   "%exitcond_i = icmp eq i2 %col_assign_3, -1" [Convolutions/core.cpp:146->Convolutions/core.cpp:46]   --->   Operation 246 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 247 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (1.56ns)   --->   "%col_2 = add i2 %col_assign_3, 1" [Convolutions/core.cpp:146->Convolutions/core.cpp:46]   --->   Operation 248 'add' 'col_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.preheader131.loopexit, label %getval.exit.i" [Convolutions/core.cpp:146->Convolutions/core.cpp:46]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%window_val_2_2_loa = load i16* %window_val_2_2"   --->   Operation 250 'load' 'window_val_2_2_loa' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%window_val_2_2_1_l = load i16* %window_val_2_2_1"   --->   Operation 251 'load' 'window_val_2_2_1_l' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%window_val_2_2_2_l = load i16* %window_val_2_2_2"   --->   Operation 252 'load' 'window_val_2_2_2_l' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%window_val_2_2_3_l = load i16* %window_val_2_2_3"   --->   Operation 253 'load' 'window_val_2_2_3_l' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%window_val_2_2_4_l = load i16* %window_val_2_2_4"   --->   Operation 254 'load' 'window_val_2_2_4_l' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%window_val_2_2_5_l = load i16* %window_val_2_2_5"   --->   Operation 255 'load' 'window_val_2_2_5_l' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%window_val_2_2_6_l = load i16* %window_val_2_2_6"   --->   Operation 256 'load' 'window_val_2_2_6_l' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%window_val_2_2_7_l = load i16* %window_val_2_2_7"   --->   Operation 257 'load' 'window_val_2_2_7_l' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 258 [1/1] (0.00ns)   --->   "%window_val_2_2_8_l = load i16* %window_val_2_2_8"   --->   Operation 258 'load' 'window_val_2_2_8_l' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_2_i = zext i2 %col_assign_3 to i4" [Convolutions/core.cpp:146->Convolutions/core.cpp:46]   --->   Operation 259 'zext' 'tmp_2_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 260 [1/1] (1.73ns)   --->   "%tmp_3_i = add i4 %tmp_1_i, %tmp_2_i" [Convolutions/core.cpp:145->Convolutions/core.cpp:46]   --->   Operation 260 'add' 'tmp_3_i' <Predicate = (!exitcond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 261 [1/1] (2.55ns)   --->   "%tmp_11 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %window_val_2_2_loa, i16 %window_val_2_2_1_l, i16 %window_val_2_2_2_l, i16 %window_val_2_2_3_l, i16 %window_val_2_2_4_l, i16 %window_val_2_2_5_l, i16 %window_val_2_2_6_l, i16 %window_val_2_2_7_l, i16 %window_val_2_2_8_l, i4 %tmp_3_i)" [Convolutions/core.cpp:145->Convolutions/core.cpp:46]   --->   Operation 261 'mux' 'tmp_11' <Predicate = (!exitcond_i)> <Delay = 2.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 262 [1/1] (2.07ns)   --->   "%accumulator = add i16 %tmp_11, %accumulator_1_i" [Convolutions/core.cpp:147->Convolutions/core.cpp:46]   --->   Operation 262 'add' 'accumulator' <Predicate = (!exitcond_i)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "br label %.preheader.i" [Convolutions/core.cpp:146->Convolutions/core.cpp:46]   --->   Operation 263 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 264 [1/1] (0.00ns)   --->   "br label %.preheader131"   --->   Operation 264 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 5.01>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%valOutput_1 = phi i8 [ %p_s, %sumWindow.exit ], [ 0, %3 ], [ %maxValue_i, %._crit_edge143.loopexit ], [ %minValue_i, %._crit_edge143.loopexit27 ]" [Convolutions/core.cpp:87]   --->   Operation 265 'phi' 'valOutput_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (2.55ns)   --->   "%pixConvolved_3 = add nsw i32 %pixConvolved, 1" [Convolutions/core.cpp:60]   --->   Operation 266 'add' 'pixConvolved_3' <Predicate = (or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 267 [1/1] (1.76ns)   --->   "br label %._crit_edge" [Convolutions/core.cpp:61]   --->   Operation 267 'br' <Predicate = (or_cond)> <Delay = 1.76>
ST_14 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node pixConvolved_2)   --->   "%pixConvolved_1 = phi i32 [ %pixConvolved_3, %._crit_edge143 ], [ %pixConvolved, %2 ]"   --->   Operation 268 'phi' 'pixConvolved_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%dataOutSideChannel_d_1 = phi i8 [ %valOutput_1, %._crit_edge143 ], [ 0, %2 ]" [Convolutions/core.cpp:87]   --->   Operation 269 'phi' 'dataOutSideChannel_d_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (2.47ns)   --->   "%tmp_1 = icmp slt i32 %col_assign, 319" [Convolutions/core.cpp:62]   --->   Operation 270 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 271 [1/1] (2.55ns)   --->   "%col = add nsw i32 %col_assign, 1" [Convolutions/core.cpp:63]   --->   Operation 271 'add' 'col' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 272 [1/1] (2.55ns)   --->   "%row_2 = add nsw i32 %row, 1" [Convolutions/core.cpp:66]   --->   Operation 272 'add' 'row_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 273 [1/1] (0.69ns)   --->   "%col_1 = select i1 %tmp_1, i32 %col, i32 0" [Convolutions/core.cpp:62]   --->   Operation 273 'select' 'col_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 274 [1/1] (0.69ns)   --->   "%row_1 = select i1 %tmp_1, i32 %row, i32 %row_2" [Convolutions/core.cpp:62]   --->   Operation 274 'select' 'row_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 275 [1/1] (0.69ns) (out node of the LUT)   --->   "%pixConvolved_2 = select i1 %tmp_1, i32 %pixConvolved_1, i32 0" [Convolutions/core.cpp:62]   --->   Operation 275 'select' 'pixConvolved_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 276 [1/1] (2.43ns)   --->   "%tmp_10 = icmp ugt i17 %countWait, 321" [Convolutions/core.cpp:86]   --->   Operation 276 'icmp' 'tmp_10' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 277 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %4, label %._crit_edge144" [Convolutions/core.cpp:86]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 278 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 %dataOutSideChannel_d_1, i1 %tmp_keep_V_1, i1 %tmp_strb_V_1, i2 %tmp_user_V_1, i1 false, i5 %tmp_id_V_1, i6 %tmp_dest_V_1)" [Convolutions/core.cpp:94]   --->   Operation 278 'write' <Predicate = (tmp_10)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 6> <Delay = 2.10>
ST_15 : Operation 279 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 %dataOutSideChannel_d_1, i1 %tmp_keep_V_1, i1 %tmp_strb_V_1, i2 %tmp_user_V_1, i1 false, i5 %tmp_id_V_1, i6 %tmp_dest_V_1)" [Convolutions/core.cpp:94]   --->   Operation 279 'write' <Predicate = (tmp_10)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "br label %._crit_edge144" [Convolutions/core.cpp:96]   --->   Operation 280 'br' <Predicate = (tmp_10)> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (2.10ns)   --->   "%phitmp = add i17 %countWait, 1" [Convolutions/core.cpp:24]   --->   Operation 281 'add' 'phitmp' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 282 [1/1] (0.00ns)   --->   "br label %1" [Convolutions/core.cpp:24]   --->   Operation 282 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 1.82>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%countWait_1 = phi i9 [ %countWait_2, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 283 'phi' 'countWait_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (1.66ns)   --->   "%exitcond = icmp eq i9 %countWait_1, -191" [Convolutions/core.cpp:99]   --->   Operation 284 'icmp' 'exitcond' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 285 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 321, i64 321, i64 321)"   --->   Operation 285 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 286 [1/1] (1.82ns)   --->   "%countWait_2 = add i9 %countWait_1, 1" [Convolutions/core.cpp:99]   --->   Operation 286 'add' 'countWait_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %5" [Convolutions/core.cpp:99]   --->   Operation 287 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 288 [1/1] (1.66ns)   --->   "%tmp_last_V = icmp ult i9 %countWait_1, -192" [Convolutions/core.cpp:104]   --->   Operation 288 'icmp' 'tmp_last_V' <Predicate = (!exitcond)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 289 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 0, i1 %dataOutSideChannel_k, i1 %dataOutSideChannel_s, i2 %dataOutSideChannel_u, i1 %tmp_last_V, i5 %dataOutSideChannel_i, i6 %dataOutSideChannel_d)" [Convolutions/core.cpp:111]   --->   Operation 289 'write' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "ret void" [Convolutions/core.cpp:113]   --->   Operation 290 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 17 <SV = 3> <Delay = 0.00>
ST_17 : Operation 291 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 0, i1 %dataOutSideChannel_k, i1 %dataOutSideChannel_s, i2 %dataOutSideChannel_u, i1 %tmp_last_V, i5 %dataOutSideChannel_i, i6 %dataOutSideChannel_d)" [Convolutions/core.cpp:111]   --->   Operation 291 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "br label %.preheader" [Convolutions/core.cpp:99]   --->   Operation 292 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ operation]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
window_val_2_2         (alloca           ) [ 001111111111111100]
window_val_2_2_1       (alloca           ) [ 001111111111111100]
window_val_2_2_2       (alloca           ) [ 001111111111111100]
window_val_2_2_3       (alloca           ) [ 001111111111111100]
window_val_2_2_4       (alloca           ) [ 001111111111111100]
window_val_2_2_5       (alloca           ) [ 001111111111111100]
window_val_2_2_6       (alloca           ) [ 001111111111111100]
window_val_2_2_7       (alloca           ) [ 001111111111111100]
window_val_2_2_8       (alloca           ) [ 001111111111111100]
StgValue_27            (specbitsmap      ) [ 000000000000000000]
StgValue_28            (specbitsmap      ) [ 000000000000000000]
StgValue_29            (specbitsmap      ) [ 000000000000000000]
StgValue_30            (specbitsmap      ) [ 000000000000000000]
StgValue_31            (specbitsmap      ) [ 000000000000000000]
StgValue_32            (specbitsmap      ) [ 000000000000000000]
StgValue_33            (specbitsmap      ) [ 000000000000000000]
StgValue_34            (specbitsmap      ) [ 000000000000000000]
StgValue_35            (specbitsmap      ) [ 000000000000000000]
StgValue_36            (specbitsmap      ) [ 000000000000000000]
StgValue_37            (specbitsmap      ) [ 000000000000000000]
StgValue_38            (specbitsmap      ) [ 000000000000000000]
StgValue_39            (specbitsmap      ) [ 000000000000000000]
StgValue_40            (specbitsmap      ) [ 000000000000000000]
StgValue_41            (specbitsmap      ) [ 000000000000000000]
StgValue_42            (specbitsmap      ) [ 000000000000000000]
StgValue_43            (spectopmodule    ) [ 000000000000000000]
operation_read         (read             ) [ 001111111111111100]
lineBuff_val_0         (alloca           ) [ 001111111111111100]
lineBuff_val_1         (alloca           ) [ 001111111111111100]
lineBuff_val_2         (alloca           ) [ 001111111111111100]
StgValue_48            (specinterface    ) [ 000000000000000000]
StgValue_49            (specinterface    ) [ 000000000000000000]
empty                  (specmemcore      ) [ 000000000000000000]
StgValue_51            (specinterface    ) [ 000000000000000000]
StgValue_52            (specinterface    ) [ 000000000000000000]
StgValue_53            (specinterface    ) [ 000000000000000000]
rbegin_i               (specregionbegin  ) [ 000000000000000000]
rend_i                 (specregionend    ) [ 000000000000000000]
StgValue_56            (br               ) [ 011111111111111100]
dataOutSideChannel_i   (phi              ) [ 001000000000000011]
dataOutSideChannel_u   (phi              ) [ 001000000000000011]
dataOutSideChannel_s   (phi              ) [ 001000000000000011]
dataOutSideChannel_k   (phi              ) [ 001000000000000011]
dataOutSideChannel_d   (phi              ) [ 001000000000000011]
col_assign             (phi              ) [ 001111111111111000]
row                    (phi              ) [ 001111111111111000]
pixConvolved           (phi              ) [ 001111111111111000]
countWait              (phi              ) [ 001111111111111100]
exitcond1              (icmp             ) [ 001111111111111100]
empty_18               (speclooptripcount) [ 000000000000000000]
StgValue_68            (br               ) [ 000000000000000000]
tmp_s                  (zext             ) [ 000100000000000000]
lineBuff_val_1_addr    (getelementptr    ) [ 000100000000000000]
lineBuff_val_2_addr    (getelementptr    ) [ 000100000000000000]
StgValue_75            (br               ) [ 001111111111111111]
empty_19               (read             ) [ 000000000000000000]
tmp_data_V_1           (extractvalue     ) [ 000000000000000000]
tmp_keep_V_1           (extractvalue     ) [ 011011111111111100]
tmp_strb_V_1           (extractvalue     ) [ 011011111111111100]
tmp_user_V_1           (extractvalue     ) [ 011011111111111100]
tmp_id_V_1             (extractvalue     ) [ 011011111111111100]
tmp_dest_V_1           (extractvalue     ) [ 011011111111111100]
lineBuff_val_1_load    (load             ) [ 000000000000000000]
lineBuff_val_0_addr    (getelementptr    ) [ 000000000000000000]
StgValue_85            (store            ) [ 000000000000000000]
lineBuff_val_2_load    (load             ) [ 000000000000000000]
StgValue_87            (store            ) [ 000000000000000000]
StgValue_88            (store            ) [ 000000000000000000]
StgValue_89            (br               ) [ 001111111111111100]
row_assign             (phi              ) [ 000010110000000000]
row_assign_cast        (zext             ) [ 000000000000000000]
exitcond2              (icmp             ) [ 001111111111111100]
empty_20               (speclooptripcount) [ 000000000000000000]
WinRow                 (add              ) [ 001111111111111100]
StgValue_95            (br               ) [ 000000000000000000]
p_shl                  (bitconcatenate   ) [ 000000000000000000]
p_shl_cast             (zext             ) [ 000000000000000000]
tmp_4                  (sub              ) [ 000001110000000000]
StgValue_99            (br               ) [ 001111111111111100]
tmp_2                  (partselect       ) [ 000000000000000000]
icmp                   (icmp             ) [ 000000000000000000]
tmp_3                  (partselect       ) [ 000000000000000000]
icmp7                  (icmp             ) [ 000000000000000000]
or_cond                (and              ) [ 001111111111111100]
StgValue_105           (br               ) [ 001111111111111100]
StgValue_106           (switch           ) [ 001111111111111100]
StgValue_107           (br               ) [ 001111111111111100]
StgValue_108           (br               ) [ 001111111111111100]
StgValue_109           (br               ) [ 001111111111111100]
col_assign_2           (phi              ) [ 000001110000000000]
col_assign_2_cast      (zext             ) [ 000000000000000000]
col_assign_2_cast1     (zext             ) [ 000000000000000000]
exitcond3              (icmp             ) [ 001111111111111100]
empty_21               (speclooptripcount) [ 000000000000000000]
WinCol                 (add              ) [ 001111111111111100]
StgValue_116           (br               ) [ 000000000000000000]
col_assign_1           (add              ) [ 000000000000000000]
tmp_6                  (zext             ) [ 000000000000000000]
lineBuff_val_0_addr_1  (getelementptr    ) [ 000000100000000000]
lineBuff_val_1_addr_1  (getelementptr    ) [ 000000100000000000]
lineBuff_val_2_addr_1  (getelementptr    ) [ 000000100000000000]
tmp_7                  (add              ) [ 000000100000000000]
StgValue_126           (br               ) [ 001111111111111100]
lineBuff_val_0_load    (load             ) [ 000000000000000000]
lineBuff_val_1_load_1  (load             ) [ 000000000000000000]
lineBuff_val_2_load_1  (load             ) [ 000000000000000000]
tmp                    (mux              ) [ 000000010000000000]
tmp_7_cast             (sext             ) [ 000000000000000000]
tmp_8                  (zext             ) [ 000000000000000000]
kernel_addr            (getelementptr    ) [ 000000010000000000]
val                    (zext             ) [ 000000000000000000]
kernel_load            (load             ) [ 000000000000000000]
tmp_9                  (sext             ) [ 000000000000000000]
window_val_2_0         (mul              ) [ 000000000000000000]
StgValue_139           (switch           ) [ 000000000000000000]
StgValue_140           (switch           ) [ 000000000000000000]
StgValue_141           (store            ) [ 000000000000000000]
StgValue_142           (br               ) [ 000000000000000000]
StgValue_143           (store            ) [ 000000000000000000]
StgValue_144           (br               ) [ 000000000000000000]
StgValue_145           (store            ) [ 000000000000000000]
StgValue_146           (br               ) [ 000000000000000000]
StgValue_147           (switch           ) [ 000000000000000000]
StgValue_148           (store            ) [ 000000000000000000]
StgValue_149           (br               ) [ 000000000000000000]
StgValue_150           (store            ) [ 000000000000000000]
StgValue_151           (br               ) [ 000000000000000000]
StgValue_152           (store            ) [ 000000000000000000]
StgValue_153           (br               ) [ 000000000000000000]
StgValue_154           (switch           ) [ 000000000000000000]
StgValue_155           (store            ) [ 000000000000000000]
StgValue_156           (br               ) [ 000000000000000000]
StgValue_157           (store            ) [ 000000000000000000]
StgValue_158           (br               ) [ 000000000000000000]
StgValue_159           (store            ) [ 000000000000000000]
StgValue_160           (br               ) [ 000000000000000000]
StgValue_161           (br               ) [ 001111111111111100]
row_assign_3           (phi              ) [ 000000001000000000]
maxValue_i             (phi              ) [ 001111111111111100]
exitcond1_i2           (icmp             ) [ 001111111111111100]
empty_26               (speclooptripcount) [ 000000000000000000]
row_5                  (add              ) [ 001111111111111100]
StgValue_167           (br               ) [ 000000000000000000]
tmp_12_i               (zext             ) [ 000000000000000000]
p_shl_i2               (bitconcatenate   ) [ 000000000000000000]
tmp_13_i               (sub              ) [ 000000000100000000]
StgValue_171           (br               ) [ 001111111111111100]
StgValue_172           (br               ) [ 001111111111111100]
maxValue_1_i           (phi              ) [ 001111111111111100]
col_assign_5           (phi              ) [ 000000000100000000]
exitcond_i2            (icmp             ) [ 001111111111111100]
empty_27               (speclooptripcount) [ 000000000000000000]
col_4                  (add              ) [ 001111111111111100]
StgValue_178           (br               ) [ 000000000000000000]
window_val_2_2_loa_2   (load             ) [ 000000000000000000]
window_val_2_2_1_l_2   (load             ) [ 000000000000000000]
window_val_2_2_2_l_2   (load             ) [ 000000000000000000]
window_val_2_2_3_l_2   (load             ) [ 000000000000000000]
window_val_2_2_4_l_2   (load             ) [ 000000000000000000]
window_val_2_2_5_l_2   (load             ) [ 000000000000000000]
window_val_2_2_6_l_2   (load             ) [ 000000000000000000]
window_val_2_2_7_l_2   (load             ) [ 000000000000000000]
window_val_2_2_8_l_2   (load             ) [ 000000000000000000]
tmp_14_i               (zext             ) [ 000000000000000000]
tmp_15_i               (add              ) [ 000000000000000000]
tmp_13                 (mux              ) [ 000000000000000000]
maxValue               (trunc            ) [ 000000000000000000]
tmp_i_28               (icmp             ) [ 000000000000000000]
valInWindow_0_maxVal   (select           ) [ 001111111111111100]
StgValue_194           (br               ) [ 001111111111111100]
StgValue_195           (br               ) [ 001111111111111100]
row_assign_2           (phi              ) [ 000000000010000000]
minValue_i             (phi              ) [ 001111111111111100]
exitcond1_i1           (icmp             ) [ 001111111111111100]
empty_24               (speclooptripcount) [ 000000000000000000]
row_4                  (add              ) [ 001111111111111100]
StgValue_201           (br               ) [ 000000000000000000]
tmp_6_i                (zext             ) [ 000000000000000000]
p_shl_i1               (bitconcatenate   ) [ 000000000000000000]
tmp_7_i                (sub              ) [ 000000000001000000]
StgValue_205           (br               ) [ 001111111111111100]
StgValue_206           (br               ) [ 001111111111111100]
minValue_1_i           (phi              ) [ 001111111111111100]
col_assign_4           (phi              ) [ 000000000001000000]
exitcond_i1            (icmp             ) [ 001111111111111100]
empty_25               (speclooptripcount) [ 000000000000000000]
col_3                  (add              ) [ 001111111111111100]
StgValue_212           (br               ) [ 000000000000000000]
window_val_2_2_loa_1   (load             ) [ 000000000000000000]
window_val_2_2_1_l_1   (load             ) [ 000000000000000000]
window_val_2_2_2_l_1   (load             ) [ 000000000000000000]
window_val_2_2_3_l_1   (load             ) [ 000000000000000000]
window_val_2_2_4_l_1   (load             ) [ 000000000000000000]
window_val_2_2_5_l_1   (load             ) [ 000000000000000000]
window_val_2_2_6_l_1   (load             ) [ 000000000000000000]
window_val_2_2_7_l_1   (load             ) [ 000000000000000000]
window_val_2_2_8_l_1   (load             ) [ 000000000000000000]
tmp_8_i                (zext             ) [ 000000000000000000]
tmp_9_i                (add              ) [ 000000000000000000]
tmp_12                 (mux              ) [ 000000000000000000]
minValue               (trunc            ) [ 000000000000000000]
tmp_5_i                (icmp             ) [ 000000000000000000]
valInWindow_0_minVal   (select           ) [ 001111111111111100]
StgValue_228           (br               ) [ 001111111111111100]
StgValue_229           (br               ) [ 001111111111111100]
row_assign_1           (phi              ) [ 000000000000100000]
valOutput              (phi              ) [ 000000000000110000]
exitcond1_i            (icmp             ) [ 001111111111111100]
empty_22               (speclooptripcount) [ 000000000000000000]
row_3                  (add              ) [ 001111111111111100]
StgValue_235           (br               ) [ 000000000000000000]
tmp_i                  (zext             ) [ 000000000000000000]
p_shl_i                (bitconcatenate   ) [ 000000000000000000]
tmp_1_i                (sub              ) [ 000000000000010000]
StgValue_239           (br               ) [ 001111111111111100]
tmp_5                  (trunc            ) [ 000000000000000000]
tmp_14                 (bitselect        ) [ 000000000000000000]
p_s                    (select           ) [ 001111111111111100]
StgValue_243           (br               ) [ 001111111111111100]
accumulator_1_i        (phi              ) [ 001111111111111100]
col_assign_3           (phi              ) [ 000000000000010000]
exitcond_i             (icmp             ) [ 001111111111111100]
empty_23               (speclooptripcount) [ 000000000000000000]
col_2                  (add              ) [ 001111111111111100]
StgValue_249           (br               ) [ 000000000000000000]
window_val_2_2_loa     (load             ) [ 000000000000000000]
window_val_2_2_1_l     (load             ) [ 000000000000000000]
window_val_2_2_2_l     (load             ) [ 000000000000000000]
window_val_2_2_3_l     (load             ) [ 000000000000000000]
window_val_2_2_4_l     (load             ) [ 000000000000000000]
window_val_2_2_5_l     (load             ) [ 000000000000000000]
window_val_2_2_6_l     (load             ) [ 000000000000000000]
window_val_2_2_7_l     (load             ) [ 000000000000000000]
window_val_2_2_8_l     (load             ) [ 000000000000000000]
tmp_2_i                (zext             ) [ 000000000000000000]
tmp_3_i                (add              ) [ 000000000000000000]
tmp_11                 (mux              ) [ 000000000000000000]
accumulator            (add              ) [ 001111111111111100]
StgValue_263           (br               ) [ 001111111111111100]
StgValue_264           (br               ) [ 001111111111111100]
valOutput_1            (phi              ) [ 000000000000001000]
pixConvolved_3         (add              ) [ 000000000000000000]
StgValue_267           (br               ) [ 000000000000000000]
pixConvolved_1         (phi              ) [ 000000000000001000]
dataOutSideChannel_d_1 (phi              ) [ 000000001111111100]
tmp_1                  (icmp             ) [ 000000000000000000]
col                    (add              ) [ 000000000000000000]
row_2                  (add              ) [ 000000000000000000]
col_1                  (select           ) [ 011000000000000100]
row_1                  (select           ) [ 011000000000000100]
pixConvolved_2         (select           ) [ 011000000000000100]
tmp_10                 (icmp             ) [ 001111111111111100]
StgValue_277           (br               ) [ 000000000000000000]
StgValue_279           (write            ) [ 000000000000000000]
StgValue_280           (br               ) [ 000000000000000000]
phitmp                 (add              ) [ 011111111111111100]
StgValue_282           (br               ) [ 011111111111111100]
countWait_1            (phi              ) [ 000000000000000010]
exitcond               (icmp             ) [ 000000000000000011]
empty_29               (speclooptripcount) [ 000000000000000000]
countWait_2            (add              ) [ 001000000000000011]
StgValue_287           (br               ) [ 000000000000000000]
tmp_last_V             (icmp             ) [ 000000000000000001]
StgValue_290           (ret              ) [ 000000000000000000]
StgValue_291           (write            ) [ 000000000000000000]
StgValue_292           (br               ) [ 001000000000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="operation">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operation"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ImageProcess_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i16.i4"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="window_val_2_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_2/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="window_val_2_2_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_2_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="window_val_2_2_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_2_2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="window_val_2_2_3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_2_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="window_val_2_2_4_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_2_4/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="window_val_2_2_5_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_2_5/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="window_val_2_2_6_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_2_6/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="window_val_2_2_7_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_2_7/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="window_val_2_2_8_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_2_8/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="lineBuff_val_0_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="lineBuff_val_1_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="lineBuff_val_2_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="operation_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="operation_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="24" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="0" index="3" bw="1" slack="0"/>
<pin id="203" dir="0" index="4" bw="2" slack="0"/>
<pin id="204" dir="0" index="5" bw="1" slack="0"/>
<pin id="205" dir="0" index="6" bw="5" slack="0"/>
<pin id="206" dir="0" index="7" bw="6" slack="0"/>
<pin id="207" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_19/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="0" index="3" bw="1" slack="0"/>
<pin id="221" dir="0" index="4" bw="2" slack="0"/>
<pin id="222" dir="0" index="5" bw="1" slack="0"/>
<pin id="223" dir="0" index="6" bw="5" slack="0"/>
<pin id="224" dir="0" index="7" bw="6" slack="0"/>
<pin id="225" dir="0" index="8" bw="8" slack="0"/>
<pin id="226" dir="0" index="9" bw="1" slack="1"/>
<pin id="227" dir="0" index="10" bw="1" slack="1"/>
<pin id="228" dir="0" index="11" bw="2" slack="1"/>
<pin id="229" dir="0" index="12" bw="1" slack="0"/>
<pin id="230" dir="0" index="13" bw="5" slack="1"/>
<pin id="231" dir="0" index="14" bw="6" slack="1"/>
<pin id="232" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_278/14 StgValue_289/16 "/>
</bind>
</comp>

<comp id="243" class="1004" name="lineBuff_val_1_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="32" slack="0"/>
<pin id="247" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="lineBuff_val_1_load/2 StgValue_87/3 lineBuff_val_1_load_1/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="lineBuff_val_2_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="lineBuff_val_2_load/2 StgValue_88/3 lineBuff_val_2_load_1/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="lineBuff_val_0_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="32" slack="1"/>
<pin id="271" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_85/3 lineBuff_val_0_load/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="lineBuff_val_0_addr_1_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_1/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="lineBuff_val_1_addr_1_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="0"/>
<pin id="292" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr_1/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="lineBuff_val_2_addr_1_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr_1/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="kernel_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="32" slack="0"/>
<pin id="306" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/6 "/>
</bind>
</comp>

<comp id="315" class="1005" name="dataOutSideChannel_i_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="1"/>
<pin id="317" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dataOutSideChannel_i (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="dataOutSideChannel_i_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="5" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dataOutSideChannel_i/2 "/>
</bind>
</comp>

<comp id="328" class="1005" name="dataOutSideChannel_u_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="1"/>
<pin id="330" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dataOutSideChannel_u (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="dataOutSideChannel_u_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="2" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dataOutSideChannel_u/2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="dataOutSideChannel_s_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="dataOutSideChannel_s (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="dataOutSideChannel_s_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dataOutSideChannel_s/2 "/>
</bind>
</comp>

<comp id="354" class="1005" name="dataOutSideChannel_k_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="dataOutSideChannel_k (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="dataOutSideChannel_k_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="1" slack="1"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dataOutSideChannel_k/2 "/>
</bind>
</comp>

<comp id="367" class="1005" name="dataOutSideChannel_d_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="1"/>
<pin id="369" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dataOutSideChannel_d (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="dataOutSideChannel_d_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="6" slack="1"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dataOutSideChannel_d/2 "/>
</bind>
</comp>

<comp id="380" class="1005" name="col_assign_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_assign (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="col_assign_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="32" slack="1"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign/2 "/>
</bind>
</comp>

<comp id="392" class="1005" name="row_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="row_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="32" slack="1"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="404" class="1005" name="pixConvolved_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixConvolved (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="pixConvolved_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="32" slack="1"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixConvolved/2 "/>
</bind>
</comp>

<comp id="416" class="1005" name="countWait_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="17" slack="1"/>
<pin id="418" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="countWait (phireg) "/>
</bind>
</comp>

<comp id="420" class="1004" name="countWait_phi_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="17" slack="1"/>
<pin id="424" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="countWait/2 "/>
</bind>
</comp>

<comp id="428" class="1005" name="row_assign_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="1"/>
<pin id="430" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_assign (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="row_assign_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="2" slack="0"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_assign/4 "/>
</bind>
</comp>

<comp id="440" class="1005" name="col_assign_2_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="1"/>
<pin id="442" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="col_assign_2_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="2" slack="0"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign_2/5 "/>
</bind>
</comp>

<comp id="452" class="1005" name="row_assign_3_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="1"/>
<pin id="454" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="456" class="1004" name="row_assign_3_phi_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="459" dir="0" index="2" bw="1" slack="1"/>
<pin id="460" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="461" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_assign_3/8 "/>
</bind>
</comp>

<comp id="463" class="1005" name="maxValue_i_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="1"/>
<pin id="465" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="maxValue_i (phireg) "/>
</bind>
</comp>

<comp id="467" class="1004" name="maxValue_i_phi_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="1"/>
<pin id="469" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="470" dir="0" index="2" bw="1" slack="1"/>
<pin id="471" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="maxValue_i/8 "/>
</bind>
</comp>

<comp id="475" class="1005" name="maxValue_1_i_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="1"/>
<pin id="477" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="maxValue_1_i (phireg) "/>
</bind>
</comp>

<comp id="479" class="1004" name="maxValue_1_i_phi_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="8" slack="1"/>
<pin id="483" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="maxValue_1_i/9 "/>
</bind>
</comp>

<comp id="487" class="1005" name="col_assign_5_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="1"/>
<pin id="489" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_5 (phireg) "/>
</bind>
</comp>

<comp id="491" class="1004" name="col_assign_5_phi_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="1" slack="1"/>
<pin id="495" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign_5/9 "/>
</bind>
</comp>

<comp id="498" class="1005" name="row_assign_2_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="1"/>
<pin id="500" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="502" class="1004" name="row_assign_2_phi_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="1" slack="1"/>
<pin id="506" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_assign_2/10 "/>
</bind>
</comp>

<comp id="509" class="1005" name="minValue_i_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="1"/>
<pin id="511" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="minValue_i (phireg) "/>
</bind>
</comp>

<comp id="513" class="1004" name="minValue_i_phi_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="1"/>
<pin id="515" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="516" dir="0" index="2" bw="1" slack="1"/>
<pin id="517" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="minValue_i/10 "/>
</bind>
</comp>

<comp id="521" class="1005" name="minValue_1_i_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="1"/>
<pin id="523" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="minValue_1_i (phireg) "/>
</bind>
</comp>

<comp id="525" class="1004" name="minValue_1_i_phi_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="528" dir="0" index="2" bw="8" slack="1"/>
<pin id="529" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="530" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="minValue_1_i/11 "/>
</bind>
</comp>

<comp id="533" class="1005" name="col_assign_4_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="1"/>
<pin id="535" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_4 (phireg) "/>
</bind>
</comp>

<comp id="537" class="1004" name="col_assign_4_phi_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="2" slack="0"/>
<pin id="539" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="2" bw="1" slack="1"/>
<pin id="541" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign_4/11 "/>
</bind>
</comp>

<comp id="544" class="1005" name="row_assign_1_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="2" slack="1"/>
<pin id="546" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="548" class="1004" name="row_assign_1_phi_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="1" slack="1"/>
<pin id="552" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_assign_1/12 "/>
</bind>
</comp>

<comp id="555" class="1005" name="valOutput_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="1"/>
<pin id="557" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="valOutput (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="valOutput_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="1"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="1" slack="1"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="valOutput/12 "/>
</bind>
</comp>

<comp id="567" class="1005" name="accumulator_1_i_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="1"/>
<pin id="569" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accumulator_1_i (phireg) "/>
</bind>
</comp>

<comp id="571" class="1004" name="accumulator_1_i_phi_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="574" dir="0" index="2" bw="16" slack="1"/>
<pin id="575" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="576" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accumulator_1_i/13 "/>
</bind>
</comp>

<comp id="579" class="1005" name="col_assign_3_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="2" slack="1"/>
<pin id="581" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="583" class="1004" name="col_assign_3_phi_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="2" slack="0"/>
<pin id="585" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="586" dir="0" index="2" bw="1" slack="1"/>
<pin id="587" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="588" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign_3/13 "/>
</bind>
</comp>

<comp id="590" class="1005" name="valOutput_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="2"/>
<pin id="592" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="valOutput_1 (phireg) "/>
</bind>
</comp>

<comp id="594" class="1004" name="valOutput_1_phi_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="1"/>
<pin id="596" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="597" dir="0" index="2" bw="1" slack="2"/>
<pin id="598" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="599" dir="0" index="4" bw="8" slack="1"/>
<pin id="600" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="601" dir="0" index="6" bw="8" slack="1"/>
<pin id="602" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="603" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="valOutput_1/14 "/>
</bind>
</comp>

<comp id="607" class="1005" name="pixConvolved_1_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="609" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="pixConvolved_1 (phireg) "/>
</bind>
</comp>

<comp id="610" class="1004" name="pixConvolved_1_phi_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="613" dir="0" index="2" bw="32" slack="4"/>
<pin id="614" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="615" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixConvolved_1/14 "/>
</bind>
</comp>

<comp id="617" class="1005" name="dataOutSideChannel_d_1_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="1"/>
<pin id="619" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dataOutSideChannel_d_1 (phireg) "/>
</bind>
</comp>

<comp id="622" class="1004" name="dataOutSideChannel_d_1_phi_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="625" dir="0" index="2" bw="1" slack="2"/>
<pin id="626" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="627" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dataOutSideChannel_d_1/14 "/>
</bind>
</comp>

<comp id="632" class="1005" name="countWait_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="9" slack="1"/>
<pin id="634" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="countWait_1 (phireg) "/>
</bind>
</comp>

<comp id="636" class="1004" name="countWait_1_phi_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="9" slack="0"/>
<pin id="638" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="639" dir="0" index="2" bw="1" slack="1"/>
<pin id="640" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="641" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="countWait_1/16 "/>
</bind>
</comp>

<comp id="643" class="1004" name="grp_load_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="5"/>
<pin id="645" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_2_loa_2/9 window_val_2_2_loa_1/11 window_val_2_2_loa/13 "/>
</bind>
</comp>

<comp id="646" class="1004" name="grp_load_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="5"/>
<pin id="648" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_2_1_l_2/9 window_val_2_2_1_l_1/11 window_val_2_2_1_l/13 "/>
</bind>
</comp>

<comp id="649" class="1004" name="grp_load_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="5"/>
<pin id="651" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_2_2_l_2/9 window_val_2_2_2_l_1/11 window_val_2_2_2_l/13 "/>
</bind>
</comp>

<comp id="652" class="1004" name="grp_load_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="5"/>
<pin id="654" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_2_3_l_2/9 window_val_2_2_3_l_1/11 window_val_2_2_3_l/13 "/>
</bind>
</comp>

<comp id="655" class="1004" name="grp_load_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="5"/>
<pin id="657" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_2_4_l_2/9 window_val_2_2_4_l_1/11 window_val_2_2_4_l/13 "/>
</bind>
</comp>

<comp id="658" class="1004" name="grp_load_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="16" slack="5"/>
<pin id="660" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_2_5_l_2/9 window_val_2_2_5_l_1/11 window_val_2_2_5_l/13 "/>
</bind>
</comp>

<comp id="661" class="1004" name="grp_load_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="5"/>
<pin id="663" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_2_6_l_2/9 window_val_2_2_6_l_1/11 window_val_2_2_6_l/13 "/>
</bind>
</comp>

<comp id="664" class="1004" name="grp_load_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="5"/>
<pin id="666" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_2_7_l_2/9 window_val_2_2_7_l_1/11 window_val_2_2_7_l/13 "/>
</bind>
</comp>

<comp id="667" class="1004" name="grp_load_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="16" slack="5"/>
<pin id="669" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_2_8_l_2/9 window_val_2_2_8_l_1/11 window_val_2_2_8_l/13 "/>
</bind>
</comp>

<comp id="670" class="1004" name="exitcond1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="17" slack="0"/>
<pin id="672" dir="0" index="1" bw="17" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_s_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_data_V_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="24" slack="0"/>
<pin id="684" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_keep_V_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="24" slack="0"/>
<pin id="689" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_1/3 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_strb_V_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="24" slack="0"/>
<pin id="693" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V_1/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_user_V_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="24" slack="0"/>
<pin id="697" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_1/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_id_V_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="24" slack="0"/>
<pin id="701" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_1/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_dest_V_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="24" slack="0"/>
<pin id="705" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V_1/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="row_assign_cast_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="2" slack="0"/>
<pin id="709" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_assign_cast/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="exitcond2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="2" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="WinRow_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="2" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="WinRow/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_shl_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="4" slack="0"/>
<pin id="725" dir="0" index="1" bw="2" slack="0"/>
<pin id="726" dir="0" index="2" bw="1" slack="0"/>
<pin id="727" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="p_shl_cast_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="4" slack="0"/>
<pin id="733" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_4_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="0"/>
<pin id="737" dir="0" index="1" bw="2" slack="0"/>
<pin id="738" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="31" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="2"/>
<pin id="744" dir="0" index="2" bw="1" slack="0"/>
<pin id="745" dir="0" index="3" bw="6" slack="0"/>
<pin id="746" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="icmp_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="31" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_3_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="31" slack="0"/>
<pin id="759" dir="0" index="1" bw="32" slack="2"/>
<pin id="760" dir="0" index="2" bw="1" slack="0"/>
<pin id="761" dir="0" index="3" bw="6" slack="0"/>
<pin id="762" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="icmp7_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="31" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp7/4 "/>
</bind>
</comp>

<comp id="773" class="1004" name="or_cond_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="779" class="1004" name="col_assign_2_cast_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="2" slack="0"/>
<pin id="781" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_assign_2_cast/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="col_assign_2_cast1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="2" slack="0"/>
<pin id="785" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_assign_2_cast1/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="exitcond3_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="2" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="WinCol_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="2" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="WinCol/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="col_assign_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="3"/>
<pin id="801" dir="0" index="1" bw="2" slack="0"/>
<pin id="802" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_1/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_6_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_7_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="2" slack="0"/>
<pin id="814" dir="0" index="1" bw="5" slack="1"/>
<pin id="815" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="0"/>
<pin id="819" dir="0" index="1" bw="8" slack="0"/>
<pin id="820" dir="0" index="2" bw="8" slack="0"/>
<pin id="821" dir="0" index="3" bw="8" slack="0"/>
<pin id="822" dir="0" index="4" bw="2" slack="2"/>
<pin id="823" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_7_cast_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="5" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/6 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_8_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="5" slack="0"/>
<pin id="834" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="837" class="1004" name="val_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="1"/>
<pin id="839" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val/7 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_9_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="0"/>
<pin id="842" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="844" class="1004" name="window_val_2_0_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="0"/>
<pin id="846" dir="0" index="1" bw="8" slack="0"/>
<pin id="847" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_2_0/7 "/>
</bind>
</comp>

<comp id="850" class="1004" name="StgValue_141_store_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="0"/>
<pin id="852" dir="0" index="1" bw="16" slack="6"/>
<pin id="853" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_141/7 "/>
</bind>
</comp>

<comp id="855" class="1004" name="StgValue_143_store_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="0"/>
<pin id="857" dir="0" index="1" bw="16" slack="6"/>
<pin id="858" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_143/7 "/>
</bind>
</comp>

<comp id="860" class="1004" name="StgValue_145_store_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="0"/>
<pin id="862" dir="0" index="1" bw="16" slack="6"/>
<pin id="863" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_145/7 "/>
</bind>
</comp>

<comp id="865" class="1004" name="StgValue_148_store_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="16" slack="0"/>
<pin id="867" dir="0" index="1" bw="16" slack="6"/>
<pin id="868" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_148/7 "/>
</bind>
</comp>

<comp id="870" class="1004" name="StgValue_150_store_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="16" slack="0"/>
<pin id="872" dir="0" index="1" bw="16" slack="6"/>
<pin id="873" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_150/7 "/>
</bind>
</comp>

<comp id="875" class="1004" name="StgValue_152_store_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="16" slack="0"/>
<pin id="877" dir="0" index="1" bw="16" slack="6"/>
<pin id="878" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_152/7 "/>
</bind>
</comp>

<comp id="880" class="1004" name="StgValue_155_store_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="0"/>
<pin id="882" dir="0" index="1" bw="16" slack="6"/>
<pin id="883" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_155/7 "/>
</bind>
</comp>

<comp id="885" class="1004" name="StgValue_157_store_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="16" slack="0"/>
<pin id="887" dir="0" index="1" bw="16" slack="6"/>
<pin id="888" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_157/7 "/>
</bind>
</comp>

<comp id="890" class="1004" name="StgValue_159_store_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="0"/>
<pin id="892" dir="0" index="1" bw="16" slack="6"/>
<pin id="893" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_159/7 "/>
</bind>
</comp>

<comp id="895" class="1004" name="exitcond1_i2_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="2" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i2/8 "/>
</bind>
</comp>

<comp id="901" class="1004" name="row_5_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="2" slack="0"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_5/8 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_12_i_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="2" slack="0"/>
<pin id="909" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_i/8 "/>
</bind>
</comp>

<comp id="911" class="1004" name="p_shl_i2_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="4" slack="0"/>
<pin id="913" dir="0" index="1" bw="2" slack="0"/>
<pin id="914" dir="0" index="2" bw="1" slack="0"/>
<pin id="915" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i2/8 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_13_i_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="4" slack="0"/>
<pin id="921" dir="0" index="1" bw="2" slack="0"/>
<pin id="922" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_13_i/8 "/>
</bind>
</comp>

<comp id="925" class="1004" name="exitcond_i2_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="2" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i2/9 "/>
</bind>
</comp>

<comp id="931" class="1004" name="col_4_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="2" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_4/9 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_14_i_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="2" slack="0"/>
<pin id="939" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_i/9 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_15_i_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="4" slack="1"/>
<pin id="943" dir="0" index="1" bw="2" slack="0"/>
<pin id="944" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15_i/9 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_13_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="0"/>
<pin id="948" dir="0" index="1" bw="16" slack="0"/>
<pin id="949" dir="0" index="2" bw="16" slack="0"/>
<pin id="950" dir="0" index="3" bw="16" slack="0"/>
<pin id="951" dir="0" index="4" bw="16" slack="0"/>
<pin id="952" dir="0" index="5" bw="16" slack="0"/>
<pin id="953" dir="0" index="6" bw="16" slack="0"/>
<pin id="954" dir="0" index="7" bw="16" slack="0"/>
<pin id="955" dir="0" index="8" bw="16" slack="0"/>
<pin id="956" dir="0" index="9" bw="16" slack="0"/>
<pin id="957" dir="0" index="10" bw="4" slack="0"/>
<pin id="958" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="970" class="1004" name="maxValue_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="0"/>
<pin id="972" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="maxValue/9 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_i_28_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="0"/>
<pin id="976" dir="0" index="1" bw="8" slack="0"/>
<pin id="977" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_28/9 "/>
</bind>
</comp>

<comp id="980" class="1004" name="valInWindow_0_maxVal_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="0"/>
<pin id="982" dir="0" index="1" bw="8" slack="0"/>
<pin id="983" dir="0" index="2" bw="8" slack="0"/>
<pin id="984" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal/9 "/>
</bind>
</comp>

<comp id="988" class="1004" name="exitcond1_i1_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="2" slack="0"/>
<pin id="990" dir="0" index="1" bw="1" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i1/10 "/>
</bind>
</comp>

<comp id="994" class="1004" name="row_4_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="2" slack="0"/>
<pin id="996" dir="0" index="1" bw="1" slack="0"/>
<pin id="997" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_4/10 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="tmp_6_i_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="2" slack="0"/>
<pin id="1002" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i/10 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="p_shl_i1_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="4" slack="0"/>
<pin id="1006" dir="0" index="1" bw="2" slack="0"/>
<pin id="1007" dir="0" index="2" bw="1" slack="0"/>
<pin id="1008" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i1/10 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_7_i_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="4" slack="0"/>
<pin id="1014" dir="0" index="1" bw="2" slack="0"/>
<pin id="1015" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7_i/10 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="exitcond_i1_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="2" slack="0"/>
<pin id="1020" dir="0" index="1" bw="1" slack="0"/>
<pin id="1021" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/11 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="col_3_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="2" slack="0"/>
<pin id="1026" dir="0" index="1" bw="1" slack="0"/>
<pin id="1027" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_3/11 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="tmp_8_i_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="2" slack="0"/>
<pin id="1032" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i/11 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp_9_i_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="4" slack="1"/>
<pin id="1036" dir="0" index="1" bw="2" slack="0"/>
<pin id="1037" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9_i/11 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_12_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="16" slack="0"/>
<pin id="1041" dir="0" index="1" bw="16" slack="0"/>
<pin id="1042" dir="0" index="2" bw="16" slack="0"/>
<pin id="1043" dir="0" index="3" bw="16" slack="0"/>
<pin id="1044" dir="0" index="4" bw="16" slack="0"/>
<pin id="1045" dir="0" index="5" bw="16" slack="0"/>
<pin id="1046" dir="0" index="6" bw="16" slack="0"/>
<pin id="1047" dir="0" index="7" bw="16" slack="0"/>
<pin id="1048" dir="0" index="8" bw="16" slack="0"/>
<pin id="1049" dir="0" index="9" bw="16" slack="0"/>
<pin id="1050" dir="0" index="10" bw="4" slack="0"/>
<pin id="1051" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="minValue_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="16" slack="0"/>
<pin id="1065" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="minValue/11 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp_5_i_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="8" slack="0"/>
<pin id="1069" dir="0" index="1" bw="8" slack="0"/>
<pin id="1070" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i/11 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="valInWindow_0_minVal_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="0"/>
<pin id="1075" dir="0" index="1" bw="8" slack="0"/>
<pin id="1076" dir="0" index="2" bw="8" slack="0"/>
<pin id="1077" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal/11 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="exitcond1_i_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="2" slack="0"/>
<pin id="1083" dir="0" index="1" bw="1" slack="0"/>
<pin id="1084" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/12 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="row_3_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="2" slack="0"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_3/12 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp_i_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="2" slack="0"/>
<pin id="1095" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/12 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="p_shl_i_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="4" slack="0"/>
<pin id="1099" dir="0" index="1" bw="2" slack="0"/>
<pin id="1100" dir="0" index="2" bw="1" slack="0"/>
<pin id="1101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/12 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="tmp_1_i_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="4" slack="0"/>
<pin id="1107" dir="0" index="1" bw="2" slack="0"/>
<pin id="1108" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1_i/12 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="tmp_5_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="16" slack="0"/>
<pin id="1113" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_14_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="16" slack="0"/>
<pin id="1118" dir="0" index="2" bw="5" slack="0"/>
<pin id="1119" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/12 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="p_s_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125" dir="0" index="1" bw="1" slack="0"/>
<pin id="1126" dir="0" index="2" bw="8" slack="0"/>
<pin id="1127" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/12 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="exitcond_i_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="2" slack="0"/>
<pin id="1133" dir="0" index="1" bw="1" slack="0"/>
<pin id="1134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/13 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="col_2_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="2" slack="0"/>
<pin id="1139" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_2/13 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="tmp_2_i_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="2" slack="0"/>
<pin id="1145" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i/13 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="tmp_3_i_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="4" slack="1"/>
<pin id="1149" dir="0" index="1" bw="2" slack="0"/>
<pin id="1150" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_i/13 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tmp_11_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="16" slack="0"/>
<pin id="1154" dir="0" index="1" bw="16" slack="0"/>
<pin id="1155" dir="0" index="2" bw="16" slack="0"/>
<pin id="1156" dir="0" index="3" bw="16" slack="0"/>
<pin id="1157" dir="0" index="4" bw="16" slack="0"/>
<pin id="1158" dir="0" index="5" bw="16" slack="0"/>
<pin id="1159" dir="0" index="6" bw="16" slack="0"/>
<pin id="1160" dir="0" index="7" bw="16" slack="0"/>
<pin id="1161" dir="0" index="8" bw="16" slack="0"/>
<pin id="1162" dir="0" index="9" bw="16" slack="0"/>
<pin id="1163" dir="0" index="10" bw="4" slack="0"/>
<pin id="1164" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_11/13 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="accumulator_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="16" slack="0"/>
<pin id="1178" dir="0" index="1" bw="16" slack="0"/>
<pin id="1179" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accumulator/13 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="pixConvolved_3_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="4"/>
<pin id="1184" dir="0" index="1" bw="1" slack="0"/>
<pin id="1185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixConvolved_3/14 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="tmp_1_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="4"/>
<pin id="1191" dir="0" index="1" bw="10" slack="0"/>
<pin id="1192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/14 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="col_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="32" slack="4"/>
<pin id="1197" dir="0" index="1" bw="1" slack="0"/>
<pin id="1198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/14 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="row_2_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="4"/>
<pin id="1203" dir="0" index="1" bw="1" slack="0"/>
<pin id="1204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_2/14 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="col_1_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="32" slack="0"/>
<pin id="1210" dir="0" index="2" bw="1" slack="0"/>
<pin id="1211" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_1/14 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="row_1_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="0"/>
<pin id="1217" dir="0" index="1" bw="32" slack="4"/>
<pin id="1218" dir="0" index="2" bw="32" slack="0"/>
<pin id="1219" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row_1/14 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="pixConvolved_2_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="0"/>
<pin id="1225" dir="0" index="1" bw="32" slack="0"/>
<pin id="1226" dir="0" index="2" bw="1" slack="0"/>
<pin id="1227" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixConvolved_2/14 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="tmp_10_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="17" slack="4"/>
<pin id="1233" dir="0" index="1" bw="10" slack="0"/>
<pin id="1234" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/14 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="phitmp_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="17" slack="5"/>
<pin id="1239" dir="0" index="1" bw="1" slack="0"/>
<pin id="1240" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phitmp/15 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="exitcond_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="9" slack="0"/>
<pin id="1245" dir="0" index="1" bw="9" slack="0"/>
<pin id="1246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/16 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="countWait_2_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="9" slack="0"/>
<pin id="1251" dir="0" index="1" bw="1" slack="0"/>
<pin id="1252" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="countWait_2/16 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="tmp_last_V_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="9" slack="0"/>
<pin id="1257" dir="0" index="1" bw="9" slack="0"/>
<pin id="1258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/16 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="window_val_2_2_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="16" slack="5"/>
<pin id="1264" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="window_val_2_2 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="window_val_2_2_1_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="16" slack="5"/>
<pin id="1270" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="window_val_2_2_1 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="window_val_2_2_2_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="16" slack="5"/>
<pin id="1276" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="window_val_2_2_2 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="window_val_2_2_3_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="16" slack="5"/>
<pin id="1282" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="window_val_2_2_3 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="window_val_2_2_4_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="16" slack="5"/>
<pin id="1288" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="window_val_2_2_4 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="window_val_2_2_5_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="16" slack="5"/>
<pin id="1294" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="window_val_2_2_5 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="window_val_2_2_6_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="16" slack="5"/>
<pin id="1300" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="window_val_2_2_6 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="window_val_2_2_7_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="16" slack="5"/>
<pin id="1306" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="window_val_2_2_7 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="window_val_2_2_8_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="16" slack="5"/>
<pin id="1312" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="window_val_2_2_8 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="operation_read_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="3"/>
<pin id="1318" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="operation_read "/>
</bind>
</comp>

<comp id="1323" class="1005" name="tmp_s_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="64" slack="1"/>
<pin id="1325" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1328" class="1005" name="lineBuff_val_1_addr_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="9" slack="1"/>
<pin id="1330" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr "/>
</bind>
</comp>

<comp id="1333" class="1005" name="lineBuff_val_2_addr_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="9" slack="1"/>
<pin id="1335" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr "/>
</bind>
</comp>

<comp id="1338" class="1005" name="tmp_keep_V_1_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="1"/>
<pin id="1340" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="tmp_strb_V_1_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="1" slack="1"/>
<pin id="1346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="tmp_user_V_1_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="2" slack="1"/>
<pin id="1352" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="tmp_id_V_1_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="5" slack="1"/>
<pin id="1358" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="tmp_dest_V_1_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="6" slack="1"/>
<pin id="1364" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="WinRow_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="2" slack="0"/>
<pin id="1373" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="WinRow "/>
</bind>
</comp>

<comp id="1376" class="1005" name="tmp_4_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="5" slack="1"/>
<pin id="1378" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="or_cond_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="2"/>
<pin id="1383" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1388" class="1005" name="WinCol_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="2" slack="0"/>
<pin id="1390" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="WinCol "/>
</bind>
</comp>

<comp id="1393" class="1005" name="lineBuff_val_0_addr_1_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="9" slack="1"/>
<pin id="1395" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_1 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="lineBuff_val_1_addr_1_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="9" slack="1"/>
<pin id="1400" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr_1 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="lineBuff_val_2_addr_1_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="9" slack="1"/>
<pin id="1405" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr_1 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="tmp_7_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="5" slack="1"/>
<pin id="1410" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="tmp_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="8" slack="1"/>
<pin id="1415" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1418" class="1005" name="kernel_addr_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="4" slack="1"/>
<pin id="1420" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1426" class="1005" name="row_5_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="2" slack="0"/>
<pin id="1428" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row_5 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="tmp_13_i_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="4" slack="1"/>
<pin id="1433" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_i "/>
</bind>
</comp>

<comp id="1439" class="1005" name="col_4_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="2" slack="0"/>
<pin id="1441" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col_4 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="valInWindow_0_maxVal_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="8" slack="0"/>
<pin id="1446" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="valInWindow_0_maxVal "/>
</bind>
</comp>

<comp id="1452" class="1005" name="row_4_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="2" slack="0"/>
<pin id="1454" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row_4 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="tmp_7_i_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="4" slack="1"/>
<pin id="1459" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="1465" class="1005" name="col_3_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="2" slack="0"/>
<pin id="1467" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col_3 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="valInWindow_0_minVal_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="8" slack="0"/>
<pin id="1472" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="valInWindow_0_minVal "/>
</bind>
</comp>

<comp id="1478" class="1005" name="row_3_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="2" slack="0"/>
<pin id="1480" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row_3 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="tmp_1_i_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="4" slack="1"/>
<pin id="1485" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="1488" class="1005" name="p_s_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="8" slack="1"/>
<pin id="1490" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1496" class="1005" name="col_2_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="2" slack="0"/>
<pin id="1498" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col_2 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="accumulator_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="16" slack="0"/>
<pin id="1503" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="accumulator "/>
</bind>
</comp>

<comp id="1506" class="1005" name="col_1_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="row_1_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="32" slack="1"/>
<pin id="1513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="pixConvolved_2_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="32" slack="1"/>
<pin id="1518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixConvolved_2 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="tmp_10_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="1" slack="1"/>
<pin id="1523" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="phitmp_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="17" slack="1"/>
<pin id="1527" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="1533" class="1005" name="countWait_2_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="9" slack="0"/>
<pin id="1535" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="countWait_2 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="tmp_last_V_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="1" slack="1"/>
<pin id="1540" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="32" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="42" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="208"><net_src comp="90" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="198" pin=5"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="198" pin=6"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="198" pin=7"/></net>

<net id="233"><net_src comp="130" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="216" pin=4"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="216" pin=5"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="216" pin=6"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="216" pin=7"/></net>

<net id="241"><net_src comp="132" pin="0"/><net_sink comp="216" pin=12"/></net>

<net id="242"><net_src comp="114" pin="0"/><net_sink comp="216" pin=8"/></net>

<net id="248"><net_src comp="92" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="92" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="92" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="249" pin="3"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="261" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="286"><net_src comp="92" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="281" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="293"><net_src comp="92" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="288" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="300"><net_src comp="92" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="295" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="92" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="302" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="74" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="216" pin=13"/></net>

<net id="326"><net_src comp="315" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="320" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="331"><net_src comp="76" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="216" pin=11"/></net>

<net id="339"><net_src comp="328" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="333" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="344"><net_src comp="78" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="216" pin=10"/></net>

<net id="352"><net_src comp="341" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="346" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="357"><net_src comp="78" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="216" pin=9"/></net>

<net id="365"><net_src comp="354" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="359" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="370"><net_src comp="80" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="216" pin=14"/></net>

<net id="378"><net_src comp="367" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="372" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="383"><net_src comp="46" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="384" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="395"><net_src comp="46" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="396" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="407"><net_src comp="46" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="408" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="419"><net_src comp="82" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="420" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="431"><net_src comp="94" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="432" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="443"><net_src comp="94" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="444" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="455"><net_src comp="94" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="452" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="466"><net_src comp="114" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="473"><net_src comp="463" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="474"><net_src comp="467" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="478"><net_src comp="475" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="485"><net_src comp="463" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="486"><net_src comp="479" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="490"><net_src comp="94" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="487" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="501"><net_src comp="94" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="498" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="512"><net_src comp="118" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="520"><net_src comp="513" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="524"><net_src comp="521" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="531"><net_src comp="509" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="532"><net_src comp="525" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="536"><net_src comp="94" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="547"><net_src comp="94" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="554"><net_src comp="544" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="558"><net_src comp="120" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="555" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="566"><net_src comp="559" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="570"><net_src comp="567" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="577"><net_src comp="555" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="578"><net_src comp="571" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="582"><net_src comp="94" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="589"><net_src comp="579" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="593"><net_src comp="114" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="604"><net_src comp="590" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="463" pin="1"/><net_sink comp="594" pin=4"/></net>

<net id="606"><net_src comp="509" pin="1"/><net_sink comp="594" pin=6"/></net>

<net id="616"><net_src comp="404" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="620"><net_src comp="114" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="216" pin=8"/></net>

<net id="628"><net_src comp="594" pin="8"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="617" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="630"><net_src comp="622" pin="4"/><net_sink comp="216" pin=8"/></net>

<net id="631"><net_src comp="622" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="635"><net_src comp="134" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="642"><net_src comp="632" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="674"><net_src comp="420" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="84" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="384" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="685"><net_src comp="198" pin="8"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="690"><net_src comp="198" pin="8"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="198" pin="8"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="198" pin="8"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="198" pin="8"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="198" pin="8"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="432" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="432" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="96" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="432" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="100" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="728"><net_src comp="102" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="432" pin="4"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="94" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="734"><net_src comp="723" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="731" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="707" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="747"><net_src comp="104" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="392" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="749"><net_src comp="32" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="750"><net_src comp="106" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="755"><net_src comp="741" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="108" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="763"><net_src comp="104" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="380" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="32" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="766"><net_src comp="106" pin="0"/><net_sink comp="757" pin=3"/></net>

<net id="771"><net_src comp="757" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="108" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="751" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="767" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="782"><net_src comp="444" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="444" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="444" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="96" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="444" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="100" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="404" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="783" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="808"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="816"><net_src comp="779" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="824"><net_src comp="112" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="273" pin="3"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="249" pin="3"/><net_sink comp="817" pin=2"/></net>

<net id="827"><net_src comp="261" pin="3"/><net_sink comp="817" pin=3"/></net>

<net id="828"><net_src comp="428" pin="1"/><net_sink comp="817" pin=4"/></net>

<net id="835"><net_src comp="829" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="843"><net_src comp="309" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="840" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="837" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="859"><net_src comp="844" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="864"><net_src comp="844" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="869"><net_src comp="844" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="874"><net_src comp="844" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="879"><net_src comp="844" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="884"><net_src comp="844" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="889"><net_src comp="844" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="894"><net_src comp="844" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="899"><net_src comp="456" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="96" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="456" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="100" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="910"><net_src comp="456" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="916"><net_src comp="102" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="456" pin="4"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="94" pin="0"/><net_sink comp="911" pin=2"/></net>

<net id="923"><net_src comp="911" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="907" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="491" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="96" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="491" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="100" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="940"><net_src comp="491" pin="4"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="937" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="959"><net_src comp="116" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="960"><net_src comp="643" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="961"><net_src comp="646" pin="1"/><net_sink comp="946" pin=2"/></net>

<net id="962"><net_src comp="649" pin="1"/><net_sink comp="946" pin=3"/></net>

<net id="963"><net_src comp="652" pin="1"/><net_sink comp="946" pin=4"/></net>

<net id="964"><net_src comp="655" pin="1"/><net_sink comp="946" pin=5"/></net>

<net id="965"><net_src comp="658" pin="1"/><net_sink comp="946" pin=6"/></net>

<net id="966"><net_src comp="661" pin="1"/><net_sink comp="946" pin=7"/></net>

<net id="967"><net_src comp="664" pin="1"/><net_sink comp="946" pin=8"/></net>

<net id="968"><net_src comp="667" pin="1"/><net_sink comp="946" pin=9"/></net>

<net id="969"><net_src comp="941" pin="2"/><net_sink comp="946" pin=10"/></net>

<net id="973"><net_src comp="946" pin="11"/><net_sink comp="970" pin=0"/></net>

<net id="978"><net_src comp="970" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="479" pin="4"/><net_sink comp="974" pin=1"/></net>

<net id="985"><net_src comp="974" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="970" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="987"><net_src comp="479" pin="4"/><net_sink comp="980" pin=2"/></net>

<net id="992"><net_src comp="502" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="96" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="998"><net_src comp="502" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="100" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1003"><net_src comp="502" pin="4"/><net_sink comp="1000" pin=0"/></net>

<net id="1009"><net_src comp="102" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="502" pin="4"/><net_sink comp="1004" pin=1"/></net>

<net id="1011"><net_src comp="94" pin="0"/><net_sink comp="1004" pin=2"/></net>

<net id="1016"><net_src comp="1004" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="1000" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1022"><net_src comp="537" pin="4"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="96" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1028"><net_src comp="537" pin="4"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="100" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1033"><net_src comp="537" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1038"><net_src comp="1030" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1052"><net_src comp="116" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1053"><net_src comp="643" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1054"><net_src comp="646" pin="1"/><net_sink comp="1039" pin=2"/></net>

<net id="1055"><net_src comp="649" pin="1"/><net_sink comp="1039" pin=3"/></net>

<net id="1056"><net_src comp="652" pin="1"/><net_sink comp="1039" pin=4"/></net>

<net id="1057"><net_src comp="655" pin="1"/><net_sink comp="1039" pin=5"/></net>

<net id="1058"><net_src comp="658" pin="1"/><net_sink comp="1039" pin=6"/></net>

<net id="1059"><net_src comp="661" pin="1"/><net_sink comp="1039" pin=7"/></net>

<net id="1060"><net_src comp="664" pin="1"/><net_sink comp="1039" pin=8"/></net>

<net id="1061"><net_src comp="667" pin="1"/><net_sink comp="1039" pin=9"/></net>

<net id="1062"><net_src comp="1034" pin="2"/><net_sink comp="1039" pin=10"/></net>

<net id="1066"><net_src comp="1039" pin="11"/><net_sink comp="1063" pin=0"/></net>

<net id="1071"><net_src comp="1063" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="525" pin="4"/><net_sink comp="1067" pin=1"/></net>

<net id="1078"><net_src comp="1067" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1079"><net_src comp="1063" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1080"><net_src comp="525" pin="4"/><net_sink comp="1073" pin=2"/></net>

<net id="1085"><net_src comp="548" pin="4"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="96" pin="0"/><net_sink comp="1081" pin=1"/></net>

<net id="1091"><net_src comp="548" pin="4"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="100" pin="0"/><net_sink comp="1087" pin=1"/></net>

<net id="1096"><net_src comp="548" pin="4"/><net_sink comp="1093" pin=0"/></net>

<net id="1102"><net_src comp="102" pin="0"/><net_sink comp="1097" pin=0"/></net>

<net id="1103"><net_src comp="548" pin="4"/><net_sink comp="1097" pin=1"/></net>

<net id="1104"><net_src comp="94" pin="0"/><net_sink comp="1097" pin=2"/></net>

<net id="1109"><net_src comp="1097" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="1093" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1114"><net_src comp="559" pin="4"/><net_sink comp="1111" pin=0"/></net>

<net id="1120"><net_src comp="122" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="559" pin="4"/><net_sink comp="1115" pin=1"/></net>

<net id="1122"><net_src comp="124" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1128"><net_src comp="1115" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1129"><net_src comp="114" pin="0"/><net_sink comp="1123" pin=1"/></net>

<net id="1130"><net_src comp="1111" pin="1"/><net_sink comp="1123" pin=2"/></net>

<net id="1135"><net_src comp="583" pin="4"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="96" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1141"><net_src comp="583" pin="4"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="100" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="1146"><net_src comp="583" pin="4"/><net_sink comp="1143" pin=0"/></net>

<net id="1151"><net_src comp="1143" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1165"><net_src comp="116" pin="0"/><net_sink comp="1152" pin=0"/></net>

<net id="1166"><net_src comp="643" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1167"><net_src comp="646" pin="1"/><net_sink comp="1152" pin=2"/></net>

<net id="1168"><net_src comp="649" pin="1"/><net_sink comp="1152" pin=3"/></net>

<net id="1169"><net_src comp="652" pin="1"/><net_sink comp="1152" pin=4"/></net>

<net id="1170"><net_src comp="655" pin="1"/><net_sink comp="1152" pin=5"/></net>

<net id="1171"><net_src comp="658" pin="1"/><net_sink comp="1152" pin=6"/></net>

<net id="1172"><net_src comp="661" pin="1"/><net_sink comp="1152" pin=7"/></net>

<net id="1173"><net_src comp="664" pin="1"/><net_sink comp="1152" pin=8"/></net>

<net id="1174"><net_src comp="667" pin="1"/><net_sink comp="1152" pin=9"/></net>

<net id="1175"><net_src comp="1147" pin="2"/><net_sink comp="1152" pin=10"/></net>

<net id="1180"><net_src comp="1152" pin="11"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="571" pin="4"/><net_sink comp="1176" pin=1"/></net>

<net id="1186"><net_src comp="404" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="32" pin="0"/><net_sink comp="1182" pin=1"/></net>

<net id="1188"><net_src comp="1182" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="1193"><net_src comp="380" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="126" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1199"><net_src comp="380" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="32" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1205"><net_src comp="392" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="32" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1212"><net_src comp="1189" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1213"><net_src comp="1195" pin="2"/><net_sink comp="1207" pin=1"/></net>

<net id="1214"><net_src comp="46" pin="0"/><net_sink comp="1207" pin=2"/></net>

<net id="1220"><net_src comp="1189" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1221"><net_src comp="392" pin="1"/><net_sink comp="1215" pin=1"/></net>

<net id="1222"><net_src comp="1201" pin="2"/><net_sink comp="1215" pin=2"/></net>

<net id="1228"><net_src comp="1189" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1229"><net_src comp="610" pin="4"/><net_sink comp="1223" pin=1"/></net>

<net id="1230"><net_src comp="46" pin="0"/><net_sink comp="1223" pin=2"/></net>

<net id="1235"><net_src comp="416" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="128" pin="0"/><net_sink comp="1231" pin=1"/></net>

<net id="1241"><net_src comp="416" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="82" pin="0"/><net_sink comp="1237" pin=1"/></net>

<net id="1247"><net_src comp="636" pin="4"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="136" pin="0"/><net_sink comp="1243" pin=1"/></net>

<net id="1253"><net_src comp="636" pin="4"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="140" pin="0"/><net_sink comp="1249" pin=1"/></net>

<net id="1259"><net_src comp="636" pin="4"/><net_sink comp="1255" pin=0"/></net>

<net id="1260"><net_src comp="142" pin="0"/><net_sink comp="1255" pin=1"/></net>

<net id="1261"><net_src comp="1255" pin="2"/><net_sink comp="216" pin=12"/></net>

<net id="1265"><net_src comp="144" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="1271"><net_src comp="148" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="1273"><net_src comp="1268" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1277"><net_src comp="152" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1279"><net_src comp="1274" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1283"><net_src comp="156" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1289"><net_src comp="160" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1295"><net_src comp="164" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1301"><net_src comp="168" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1307"><net_src comp="172" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1313"><net_src comp="176" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1319"><net_src comp="192" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1326"><net_src comp="676" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1331"><net_src comp="243" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1336"><net_src comp="255" pin="3"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1341"><net_src comp="687" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="216" pin=9"/></net>

<net id="1347"><net_src comp="691" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="216" pin=10"/></net>

<net id="1353"><net_src comp="695" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1355"><net_src comp="1350" pin="1"/><net_sink comp="216" pin=11"/></net>

<net id="1359"><net_src comp="699" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1361"><net_src comp="1356" pin="1"/><net_sink comp="216" pin=13"/></net>

<net id="1365"><net_src comp="703" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1367"><net_src comp="1362" pin="1"/><net_sink comp="216" pin=14"/></net>

<net id="1374"><net_src comp="717" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1379"><net_src comp="735" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1384"><net_src comp="773" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1391"><net_src comp="793" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="1396"><net_src comp="281" pin="3"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1401"><net_src comp="288" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1406"><net_src comp="295" pin="3"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1411"><net_src comp="812" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1416"><net_src comp="817" pin="5"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1421"><net_src comp="302" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1429"><net_src comp="901" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1434"><net_src comp="919" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1442"><net_src comp="931" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="1447"><net_src comp="980" pin="3"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1455"><net_src comp="994" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1460"><net_src comp="1012" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1468"><net_src comp="1024" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1473"><net_src comp="1073" pin="3"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1481"><net_src comp="1087" pin="2"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1486"><net_src comp="1105" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1491"><net_src comp="1123" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1499"><net_src comp="1137" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1504"><net_src comp="1176" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1509"><net_src comp="1207" pin="3"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1514"><net_src comp="1215" pin="3"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1519"><net_src comp="1223" pin="3"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="1524"><net_src comp="1231" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1528"><net_src comp="1237" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1536"><net_src comp="1249" pin="2"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1541"><net_src comp="1255" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="216" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {15 17 }
	Port: outStream_V_keep_V | {15 17 }
	Port: outStream_V_strb_V | {15 17 }
	Port: outStream_V_user_V | {15 17 }
	Port: outStream_V_last_V | {15 17 }
	Port: outStream_V_id_V | {15 17 }
	Port: outStream_V_dest_V | {15 17 }
 - Input state : 
	Port: ImageProcess : inStream_V_data_V | {2 }
	Port: ImageProcess : inStream_V_keep_V | {2 }
	Port: ImageProcess : inStream_V_strb_V | {2 }
	Port: ImageProcess : inStream_V_user_V | {2 }
	Port: ImageProcess : inStream_V_last_V | {2 }
	Port: ImageProcess : inStream_V_id_V | {2 }
	Port: ImageProcess : inStream_V_dest_V | {2 }
	Port: ImageProcess : kernel | {6 7 }
	Port: ImageProcess : operation | {1 }
  - Chain level:
	State 1
		rend_i : 1
	State 2
		exitcond1 : 1
		StgValue_68 : 2
		tmp_s : 1
		lineBuff_val_1_addr : 2
		lineBuff_val_1_load : 3
		lineBuff_val_2_addr : 2
		lineBuff_val_2_load : 3
	State 3
		StgValue_85 : 1
		StgValue_87 : 1
		StgValue_88 : 1
	State 4
		row_assign_cast : 1
		exitcond2 : 1
		WinRow : 1
		StgValue_95 : 2
		p_shl : 1
		p_shl_cast : 2
		tmp_4 : 3
		icmp : 1
		icmp7 : 1
		or_cond : 2
		StgValue_105 : 2
	State 5
		col_assign_2_cast : 1
		col_assign_2_cast1 : 1
		exitcond3 : 1
		WinCol : 1
		StgValue_116 : 2
		col_assign_1 : 2
		tmp_6 : 3
		lineBuff_val_0_addr_1 : 4
		lineBuff_val_0_load : 5
		lineBuff_val_1_addr_1 : 4
		lineBuff_val_1_load_1 : 5
		lineBuff_val_2_addr_1 : 4
		lineBuff_val_2_load_1 : 5
		tmp_7 : 2
	State 6
		tmp : 1
		tmp_8 : 1
		kernel_addr : 2
		kernel_load : 3
	State 7
		tmp_9 : 1
		window_val_2_0 : 2
		StgValue_141 : 3
		StgValue_143 : 3
		StgValue_145 : 3
		StgValue_148 : 3
		StgValue_150 : 3
		StgValue_152 : 3
		StgValue_155 : 3
		StgValue_157 : 3
		StgValue_159 : 3
	State 8
		exitcond1_i2 : 1
		row_5 : 1
		StgValue_167 : 2
		tmp_12_i : 1
		p_shl_i2 : 1
		tmp_13_i : 2
	State 9
		exitcond_i2 : 1
		col_4 : 1
		StgValue_178 : 2
		tmp_14_i : 1
		tmp_15_i : 2
		tmp_13 : 3
		maxValue : 4
		tmp_i_28 : 5
		valInWindow_0_maxVal : 6
	State 10
		exitcond1_i1 : 1
		row_4 : 1
		StgValue_201 : 2
		tmp_6_i : 1
		p_shl_i1 : 1
		tmp_7_i : 2
	State 11
		exitcond_i1 : 1
		col_3 : 1
		StgValue_212 : 2
		tmp_8_i : 1
		tmp_9_i : 2
		tmp_12 : 3
		minValue : 4
		tmp_5_i : 5
		valInWindow_0_minVal : 6
	State 12
		exitcond1_i : 1
		row_3 : 1
		StgValue_235 : 2
		tmp_i : 1
		p_shl_i : 1
		tmp_1_i : 2
		tmp_5 : 1
		tmp_14 : 1
		p_s : 2
	State 13
		exitcond_i : 1
		col_2 : 1
		StgValue_249 : 2
		tmp_2_i : 1
		tmp_3_i : 2
		tmp_11 : 3
		accumulator : 4
	State 14
		pixConvolved_1 : 1
		dataOutSideChannel_d_1 : 1
		col_1 : 1
		row_1 : 1
		pixConvolved_2 : 2
		StgValue_277 : 1
		StgValue_278 : 2
	State 15
	State 16
		exitcond : 1
		countWait_2 : 1
		StgValue_287 : 2
		tmp_last_V : 1
		StgValue_289 : 2
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |         WinRow_fu_717        |    0    |    0    |    10   |
|          |         WinCol_fu_793        |    0    |    0    |    10   |
|          |      col_assign_1_fu_799     |    0    |    0    |    39   |
|          |         tmp_7_fu_812         |    0    |    0    |    15   |
|          |         row_5_fu_901         |    0    |    0    |    10   |
|          |         col_4_fu_931         |    0    |    0    |    10   |
|          |        tmp_15_i_fu_941       |    0    |    0    |    13   |
|          |         row_4_fu_994         |    0    |    0    |    10   |
|          |         col_3_fu_1024        |    0    |    0    |    10   |
|    add   |        tmp_9_i_fu_1034       |    0    |    0    |    13   |
|          |         row_3_fu_1087        |    0    |    0    |    10   |
|          |         col_2_fu_1137        |    0    |    0    |    10   |
|          |        tmp_3_i_fu_1147       |    0    |    0    |    13   |
|          |      accumulator_fu_1176     |    0    |    0    |    23   |
|          |    pixConvolved_3_fu_1182    |    0    |    0    |    39   |
|          |          col_fu_1195         |    0    |    0    |    39   |
|          |         row_2_fu_1201        |    0    |    0    |    39   |
|          |        phitmp_fu_1237        |    0    |    0    |    24   |
|          |      countWait_2_fu_1249     |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond1_fu_670       |    0    |    0    |    18   |
|          |       exitcond2_fu_711       |    0    |    0    |    8    |
|          |          icmp_fu_751         |    0    |    0    |    18   |
|          |         icmp7_fu_767         |    0    |    0    |    18   |
|          |       exitcond3_fu_787       |    0    |    0    |    8    |
|          |      exitcond1_i2_fu_895     |    0    |    0    |    8    |
|          |      exitcond_i2_fu_925      |    0    |    0    |    8    |
|          |        tmp_i_28_fu_974       |    0    |    0    |    11   |
|   icmp   |      exitcond1_i1_fu_988     |    0    |    0    |    8    |
|          |      exitcond_i1_fu_1018     |    0    |    0    |    8    |
|          |        tmp_5_i_fu_1067       |    0    |    0    |    11   |
|          |      exitcond1_i_fu_1081     |    0    |    0    |    8    |
|          |      exitcond_i_fu_1131      |    0    |    0    |    8    |
|          |         tmp_1_fu_1189        |    0    |    0    |    18   |
|          |        tmp_10_fu_1231        |    0    |    0    |    18   |
|          |       exitcond_fu_1243       |    0    |    0    |    13   |
|          |      tmp_last_V_fu_1255      |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_817          |    0    |    0    |    50   |
|    mux   |         tmp_13_fu_946        |    0    |    0    |    50   |
|          |        tmp_12_fu_1039        |    0    |    0    |    50   |
|          |        tmp_11_fu_1152        |    0    |    0    |    50   |
|----------|------------------------------|---------|---------|---------|
|          |  valInWindow_0_maxVal_fu_980 |    0    |    0    |    8    |
|          | valInWindow_0_minVal_fu_1073 |    0    |    0    |    8    |
|  select  |          p_s_fu_1123         |    0    |    0    |    8    |
|          |         col_1_fu_1207        |    0    |    0    |    32   |
|          |         row_1_fu_1215        |    0    |    0    |    32   |
|          |    pixConvolved_2_fu_1223    |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_4_fu_735         |    0    |    0    |    13   |
|    sub   |        tmp_13_i_fu_919       |    0    |    0    |    13   |
|          |        tmp_7_i_fu_1012       |    0    |    0    |    13   |
|          |        tmp_1_i_fu_1105       |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    mul   |     window_val_2_0_fu_844    |    0    |    0    |    41   |
|----------|------------------------------|---------|---------|---------|
|    and   |        or_cond_fu_773        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   |  operation_read_read_fu_192  |    0    |    0    |    0    |
|          |        grp_read_fu_198       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_216       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_s_fu_676         |    0    |    0    |    0    |
|          |    row_assign_cast_fu_707    |    0    |    0    |    0    |
|          |       p_shl_cast_fu_731      |    0    |    0    |    0    |
|          |   col_assign_2_cast_fu_779   |    0    |    0    |    0    |
|          |   col_assign_2_cast1_fu_783  |    0    |    0    |    0    |
|          |         tmp_6_fu_805         |    0    |    0    |    0    |
|   zext   |         tmp_8_fu_832         |    0    |    0    |    0    |
|          |          val_fu_837          |    0    |    0    |    0    |
|          |        tmp_12_i_fu_907       |    0    |    0    |    0    |
|          |        tmp_14_i_fu_937       |    0    |    0    |    0    |
|          |        tmp_6_i_fu_1000       |    0    |    0    |    0    |
|          |        tmp_8_i_fu_1030       |    0    |    0    |    0    |
|          |         tmp_i_fu_1093        |    0    |    0    |    0    |
|          |        tmp_2_i_fu_1143       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_data_V_1_fu_682     |    0    |    0    |    0    |
|          |      tmp_keep_V_1_fu_687     |    0    |    0    |    0    |
|extractvalue|      tmp_strb_V_1_fu_691     |    0    |    0    |    0    |
|          |      tmp_user_V_1_fu_695     |    0    |    0    |    0    |
|          |       tmp_id_V_1_fu_699      |    0    |    0    |    0    |
|          |      tmp_dest_V_1_fu_703     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         p_shl_fu_723         |    0    |    0    |    0    |
|bitconcatenate|        p_shl_i2_fu_911       |    0    |    0    |    0    |
|          |       p_shl_i1_fu_1004       |    0    |    0    |    0    |
|          |        p_shl_i_fu_1097       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_2_fu_741         |    0    |    0    |    0    |
|          |         tmp_3_fu_757         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       tmp_7_cast_fu_829      |    0    |    0    |    0    |
|          |         tmp_9_fu_840         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        maxValue_fu_970       |    0    |    0    |    0    |
|   trunc  |       minValue_fu_1063       |    0    |    0    |    0    |
|          |         tmp_5_fu_1111        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|        tmp_14_fu_1115        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |    0    |   969   |
|----------|------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|lineBuff_val_0|    1   |    0   |    0   |
|lineBuff_val_1|    1   |    0   |    0   |
|lineBuff_val_2|    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    3   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|        WinCol_reg_1388       |    2   |
|        WinRow_reg_1371       |    2   |
|    accumulator_1_i_reg_567   |   16   |
|     accumulator_reg_1501     |   16   |
|        col_1_reg_1506        |   32   |
|        col_2_reg_1496        |    2   |
|        col_3_reg_1465        |    2   |
|        col_4_reg_1439        |    2   |
|     col_assign_2_reg_440     |    2   |
|     col_assign_3_reg_579     |    2   |
|     col_assign_4_reg_533     |    2   |
|     col_assign_5_reg_487     |    2   |
|      col_assign_reg_380      |   32   |
|      countWait_1_reg_632     |    9   |
|     countWait_2_reg_1533     |    9   |
|       countWait_reg_416      |   17   |
|dataOutSideChannel_d_1_reg_617|    8   |
| dataOutSideChannel_d_reg_367 |    6   |
| dataOutSideChannel_i_reg_315 |    5   |
| dataOutSideChannel_k_reg_354 |    1   |
| dataOutSideChannel_s_reg_341 |    1   |
| dataOutSideChannel_u_reg_328 |    2   |
|     kernel_addr_reg_1418     |    4   |
|lineBuff_val_0_addr_1_reg_1393|    9   |
|lineBuff_val_1_addr_1_reg_1398|    9   |
| lineBuff_val_1_addr_reg_1328 |    9   |
|lineBuff_val_2_addr_1_reg_1403|    9   |
| lineBuff_val_2_addr_reg_1333 |    9   |
|     maxValue_1_i_reg_475     |    8   |
|      maxValue_i_reg_463      |    8   |
|     minValue_1_i_reg_521     |    8   |
|      minValue_i_reg_509      |    8   |
|    operation_read_reg_1316   |   32   |
|       or_cond_reg_1381       |    1   |
|         p_s_reg_1488         |    8   |
|        phitmp_reg_1525       |   17   |
|    pixConvolved_1_reg_607    |   32   |
|    pixConvolved_2_reg_1516   |   32   |
|     pixConvolved_reg_404     |   32   |
|        row_1_reg_1511        |   32   |
|        row_3_reg_1478        |    2   |
|        row_4_reg_1452        |    2   |
|        row_5_reg_1426        |    2   |
|     row_assign_1_reg_544     |    2   |
|     row_assign_2_reg_498     |    2   |
|     row_assign_3_reg_452     |    2   |
|      row_assign_reg_428      |    2   |
|          row_reg_392         |   32   |
|        tmp_10_reg_1521       |    1   |
|       tmp_13_i_reg_1431      |    4   |
|       tmp_1_i_reg_1483       |    4   |
|        tmp_4_reg_1376        |    5   |
|       tmp_7_i_reg_1457       |    4   |
|        tmp_7_reg_1408        |    5   |
|     tmp_dest_V_1_reg_1362    |    6   |
|      tmp_id_V_1_reg_1356     |    5   |
|     tmp_keep_V_1_reg_1338    |    1   |
|      tmp_last_V_reg_1538     |    1   |
|         tmp_reg_1413         |    8   |
|        tmp_s_reg_1323        |   64   |
|     tmp_strb_V_1_reg_1344    |    1   |
|     tmp_user_V_1_reg_1350    |    2   |
| valInWindow_0_maxVal_reg_1444|    8   |
| valInWindow_0_minVal_reg_1470|    8   |
|      valOutput_1_reg_590     |    8   |
|       valOutput_reg_555      |   16   |
|   window_val_2_2_1_reg_1268  |   16   |
|   window_val_2_2_2_reg_1274  |   16   |
|   window_val_2_2_3_reg_1280  |   16   |
|   window_val_2_2_4_reg_1286  |   16   |
|   window_val_2_2_5_reg_1292  |   16   |
|   window_val_2_2_6_reg_1298  |   16   |
|   window_val_2_2_7_reg_1304  |   16   |
|   window_val_2_2_8_reg_1310  |   16   |
|    window_val_2_2_reg_1262   |   16   |
+------------------------------+--------+
|             Total            |   780  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_write_fu_216        |  p8  |   3  |   8  |   24   ||    15   |
|        grp_write_fu_216        |  p9  |   2  |   1  |    2   ||    9    |
|        grp_write_fu_216        |  p10 |   2  |   1  |    2   ||    9    |
|        grp_write_fu_216        |  p11 |   2  |   2  |    4   ||    9    |
|        grp_write_fu_216        |  p12 |   3  |   1  |    3   ||    15   |
|        grp_write_fu_216        |  p13 |   2  |   5  |   10   ||    9    |
|        grp_write_fu_216        |  p14 |   2  |   6  |   12   ||    9    |
|        grp_access_fu_249       |  p0  |   4  |   9  |   36   ||    21   |
|        grp_access_fu_261       |  p0  |   4  |   9  |   36   ||    21   |
|        grp_access_fu_273       |  p0  |   3  |   9  |   27   ||    15   |
|        grp_access_fu_309       |  p0  |   2  |   4  |    8   ||    9    |
|  dataOutSideChannel_i_reg_315  |  p0  |   2  |   5  |   10   ||    9    |
|  dataOutSideChannel_u_reg_328  |  p0  |   2  |   2  |    4   ||    9    |
|  dataOutSideChannel_s_reg_341  |  p0  |   2  |   1  |    2   ||    9    |
|  dataOutSideChannel_k_reg_354  |  p0  |   2  |   1  |    2   ||    9    |
|  dataOutSideChannel_d_reg_367  |  p0  |   2  |   6  |   12   ||    9    |
|       col_assign_reg_380       |  p0  |   2  |  32  |   64   ||    9    |
|           row_reg_392          |  p0  |   2  |  32  |   64   ||    9    |
|      pixConvolved_reg_404      |  p0  |   2  |  32  |   64   ||    9    |
|        countWait_reg_416       |  p0  |   2  |  17  |   34   ||    9    |
|       row_assign_reg_428       |  p0  |   2  |   2  |    4   ||    9    |
|      col_assign_2_reg_440      |  p0  |   2  |   2  |    4   ||    9    |
|       maxValue_i_reg_463       |  p0  |   2  |   8  |   16   ||    9    |
|       minValue_i_reg_509       |  p0  |   2  |   8  |   16   ||    9    |
|        valOutput_reg_555       |  p0  |   2  |  16  |   32   ||    9    |
| dataOutSideChannel_d_1_reg_617 |  p0  |   2  |   8  |   16   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   508  || 46.3142 ||   276   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |    0   |   969  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   46   |    -   |   276  |
|  Register |    -   |    -   |    -   |   780  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   46   |   780  |  1245  |
+-----------+--------+--------+--------+--------+--------+
