<profile>

<section name = "Vitis HLS Report for 'master_fix'" level="0">
<item name = "Date">Wed Jul 27 16:07:30 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">Testing</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.41 ns, 7.591 ns, 2.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9819, 9819, 0.102 ms, 0.102 ms, 9820, 9820, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_convolution1_fix_fu_360">convolution1_fix, 3097, 3097, 32.240 us, 32.240 us, 3097, 3097, no</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_394">master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2, 1022, 1022, 10.639 us, 10.639 us, 1022, 1022, no</column>
<column name="grp_convolution2_fix_fu_400">convolution2_fix, 730, 730, 7.599 us, 7.599 us, 730, 730, no</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_472">master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2, 684, 684, 7.120 us, 7.120 us, 684, 684, no</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3_fu_478">master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3, 230, 230, 2.394 us, 2.394 us, 230, 230, no</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_489">master_fix_Pipeline_VITIS_LOOP_335_1, 9, 9, 93.690 ns, 93.690 ns, 9, 9, no</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_501">master_fix_Pipeline_VITIS_LOOP_346_3, 84, 84, 0.874 us, 0.874 us, 84, 84, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_304_1">3744, 3744, 234, -, -, 16, no</column>
<column name="- VITIS_LOOP_322_1">328, 328, 82, -, -, 4, no</column>
<column name=" + VITIS_LOOP_325_2">80, 80, 5, -, -, 16, no</column>
<column name="- VITIS_LOOP_341_2">108, 108, 27, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 270, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">6, 185, 30790, 26824, -</column>
<column name="Memory">50, -, 91, 15, 0</column>
<column name="Multiplexer">-, -, -, 614, -</column>
<column name="Register">-, -, 749, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">20, 84, 29, 52, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_convolution1_fix_fu_360">convolution1_fix, 0, 24, 5543, 4968, 0</column>
<column name="grp_convolution2_fix_fu_400">convolution2_fix, 0, 128, 20039, 14422, 0</column>
<column name="dadd_64ns_64ns_64_7_full_dsp_1_U342">dadd_64ns_64ns_64_7_full_dsp_1, 0, 3, 630, 1141, 0</column>
<column name="dexp_64ns_64ns_64_18_full_dsp_1_U343">dexp_64ns_64ns_64_18_full_dsp_1, 0, 26, 1549, 2599, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_394">master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2, 0, 0, 705, 727, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_472">master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2, 0, 0, 401, 446, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3_fu_478">master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3, 6, 0, 275, 350, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_489">master_fix_Pipeline_VITIS_LOOP_335_1, 0, 0, 853, 1883, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_501">master_fix_Pipeline_VITIS_LOOP_346_3, 0, 0, 421, 110, 0</column>
<column name="mul_19s_35ns_54_2_1_U345">mul_19s_35ns_54_2_1, 0, 2, 187, 69, 0</column>
<column name="mul_21s_35ns_55_2_1_U347">mul_21s_35ns_55_2_1, 0, 2, 187, 69, 0</column>
<column name="mux_42_36_1_1_x_U344">mux_42_36_1_1_x, 0, 0, 0, 20, 0</column>
<column name="mux_42_64_1_1_U346">mux_42_64_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="conv1_U">conv1, 16, 0, 0, 0, 3072, 35, 1, 107520</column>
<column name="conv2_0_U">conv2_0, 2, 0, 0, 0, 672, 35, 1, 23520</column>
<column name="den1_V_0_U">den1_V_0, 0, 70, 9, 0, 16, 35, 1, 560</column>
<column name="max1_V_0_U">max1_V_0, 30, 0, 0, 0, 336, 35, 1, 11760</column>
<column name="max2_V_0_U">max2_V_0, 1, 0, 0, 0, 224, 35, 1, 7840</column>
<column name="secondDense_f_V_U">secondDense_f_V, 1, 0, 0, 0, 64, 19, 1, 1216</column>
<column name="thirdBias_f_V_U">thirdBias_f_V, 0, 21, 6, 0, 16, 21, 1, 336</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1171_fu_696_p2">+, 0, 0, 14, 6, 6</column>
<column name="add_ln304_fu_546_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln322_fu_641_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln325_fu_712_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln341_fu_848_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln415_fu_821_p2">+, 0, 0, 43, 36, 36</column>
<column name="ret_V_fu_769_p2">+, 0, 0, 62, 55, 55</column>
<column name="sub_ln309_fu_589_p2">-, 0, 0, 13, 10, 10</column>
<column name="and_ln412_fu_811_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln304_fu_540_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln322_fu_635_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln325_fu_706_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln341_fu_842_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="r_fu_800_p2">icmp, 0, 0, 13, 18, 1</column>
<column name="or_ln412_fu_805_p2">or, 0, 0, 2, 1, 1</column>
<column name="den1_V_0_d0">select, 0, 0, 35, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">213, 49, 1, 49</column>
<column name="conv1_address0">14, 3, 12, 36</column>
<column name="conv1_ce0">14, 3, 1, 3</column>
<column name="conv1_ce1">9, 2, 1, 2</column>
<column name="conv1_ce2">9, 2, 1, 2</column>
<column name="conv1_we0">9, 2, 1, 2</column>
<column name="conv2_0_address0">14, 3, 10, 30</column>
<column name="conv2_0_ce0">14, 3, 1, 3</column>
<column name="conv2_0_we0">9, 2, 1, 2</column>
<column name="d_1_fu_266">9, 2, 3, 6</column>
<column name="d_fu_222">9, 2, 5, 10</column>
<column name="den1_V_0_address0">14, 3, 4, 12</column>
<column name="den2_V_0_0_reg_350">9, 2, 36, 72</column>
<column name="grp_fu_1114_ce">9, 2, 1, 2</column>
<column name="grp_fu_516_ce">9, 2, 1, 2</column>
<column name="grp_fu_516_p1">14, 3, 64, 192</column>
<column name="i_4_reg_339">9, 2, 5, 10</column>
<column name="i_fu_290">9, 2, 3, 6</column>
<column name="max1_V_0_address0">14, 3, 9, 27</column>
<column name="max1_V_0_ce0">14, 3, 1, 3</column>
<column name="max1_V_0_ce1">9, 2, 1, 2</column>
<column name="max1_V_0_ce10">9, 2, 1, 2</column>
<column name="max1_V_0_ce11">9, 2, 1, 2</column>
<column name="max1_V_0_ce12">9, 2, 1, 2</column>
<column name="max1_V_0_ce13">9, 2, 1, 2</column>
<column name="max1_V_0_ce14">9, 2, 1, 2</column>
<column name="max1_V_0_ce15">9, 2, 1, 2</column>
<column name="max1_V_0_ce2">9, 2, 1, 2</column>
<column name="max1_V_0_ce3">9, 2, 1, 2</column>
<column name="max1_V_0_ce4">9, 2, 1, 2</column>
<column name="max1_V_0_ce5">9, 2, 1, 2</column>
<column name="max1_V_0_ce6">9, 2, 1, 2</column>
<column name="max1_V_0_ce7">9, 2, 1, 2</column>
<column name="max1_V_0_ce8">9, 2, 1, 2</column>
<column name="max1_V_0_ce9">9, 2, 1, 2</column>
<column name="max1_V_0_we0">9, 2, 1, 2</column>
<column name="max2_V_0_address0">14, 3, 8, 24</column>
<column name="max2_V_0_ce0">14, 3, 1, 3</column>
<column name="max2_V_0_we0">9, 2, 1, 2</column>
<column name="sum_fu_286">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln322_reg_986">3, 0, 3, 0</column>
<column name="add_ln325_reg_1038">5, 0, 5, 0</column>
<column name="ap_CS_fsm">48, 0, 48, 0</column>
<column name="d_1_fu_266">3, 0, 3, 0</column>
<column name="d_2_reg_914">5, 0, 5, 0</column>
<column name="d_fu_222">5, 0, 5, 0</column>
<column name="den2_V_0_0_reg_350">36, 0, 36, 0</column>
<column name="den2_V_0_3_1_fu_274">36, 0, 36, 0</column>
<column name="den2_V_0_3_2_fu_278">36, 0, 36, 0</column>
<column name="den2_V_0_3_3_fu_282">36, 0, 36, 0</column>
<column name="den2_V_0_3_fu_270">36, 0, 36, 0</column>
<column name="grp_convolution1_fix_fu_360_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_convolution2_fix_fu_400_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_394_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_472_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3_fu_478_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_489_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_501_ap_start_reg">1, 0, 1, 0</column>
<column name="i_4_reg_339">5, 0, 5, 0</column>
<column name="i_fu_290">3, 0, 3, 0</column>
<column name="num_V_reg_969">21, 0, 21, 0</column>
<column name="r_V_3_reg_1068">54, 0, 54, 0</column>
<column name="r_V_reg_1048">35, 0, 35, 0</column>
<column name="reg_526">64, 0, 64, 0</column>
<column name="secondDense_f_V_load_reg_1053">19, 0, 19, 0</column>
<column name="sub_ln309_reg_964">9, 0, 10, 1</column>
<column name="sum_1_reg_1109">64, 0, 64, 0</column>
<column name="sum_fu_286">64, 0, 64, 0</column>
<column name="tmp_16_cast_reg_978">2, 0, 6, 4</column>
<column name="tmp_1_reg_1104">64, 0, 64, 0</column>
<column name="tmp_5_reg_1099">64, 0, 64, 0</column>
<column name="trunc_ln1171_reg_974">2, 0, 2, 0</column>
<column name="trunc_ln727_reg_1074">18, 0, 18, 0</column>
<column name="zext_ln304_reg_923">5, 0, 64, 59</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, master_fix, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, master_fix, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, master_fix, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, master_fix, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, master_fix, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, master_fix, return value</column>
<column name="input_r_address0">out, 9, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="out_r_address0">out, 2, ap_memory, out_r, array</column>
<column name="out_r_ce0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d0">out, 32, ap_memory, out_r, array</column>
</table>
</item>
</section>
</profile>
