static int F_1 ( void T_1 * V_1 , int V_2 , T_2 V_3 ,\r\nT_2 V_4 )\r\n{\r\nT_2 V_5 = F_2 ( V_1 + V_6 ) ;\r\nint V_7 ;\r\nV_5 |= V_8 ;\r\nF_3 ( V_5 , V_1 + V_6 ) ;\r\nV_7 = 10 ;\r\nwhile ( V_7 -- ) {\r\nif ( ! ( F_2 ( V_1 + V_6 ) & V_8 ) )\r\nbreak;\r\nF_4 ( 10 ) ;\r\n}\r\nif ( V_7 < 0 )\r\nreturn - V_9 ;\r\nV_5 = V_10 |\r\n( ( V_2 << V_11 ) |\r\n( V_2 << V_12 ) ) ;\r\n#ifdef F_5\r\nV_5 |= V_13 ;\r\n#endif\r\nF_3 ( V_5 , V_1 + V_6 ) ;\r\nF_3 ( V_14 , V_1 + V_15 ) ;\r\nF_3 ( V_3 , V_1 + V_16 ) ;\r\nF_3 ( V_4 , V_1 + V_17 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_6 ( void T_1 * V_1 , int V_18 ,\r\nint V_19 )\r\n{\r\nT_2 V_20 = F_2 ( V_1 + V_21 ) ;\r\nif ( V_18 == V_22 ) {\r\nF_7 ( V_23 L_1 ) ;\r\nV_20 |= V_24 ;\r\nV_20 |= V_25 ;\r\n} else {\r\nF_7 ( V_23 L_2\r\nL_3 , V_18 ) ;\r\nV_20 &= ~ V_24 ;\r\nV_20 &= V_26 ;\r\nif ( V_18 <= 32 )\r\nV_20 |= V_27 ;\r\nelse if ( V_18 <= 64 )\r\nV_20 |= V_28 ;\r\nelse if ( V_18 <= 128 )\r\nV_20 |= V_29 ;\r\nelse if ( V_18 <= 192 )\r\nV_20 |= V_30 ;\r\nelse\r\nV_20 |= V_31 ;\r\n}\r\nif ( V_19 == V_22 ) {\r\nF_7 ( V_23 L_4 ) ;\r\nV_20 |= V_32 ;\r\n} else {\r\nF_7 ( V_23 L_5\r\nL_3 , V_19 ) ;\r\nV_20 &= ~ V_32 ;\r\nV_20 &= V_33 ;\r\nif ( V_19 <= 32 )\r\nV_20 |= V_34 ;\r\nelse if ( V_19 <= 64 )\r\nV_20 |= V_35 ;\r\nelse if ( V_19 <= 96 )\r\nV_20 |= V_36 ;\r\nelse\r\nV_20 |= V_37 ;\r\n}\r\nF_3 ( V_20 , V_1 + V_21 ) ;\r\n}\r\nstatic void F_8 ( void T_1 * V_1 )\r\n{\r\nint V_38 ;\r\nF_9 ( L_6 ) ;\r\nfor ( V_38 = 0 ; V_38 < 22 ; V_38 ++ ) {\r\nif ( ( V_38 < 9 ) || ( V_38 > 17 ) ) {\r\nint V_39 = V_38 * 4 ;\r\nF_10 ( L_7 , V_38 ,\r\n( V_6 + V_39 ) ,\r\nF_2 ( V_1 + V_6 + V_39 ) ) ;\r\n}\r\n}\r\n}\r\nstatic unsigned int F_11 ( void T_1 * V_1 )\r\n{\r\nreturn F_2 ( V_1 + V_40 ) ;\r\n}
