

================================================================
== Vitis HLS Report for 'conv1d_0'
================================================================
* Date:           Mon Sep  2 11:41:44 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.396 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3782|     3782|  37.820 us|  37.820 us|  3782|  3782|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_27_2  |     3780|     3780|         7|          2|          1|  1888|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln25 = store i11 0, i11 %indvar_flatten" [vitis_test/nnet/core.cpp:25]   --->   Operation 13 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln25 = store i7 0, i7 %i" [vitis_test/nnet/core.cpp:25]   --->   Operation 14 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln25 = store i5 0, i5 %j" [vitis_test/nnet/core.cpp:25]   --->   Operation 15 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body4" [vitis_test/nnet/core.cpp:25]   --->   Operation 16 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [vitis_test/nnet/core.cpp:25]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.94ns)   --->   "%icmp_ln25 = icmp_eq  i11 %indvar_flatten_load, i11 1888" [vitis_test/nnet/core.cpp:25]   --->   Operation 19 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%add_ln25 = add i11 %indvar_flatten_load, i11 1" [vitis_test/nnet/core.cpp:25]   --->   Operation 20 'add' 'add_ln25' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc35, void %for.end37" [vitis_test/nnet/core.cpp:25]   --->   Operation 21 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [vitis_test/nnet/core.cpp:27]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i7 %i"   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.75ns)   --->   "%icmp_ln27 = icmp_eq  i5 %j_load, i5 16" [vitis_test/nnet/core.cpp:27]   --->   Operation 24 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.41ns)   --->   "%select_ln25 = select i1 %icmp_ln27, i5 0, i5 %j_load" [vitis_test/nnet/core.cpp:25]   --->   Operation 25 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.77ns)   --->   "%add_ln1271 = add i7 %i_load, i7 1"   --->   Operation 26 'add' 'add_ln1271' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%select_ln25_1 = select i1 %icmp_ln27, i7 %add_ln1271, i7 %i_load" [vitis_test/nnet/core.cpp:25]   --->   Operation 27 'select' 'select_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln25_1, i4 0" [vitis_test/nnet/core.cpp:37]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %select_ln25_1" [vitis_test/nnet/core.cpp:25]   --->   Operation 29 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i24 %input_0, i64 0, i64 %zext_ln25"   --->   Operation 30 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%input_0_load = load i7 %input_0_addr" [vitis_test/nnet/core.cpp:25]   --->   Operation 31 'load' 'input_0_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_1 : Operation 32 [1/1] (0.77ns)   --->   "%add_ln1271_1 = add i7 %i_load, i7 2"   --->   Operation 32 'add' 'add_ln1271_1' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.36ns)   --->   "%select_ln25_2 = select i1 %icmp_ln27, i7 %add_ln1271_1, i7 %add_ln1271" [vitis_test/nnet/core.cpp:25]   --->   Operation 33 'select' 'select_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i7 %select_ln25_2" [vitis_test/nnet/core.cpp:25]   --->   Operation 34 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr i24 %input_0, i64 0, i64 %zext_ln25_1"   --->   Operation 35 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%input_0_load_1 = load i7 %input_0_addr_1" [vitis_test/nnet/core.cpp:25]   --->   Operation 36 'load' 'input_0_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_1 : Operation 37 [1/1] (0.77ns)   --->   "%add_ln1271_2 = add i7 %i_load, i7 3"   --->   Operation 37 'add' 'add_ln1271_2' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.36ns)   --->   "%select_ln25_3 = select i1 %icmp_ln27, i7 %add_ln1271_2, i7 %add_ln1271_1" [vitis_test/nnet/core.cpp:25]   --->   Operation 38 'select' 'select_ln25_3' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_cast = zext i5 %select_ln25" [vitis_test/nnet/core.cpp:25]   --->   Operation 39 'zext' 'j_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i5 %select_ln25" [vitis_test/nnet/core.cpp:37]   --->   Operation 40 'zext' 'zext_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%add_ln37 = add i11 %tmp_s, i11 %zext_ln37" [vitis_test/nnet/core.cpp:37]   --->   Operation 41 'add' 'add_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv1d_0_weights_V_0_0_addr = getelementptr i18 %conv1d_0_weights_V_0_0, i64 0, i64 %j_cast"   --->   Operation 42 'getelementptr' 'conv1d_0_weights_V_0_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.67ns)   --->   "%conv1d_0_weights_V_0_0_load = load i4 %conv1d_0_weights_V_0_0_addr"   --->   Operation 43 'load' 'conv1d_0_weights_V_0_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv1d_0_weights_V_1_0_addr = getelementptr i18 %conv1d_0_weights_V_1_0, i64 0, i64 %j_cast"   --->   Operation 44 'getelementptr' 'conv1d_0_weights_V_1_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.67ns)   --->   "%conv1d_0_weights_V_1_0_load = load i4 %conv1d_0_weights_V_1_0_addr"   --->   Operation 45 'load' 'conv1d_0_weights_V_1_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv1d_0_weights_V_2_0_addr = getelementptr i18 %conv1d_0_weights_V_2_0, i64 0, i64 %j_cast"   --->   Operation 46 'getelementptr' 'conv1d_0_weights_V_2_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.67ns)   --->   "%conv1d_0_weights_V_2_0_load = load i4 %conv1d_0_weights_V_2_0_addr"   --->   Operation 47 'load' 'conv1d_0_weights_V_2_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln27 = add i5 %select_ln25, i5 1" [vitis_test/nnet/core.cpp:27]   --->   Operation 48 'add' 'add_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln27 = store i11 %add_ln25, i11 %indvar_flatten" [vitis_test/nnet/core.cpp:27]   --->   Operation 49 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 %select_ln25_1, i7 %i" [vitis_test/nnet/core.cpp:27]   --->   Operation 50 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln27 = store i5 %add_ln27, i5 %j" [vitis_test/nnet/core.cpp:27]   --->   Operation 51 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%input_0_load = load i7 %input_0_addr" [vitis_test/nnet/core.cpp:25]   --->   Operation 52 'load' 'input_0_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i24 %input_0_load" [vitis_test/nnet/core.cpp:25]   --->   Operation 53 'sext' 'sext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%input_0_load_1 = load i7 %input_0_addr_1" [vitis_test/nnet/core.cpp:25]   --->   Operation 54 'load' 'input_0_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln25_1 = sext i24 %input_0_load_1" [vitis_test/nnet/core.cpp:25]   --->   Operation 55 'sext' 'sext_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i7 %select_ln25_3" [vitis_test/nnet/core.cpp:25]   --->   Operation 56 'zext' 'zext_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr i24 %input_0, i64 0, i64 %zext_ln25_2"   --->   Operation 57 'getelementptr' 'input_0_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.23ns)   --->   "%input_0_load_2 = load i7 %input_0_addr_2" [vitis_test/nnet/core.cpp:25]   --->   Operation 58 'load' 'input_0_load_2' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_2 : Operation 59 [1/2] (0.67ns)   --->   "%conv1d_0_weights_V_0_0_load = load i4 %conv1d_0_weights_V_0_0_addr"   --->   Operation 59 'load' 'conv1d_0_weights_V_0_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i18 %conv1d_0_weights_V_0_0_load"   --->   Operation 60 'sext' 'sext_ln1273' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 61 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i42 %sext_ln25, i42 %sext_ln1273"   --->   Operation 61 'mul' 'mul_ln1273' <Predicate = (!icmp_ln25)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/2] (0.67ns)   --->   "%conv1d_0_weights_V_1_0_load = load i4 %conv1d_0_weights_V_1_0_addr"   --->   Operation 62 'load' 'conv1d_0_weights_V_1_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1273_32 = sext i18 %conv1d_0_weights_V_1_0_load"   --->   Operation 63 'sext' 'sext_ln1273_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 64 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273_16 = mul i42 %sext_ln25_1, i42 %sext_ln1273_32"   --->   Operation 64 'mul' 'mul_ln1273_16' <Predicate = (!icmp_ln25)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/2] (0.67ns)   --->   "%conv1d_0_weights_V_2_0_load = load i4 %conv1d_0_weights_V_2_0_addr"   --->   Operation 65 'load' 'conv1d_0_weights_V_2_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>

State 3 <SV = 2> <Delay = 1.77>
ST_3 : Operation 66 [1/2] (1.23ns)   --->   "%input_0_load_2 = load i7 %input_0_addr_2" [vitis_test/nnet/core.cpp:25]   --->   Operation 66 'load' 'input_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln25_2 = sext i24 %input_0_load_2" [vitis_test/nnet/core.cpp:25]   --->   Operation 67 'sext' 'sext_ln25_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i42 %sext_ln25, i42 %sext_ln1273"   --->   Operation 68 'mul' 'mul_ln1273' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273_16 = mul i42 %sext_ln25_1, i42 %sext_ln1273_32"   --->   Operation 69 'mul' 'mul_ln1273_16' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1273_33 = sext i18 %conv1d_0_weights_V_2_0_load"   --->   Operation 70 'sext' 'sext_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273_17 = mul i42 %sext_ln25_2, i42 %sext_ln1273_33"   --->   Operation 71 'mul' 'mul_ln1273_17' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 72 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i42 %sext_ln25, i42 %sext_ln1273"   --->   Operation 72 'mul' 'mul_ln1273' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273_16 = mul i42 %sext_ln25_1, i42 %sext_ln1273_32"   --->   Operation 73 'mul' 'mul_ln1273_16' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273_17 = mul i42 %sext_ln25_2, i42 %sext_ln1273_33"   --->   Operation 74 'mul' 'mul_ln1273_17' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 75 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i42 %sext_ln25, i42 %sext_ln1273"   --->   Operation 75 'mul' 'mul_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %mul_ln1273, i32 41"   --->   Operation 76 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_37)   --->   "%trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i42.i32.i32, i42 %mul_ln1273, i32 18, i32 41"   --->   Operation 77 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %mul_ln1273, i32 41"   --->   Operation 78 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %mul_ln1273, i32 41"   --->   Operation 79 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln895)   --->   "%or_ln895 = or i1 %tmp_70, i1 %tmp_71"   --->   Operation 80 'or' 'or_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln895)   --->   "%xor_ln895_17 = xor i1 %tmp, i1 1"   --->   Operation 81 'xor' 'xor_ln895_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln895 = and i1 %or_ln895, i1 %xor_ln895_17"   --->   Operation 82 'and' 'and_ln895' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln346)   --->   "%and_ln896 = and i1 %tmp_71, i1 %tmp_70"   --->   Operation 83 'and' 'and_ln896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln346)   --->   "%xor_ln896_18 = xor i1 %and_ln896, i1 1"   --->   Operation 84 'xor' 'xor_ln896_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i23 @_ssdm_op_PartSelect.i23.i42.i32.i32, i42 %mul_ln1273, i32 18, i32 40"   --->   Operation 85 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.05ns)   --->   "%icmp_ln900_17 = icmp_eq  i23 %tmp_4, i23 0"   --->   Operation 86 'icmp' 'icmp_ln900_17' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln346)   --->   "%or_ln898_18 = or i1 %icmp_ln900_17, i1 %xor_ln896_18"   --->   Operation 87 'or' 'or_ln898_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln346)   --->   "%and_ln898 = and i1 %tmp, i1 %or_ln898_18"   --->   Operation 88 'and' 'and_ln898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln346 = or i1 %and_ln895, i1 %and_ln898"   --->   Operation 89 'or' 'or_ln346' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1273_16 = mul i42 %sext_ln25_1, i42 %sext_ln1273_32"   --->   Operation 90 'mul' 'mul_ln1273_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_37)   --->   "%select_ln346 = select i1 %and_ln895, i24 8388607, i24 8388609"   --->   Operation 91 'select' 'select_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln346_37 = select i1 %or_ln346, i24 %select_ln346, i24 %trunc_ln"   --->   Operation 92 'select' 'select_ln346_37' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i24.i18, i24 %select_ln346_37, i18 0"   --->   Operation 93 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i42 %shl_ln"   --->   Operation 94 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i42 %mul_ln1273_16"   --->   Operation 95 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.04ns)   --->   "%add_ln1347_18 = add i42 %mul_ln1273_16, i42 %shl_ln"   --->   Operation 96 'add' 'add_ln1347_18' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.04ns)   --->   "%add_ln1347 = add i43 %sext_ln1347, i43 %sext_ln813"   --->   Operation 97 'add' 'add_ln1347' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %add_ln1347, i32 42"   --->   Operation 98 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_39)   --->   "%trunc_ln818_s = partselect i24 @_ssdm_op_PartSelect.i24.i42.i32.i32, i42 %add_ln1347_18, i32 18, i32 41"   --->   Operation 99 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln1347_18, i32 41"   --->   Operation 100 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %add_ln1347, i32 42"   --->   Operation 101 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln895_17)   --->   "%or_ln895_1 = or i1 %tmp_73, i1 %tmp_74"   --->   Operation 102 'or' 'or_ln895_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln895_17)   --->   "%xor_ln895_18 = xor i1 %tmp_72, i1 1"   --->   Operation 103 'xor' 'xor_ln895_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln895_17 = and i1 %or_ln895_1, i1 %xor_ln895_18"   --->   Operation 104 'and' 'and_ln895_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_18)   --->   "%and_ln896_16 = and i1 %tmp_74, i1 %tmp_73"   --->   Operation 105 'and' 'and_ln896_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_18)   --->   "%xor_ln896_19 = xor i1 %and_ln896_16, i1 1"   --->   Operation 106 'xor' 'xor_ln896_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_11_1 = partselect i23 @_ssdm_op_PartSelect.i23.i42.i32.i32, i42 %add_ln1347_18, i32 18, i32 40"   --->   Operation 107 'partselect' 'tmp_11_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.05ns)   --->   "%icmp_ln900_18 = icmp_eq  i23 %tmp_11_1, i23 0"   --->   Operation 108 'icmp' 'icmp_ln900_18' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_18)   --->   "%or_ln898 = or i1 %icmp_ln900_18, i1 %xor_ln896_19"   --->   Operation 109 'or' 'or_ln898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_18)   --->   "%and_ln898_17 = and i1 %tmp_72, i1 %or_ln898"   --->   Operation 110 'and' 'and_ln898_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln346_18 = or i1 %and_ln895_17, i1 %and_ln898_17"   --->   Operation 111 'or' 'or_ln346_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273_17 = mul i42 %sext_ln25_2, i42 %sext_ln1273_33"   --->   Operation 112 'mul' 'mul_ln1273_17' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_39)   --->   "%select_ln346_38 = select i1 %and_ln895_17, i24 8388607, i24 8388609"   --->   Operation 113 'select' 'select_ln346_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln346_39 = select i1 %or_ln346_18, i24 %select_ln346_38, i24 %trunc_ln818_s"   --->   Operation 114 'select' 'select_ln346_39' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%conv1d_0_biases_V_addr = getelementptr i17 %conv1d_0_biases_V, i64 0, i64 %j_cast"   --->   Operation 115 'getelementptr' 'conv1d_0_biases_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (0.67ns)   --->   "%rhs = load i4 %conv1d_0_biases_V_addr"   --->   Operation 116 'load' 'rhs' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 16> <ROM>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [vitis_test/nnet/core.cpp:40]   --->   Operation 168 'ret' 'ret_ln40' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.39>
ST_6 : Operation 117 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1273_17 = mul i42 %sext_ln25_2, i42 %sext_ln1273_33"   --->   Operation 117 'mul' 'mul_ln1273_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln838_s = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i24.i18, i24 %select_ln346_39, i18 0"   --->   Operation 118 'bitconcatenate' 'shl_ln838_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln813_17 = sext i42 %shl_ln838_s"   --->   Operation 119 'sext' 'sext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1347_2 = sext i42 %mul_ln1273_17"   --->   Operation 120 'sext' 'sext_ln1347_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (1.04ns)   --->   "%add_ln1347_19 = add i42 %mul_ln1273_17, i42 %shl_ln838_s"   --->   Operation 121 'add' 'add_ln1347_19' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (1.04ns)   --->   "%add_ln1347_17 = add i43 %sext_ln1347_2, i43 %sext_ln813_17"   --->   Operation 122 'add' 'add_ln1347_17' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %add_ln1347_17, i32 42"   --->   Operation 123 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%trunc_ln818_15 = partselect i24 @_ssdm_op_PartSelect.i24.i42.i32.i32, i42 %add_ln1347_19, i32 18, i32 41"   --->   Operation 124 'partselect' 'trunc_ln818_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln1347_19, i32 41"   --->   Operation 125 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %add_ln1347_17, i32 42"   --->   Operation 126 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln895_18)   --->   "%or_ln895_2 = or i1 %tmp_76, i1 %tmp_77"   --->   Operation 127 'or' 'or_ln895_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln895_18)   --->   "%xor_ln895_19 = xor i1 %tmp_75, i1 1"   --->   Operation 128 'xor' 'xor_ln895_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln895_18 = and i1 %or_ln895_2, i1 %xor_ln895_19"   --->   Operation 129 'and' 'and_ln895_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_19)   --->   "%and_ln896_17 = and i1 %tmp_77, i1 %tmp_76"   --->   Operation 130 'and' 'and_ln896_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_19)   --->   "%xor_ln896_20 = xor i1 %and_ln896_17, i1 1"   --->   Operation 131 'xor' 'xor_ln896_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_11_2 = partselect i23 @_ssdm_op_PartSelect.i23.i42.i32.i32, i42 %add_ln1347_19, i32 18, i32 40"   --->   Operation 132 'partselect' 'tmp_11_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (1.05ns)   --->   "%icmp_ln900_19 = icmp_eq  i23 %tmp_11_2, i23 0"   --->   Operation 133 'icmp' 'icmp_ln900_19' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_19)   --->   "%or_ln898_19 = or i1 %icmp_ln900_19, i1 %xor_ln896_20"   --->   Operation 134 'or' 'or_ln898_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_19)   --->   "%and_ln898_18 = and i1 %tmp_75, i1 %or_ln898_19"   --->   Operation 135 'and' 'and_ln898_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%select_ln346_40 = select i1 %and_ln895_18, i24 8388607, i24 8388609"   --->   Operation 136 'select' 'select_ln346_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln346_19 = or i1 %and_ln895_18, i1 %and_ln898_18"   --->   Operation 137 'or' 'or_ln346_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.32ns) (out node of the LUT)   --->   "%lhs = select i1 %or_ln346_19, i24 %select_ln346_40, i24 %trunc_ln818_15"   --->   Operation 138 'select' 'lhs' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln813_18 = sext i24 %lhs"   --->   Operation 139 'sext' 'sext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/2] (0.67ns)   --->   "%rhs = load i4 %conv1d_0_biases_V_addr"   --->   Operation 140 'load' 'rhs' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 16> <ROM>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%conv1d_0_biases_V_load_cast = sext i17 %rhs"   --->   Operation 141 'sext' 'conv1d_0_biases_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln813_19 = sext i17 %rhs"   --->   Operation 142 'sext' 'sext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.93ns)   --->   "%ret_V = add i25 %sext_ln813_18, i25 %sext_ln813_19"   --->   Operation 143 'add' 'ret_V' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ret_V, i32 24"   --->   Operation 144 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.93ns)   --->   "%p_Val2_17 = add i24 %lhs, i24 %conv1d_0_biases_V_load_cast"   --->   Operation 145 'add' 'p_Val2_17' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_Val2_17, i32 23"   --->   Operation 146 'bitselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln895 = xor i1 %p_Result_s, i1 1"   --->   Operation 147 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow = and i1 %p_Result_39, i1 %xor_ln895"   --->   Operation 148 'and' 'overflow' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%xor_ln896 = xor i1 %p_Result_39, i1 1"   --->   Operation 149 'xor' 'xor_ln896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln900 = trunc i24 %p_Val2_17"   --->   Operation 150 'trunc' 'trunc_ln900' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (1.05ns)   --->   "%icmp_ln900 = icmp_eq  i23 %trunc_ln900, i23 0"   --->   Operation 151 'icmp' 'icmp_ln900' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%or_ln898_20 = or i1 %icmp_ln900, i1 %xor_ln896"   --->   Operation 152 'or' 'or_ln898_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%underflow = and i1 %p_Result_s, i1 %or_ln898_20"   --->   Operation 153 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%select_ln346_42 = select i1 %overflow, i24 8388607, i24 8388609"   --->   Operation 154 'select' 'select_ln346_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%or_ln346_20 = or i1 %overflow, i1 %underflow"   --->   Operation 155 'or' 'or_ln346_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.32ns) (out node of the LUT)   --->   "%x_V = select i1 %or_ln346_20, i24 %select_ln346_42, i24 %p_Val2_17"   --->   Operation 156 'select' 'x_V' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i24 %x_V" [vitis_test/nnet/core.cpp:17]   --->   Operation 157 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (1.04ns)   --->   "%icmp_ln1649 = icmp_sgt  i24 %x_V, i24 0"   --->   Operation 158 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.33ns)   --->   "%select_ln20 = select i1 %icmp_ln1649, i23 %trunc_ln17, i23 0" [vitis_test/nnet/core.cpp:20]   --->   Operation 159 'select' 'select_ln20' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_1_VITIS_LOOP_27_2_str"   --->   Operation 160 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1888, i64 1888, i64 1888"   --->   Operation 161 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 162 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i11 %add_ln37" [vitis_test/nnet/core.cpp:37]   --->   Operation 163 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i23 %output_r, i64 0, i64 %zext_ln37_1" [vitis_test/nnet/core.cpp:37]   --->   Operation 164 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [vitis_test/nnet/core.cpp:27]   --->   Operation 165 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (1.23ns)   --->   "%store_ln37 = store i23 %select_ln20, i11 %output_addr" [vitis_test/nnet/core.cpp:37]   --->   Operation 166 'store' 'store_ln37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 1888> <RAM>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.body4" [vitis_test/nnet/core.cpp:27]   --->   Operation 167 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1d_0_weights_V_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1d_0_weights_V_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1d_0_weights_V_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1d_0_biases_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                           (alloca           ) [ 01000000]
i                           (alloca           ) [ 01000000]
indvar_flatten              (alloca           ) [ 01000000]
store_ln25                  (store            ) [ 00000000]
store_ln25                  (store            ) [ 00000000]
store_ln25                  (store            ) [ 00000000]
br_ln25                     (br               ) [ 00000000]
indvar_flatten_load         (load             ) [ 00000000]
specpipeline_ln0            (specpipeline     ) [ 00000000]
icmp_ln25                   (icmp             ) [ 01111100]
add_ln25                    (add              ) [ 00000000]
br_ln25                     (br               ) [ 00000000]
j_load                      (load             ) [ 00000000]
i_load                      (load             ) [ 00000000]
icmp_ln27                   (icmp             ) [ 00000000]
select_ln25                 (select           ) [ 00000000]
add_ln1271                  (add              ) [ 00000000]
select_ln25_1               (select           ) [ 00000000]
tmp_s                       (bitconcatenate   ) [ 00000000]
zext_ln25                   (zext             ) [ 00000000]
input_0_addr                (getelementptr    ) [ 00100000]
add_ln1271_1                (add              ) [ 00000000]
select_ln25_2               (select           ) [ 00000000]
zext_ln25_1                 (zext             ) [ 00000000]
input_0_addr_1              (getelementptr    ) [ 00100000]
add_ln1271_2                (add              ) [ 00000000]
select_ln25_3               (select           ) [ 00100000]
j_cast                      (zext             ) [ 01111100]
zext_ln37                   (zext             ) [ 00000000]
add_ln37                    (add              ) [ 01111111]
conv1d_0_weights_V_0_0_addr (getelementptr    ) [ 00100000]
conv1d_0_weights_V_1_0_addr (getelementptr    ) [ 00100000]
conv1d_0_weights_V_2_0_addr (getelementptr    ) [ 00100000]
add_ln27                    (add              ) [ 00000000]
store_ln27                  (store            ) [ 00000000]
store_ln27                  (store            ) [ 00000000]
store_ln27                  (store            ) [ 00000000]
input_0_load                (load             ) [ 00000000]
sext_ln25                   (sext             ) [ 01111100]
input_0_load_1              (load             ) [ 00000000]
sext_ln25_1                 (sext             ) [ 01111100]
zext_ln25_2                 (zext             ) [ 00000000]
input_0_addr_2              (getelementptr    ) [ 01010000]
conv1d_0_weights_V_0_0_load (load             ) [ 00000000]
sext_ln1273                 (sext             ) [ 01111100]
conv1d_0_weights_V_1_0_load (load             ) [ 00000000]
sext_ln1273_32              (sext             ) [ 01111100]
conv1d_0_weights_V_2_0_load (load             ) [ 01010000]
input_0_load_2              (load             ) [ 00000000]
sext_ln25_2                 (sext             ) [ 01101110]
sext_ln1273_33              (sext             ) [ 01101110]
mul_ln1273                  (mul              ) [ 00000000]
tmp                         (bitselect        ) [ 00000000]
trunc_ln                    (partselect       ) [ 00000000]
tmp_70                      (bitselect        ) [ 00000000]
tmp_71                      (bitselect        ) [ 00000000]
or_ln895                    (or               ) [ 00000000]
xor_ln895_17                (xor              ) [ 00000000]
and_ln895                   (and              ) [ 00000000]
and_ln896                   (and              ) [ 00000000]
xor_ln896_18                (xor              ) [ 00000000]
tmp_4                       (partselect       ) [ 00000000]
icmp_ln900_17               (icmp             ) [ 00000000]
or_ln898_18                 (or               ) [ 00000000]
and_ln898                   (and              ) [ 00000000]
or_ln346                    (or               ) [ 00000000]
mul_ln1273_16               (mul              ) [ 00000000]
select_ln346                (select           ) [ 00000000]
select_ln346_37             (select           ) [ 00000000]
shl_ln                      (bitconcatenate   ) [ 00000000]
sext_ln813                  (sext             ) [ 00000000]
sext_ln1347                 (sext             ) [ 00000000]
add_ln1347_18               (add              ) [ 00000000]
add_ln1347                  (add              ) [ 00000000]
tmp_72                      (bitselect        ) [ 00000000]
trunc_ln818_s               (partselect       ) [ 00000000]
tmp_73                      (bitselect        ) [ 00000000]
tmp_74                      (bitselect        ) [ 00000000]
or_ln895_1                  (or               ) [ 00000000]
xor_ln895_18                (xor              ) [ 00000000]
and_ln895_17                (and              ) [ 00000000]
and_ln896_16                (and              ) [ 00000000]
xor_ln896_19                (xor              ) [ 00000000]
tmp_11_1                    (partselect       ) [ 00000000]
icmp_ln900_18               (icmp             ) [ 00000000]
or_ln898                    (or               ) [ 00000000]
and_ln898_17                (and              ) [ 00000000]
or_ln346_18                 (or               ) [ 00000000]
select_ln346_38             (select           ) [ 00000000]
select_ln346_39             (select           ) [ 00100010]
conv1d_0_biases_V_addr      (getelementptr    ) [ 00100010]
mul_ln1273_17               (mul              ) [ 00000000]
shl_ln838_s                 (bitconcatenate   ) [ 00000000]
sext_ln813_17               (sext             ) [ 00000000]
sext_ln1347_2               (sext             ) [ 00000000]
add_ln1347_19               (add              ) [ 00000000]
add_ln1347_17               (add              ) [ 00000000]
tmp_75                      (bitselect        ) [ 00000000]
trunc_ln818_15              (partselect       ) [ 00000000]
tmp_76                      (bitselect        ) [ 00000000]
tmp_77                      (bitselect        ) [ 00000000]
or_ln895_2                  (or               ) [ 00000000]
xor_ln895_19                (xor              ) [ 00000000]
and_ln895_18                (and              ) [ 00000000]
and_ln896_17                (and              ) [ 00000000]
xor_ln896_20                (xor              ) [ 00000000]
tmp_11_2                    (partselect       ) [ 00000000]
icmp_ln900_19               (icmp             ) [ 00000000]
or_ln898_19                 (or               ) [ 00000000]
and_ln898_18                (and              ) [ 00000000]
select_ln346_40             (select           ) [ 00000000]
or_ln346_19                 (or               ) [ 00000000]
lhs                         (select           ) [ 00000000]
sext_ln813_18               (sext             ) [ 00000000]
rhs                         (load             ) [ 00000000]
conv1d_0_biases_V_load_cast (sext             ) [ 00000000]
sext_ln813_19               (sext             ) [ 00000000]
ret_V                       (add              ) [ 00000000]
p_Result_s                  (bitselect        ) [ 00000000]
p_Val2_17                   (add              ) [ 00000000]
p_Result_39                 (bitselect        ) [ 00000000]
xor_ln895                   (xor              ) [ 00000000]
overflow                    (and              ) [ 00000000]
xor_ln896                   (xor              ) [ 00000000]
trunc_ln900                 (trunc            ) [ 00000000]
icmp_ln900                  (icmp             ) [ 00000000]
or_ln898_20                 (or               ) [ 00000000]
underflow                   (and              ) [ 00000000]
select_ln346_42             (select           ) [ 00000000]
or_ln346_20                 (or               ) [ 00000000]
x_V                         (select           ) [ 00000000]
trunc_ln17                  (trunc            ) [ 00000000]
icmp_ln1649                 (icmp             ) [ 00000000]
select_ln20                 (select           ) [ 01000001]
specloopname_ln0            (specloopname     ) [ 00000000]
empty                       (speclooptripcount) [ 00000000]
specpipeline_ln0            (specpipeline     ) [ 00000000]
zext_ln37_1                 (zext             ) [ 00000000]
output_addr                 (getelementptr    ) [ 00000000]
specloopname_ln27           (specloopname     ) [ 00000000]
store_ln37                  (store            ) [ 00000000]
br_ln27                     (br               ) [ 00000000]
ret_ln40                    (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1d_0_weights_V_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1d_0_weights_V_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1d_0_weights_V_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1d_0_weights_V_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1d_0_weights_V_2_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1d_0_weights_V_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1d_0_biases_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1d_0_biases_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i42.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i24.i18"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i43.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_25_1_VITIS_LOOP_27_2_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="j_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="input_0_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="24" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="0"/>
<pin id="120" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="121" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="122" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="24" slack="0"/>
<pin id="123" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/1 input_0_load_1/1 input_0_load_2/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="input_0_addr_1_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="24" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="7" slack="0"/>
<pin id="129" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_1/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="conv1d_0_weights_V_0_0_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="18" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1d_0_weights_V_0_0_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1d_0_weights_V_0_0_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="conv1d_0_weights_V_1_0_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="18" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1d_0_weights_V_1_0_addr/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1d_0_weights_V_1_0_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="conv1d_0_weights_V_2_0_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="18" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1d_0_weights_V_2_0_addr/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1d_0_weights_V_2_0_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="input_0_addr_2_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="24" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_2/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="conv1d_0_biases_V_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="17" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="4"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1d_0_biases_V_addr/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="output_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="23" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="11" slack="0"/>
<pin id="197" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln37_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="0" index="1" bw="23" slack="1"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln25_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="11" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln25_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="7" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln25_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="5" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="indvar_flatten_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln25_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="11" slack="0"/>
<pin id="226" dir="0" index="1" bw="9" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln25_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="j_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln27_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="5" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln25_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="5" slack="0"/>
<pin id="252" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln1271_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln25_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="7" slack="0"/>
<pin id="265" dir="0" index="2" bw="7" slack="0"/>
<pin id="266" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_s_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="0" index="1" bw="7" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln25_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln1271_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="0" index="1" bw="3" slack="0"/>
<pin id="286" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln25_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="7" slack="0"/>
<pin id="292" dir="0" index="2" bw="7" slack="0"/>
<pin id="293" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln25_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln1271_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="0"/>
<pin id="305" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_2/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln25_3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="7" slack="0"/>
<pin id="311" dir="0" index="2" bw="7" slack="0"/>
<pin id="312" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_3/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="j_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln37_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln37_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="0"/>
<pin id="329" dir="0" index="1" bw="5" slack="0"/>
<pin id="330" dir="1" index="2" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln27_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln27_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="11" slack="0"/>
<pin id="341" dir="0" index="1" bw="11" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln27_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="0" index="1" bw="7" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln27_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="5" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln25_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="24" slack="0"/>
<pin id="356" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln25_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="24" slack="0"/>
<pin id="360" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_1/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln25_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="1"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_2/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln1273_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="18" slack="0"/>
<pin id="368" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln1273_32_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="18" slack="0"/>
<pin id="372" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_32/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sext_ln25_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="24" slack="0"/>
<pin id="376" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_2/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln1273_33_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="18" slack="1"/>
<pin id="380" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_33/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="42" slack="0"/>
<pin id="384" dir="0" index="2" bw="7" slack="0"/>
<pin id="385" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="24" slack="0"/>
<pin id="390" dir="0" index="1" bw="42" slack="0"/>
<pin id="391" dir="0" index="2" bw="6" slack="0"/>
<pin id="392" dir="0" index="3" bw="7" slack="0"/>
<pin id="393" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_70_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="42" slack="0"/>
<pin id="400" dir="0" index="2" bw="7" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_70/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_71_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="42" slack="0"/>
<pin id="407" dir="0" index="2" bw="7" slack="0"/>
<pin id="408" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_71/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="or_ln895_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln895/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="xor_ln895_17_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895_17/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="and_ln895_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln895/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="and_ln896_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln896/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="xor_ln896_18_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln896_18/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_4_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="23" slack="0"/>
<pin id="443" dir="0" index="1" bw="42" slack="0"/>
<pin id="444" dir="0" index="2" bw="6" slack="0"/>
<pin id="445" dir="0" index="3" bw="7" slack="0"/>
<pin id="446" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln900_17_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="23" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln900_17/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="or_ln898_18_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln898_18/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="and_ln898_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln898/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln346_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln346/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln346_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="24" slack="0"/>
<pin id="477" dir="0" index="2" bw="24" slack="0"/>
<pin id="478" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln346_37_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="24" slack="0"/>
<pin id="485" dir="0" index="2" bw="24" slack="0"/>
<pin id="486" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_37/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="shl_ln_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="42" slack="0"/>
<pin id="492" dir="0" index="1" bw="24" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sext_ln813_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="42" slack="0"/>
<pin id="500" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_ln1347_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="42" slack="0"/>
<pin id="504" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln1347_18_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="42" slack="0"/>
<pin id="507" dir="0" index="1" bw="42" slack="0"/>
<pin id="508" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_18/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln1347_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="42" slack="0"/>
<pin id="512" dir="0" index="1" bw="42" slack="0"/>
<pin id="513" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_72_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="43" slack="0"/>
<pin id="519" dir="0" index="2" bw="7" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_72/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="trunc_ln818_s_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="24" slack="0"/>
<pin id="526" dir="0" index="1" bw="42" slack="0"/>
<pin id="527" dir="0" index="2" bw="6" slack="0"/>
<pin id="528" dir="0" index="3" bw="7" slack="0"/>
<pin id="529" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_s/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_73_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="42" slack="0"/>
<pin id="537" dir="0" index="2" bw="7" slack="0"/>
<pin id="538" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_73/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_74_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="43" slack="0"/>
<pin id="545" dir="0" index="2" bw="7" slack="0"/>
<pin id="546" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_74/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="or_ln895_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln895_1/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="xor_ln895_18_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895_18/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="and_ln895_17_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln895_17/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="and_ln896_16_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln896_16/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xor_ln896_19_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln896_19/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_11_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="23" slack="0"/>
<pin id="582" dir="0" index="1" bw="42" slack="0"/>
<pin id="583" dir="0" index="2" bw="6" slack="0"/>
<pin id="584" dir="0" index="3" bw="7" slack="0"/>
<pin id="585" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11_1/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="icmp_ln900_18_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="23" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln900_18/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="or_ln898_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln898/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="and_ln898_17_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln898_17/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="or_ln346_18_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln346_18/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="select_ln346_38_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="24" slack="0"/>
<pin id="617" dir="0" index="2" bw="24" slack="0"/>
<pin id="618" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_38/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="select_ln346_39_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="24" slack="0"/>
<pin id="625" dir="0" index="2" bw="24" slack="0"/>
<pin id="626" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_39/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="shl_ln838_s_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="42" slack="0"/>
<pin id="632" dir="0" index="1" bw="24" slack="1"/>
<pin id="633" dir="0" index="2" bw="1" slack="0"/>
<pin id="634" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln838_s/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="sext_ln813_17_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="42" slack="0"/>
<pin id="639" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_17/6 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sext_ln1347_2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="42" slack="0"/>
<pin id="643" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347_2/6 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln1347_19_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="42" slack="0"/>
<pin id="646" dir="0" index="1" bw="42" slack="0"/>
<pin id="647" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_19/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="add_ln1347_17_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="42" slack="0"/>
<pin id="651" dir="0" index="1" bw="42" slack="0"/>
<pin id="652" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_17/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_75_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="43" slack="0"/>
<pin id="658" dir="0" index="2" bw="7" slack="0"/>
<pin id="659" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_75/6 "/>
</bind>
</comp>

<comp id="663" class="1004" name="trunc_ln818_15_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="24" slack="0"/>
<pin id="665" dir="0" index="1" bw="42" slack="0"/>
<pin id="666" dir="0" index="2" bw="6" slack="0"/>
<pin id="667" dir="0" index="3" bw="7" slack="0"/>
<pin id="668" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_15/6 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_76_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="42" slack="0"/>
<pin id="676" dir="0" index="2" bw="7" slack="0"/>
<pin id="677" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_76/6 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_77_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="43" slack="0"/>
<pin id="684" dir="0" index="2" bw="7" slack="0"/>
<pin id="685" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/6 "/>
</bind>
</comp>

<comp id="689" class="1004" name="or_ln895_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln895_2/6 "/>
</bind>
</comp>

<comp id="695" class="1004" name="xor_ln895_19_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895_19/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="and_ln895_18_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln895_18/6 "/>
</bind>
</comp>

<comp id="707" class="1004" name="and_ln896_17_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln896_17/6 "/>
</bind>
</comp>

<comp id="713" class="1004" name="xor_ln896_20_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln896_20/6 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_11_2_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="23" slack="0"/>
<pin id="721" dir="0" index="1" bw="42" slack="0"/>
<pin id="722" dir="0" index="2" bw="6" slack="0"/>
<pin id="723" dir="0" index="3" bw="7" slack="0"/>
<pin id="724" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11_2/6 "/>
</bind>
</comp>

<comp id="729" class="1004" name="icmp_ln900_19_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="23" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln900_19/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="or_ln898_19_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln898_19/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="and_ln898_18_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln898_18/6 "/>
</bind>
</comp>

<comp id="747" class="1004" name="select_ln346_40_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="24" slack="0"/>
<pin id="750" dir="0" index="2" bw="24" slack="0"/>
<pin id="751" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_40/6 "/>
</bind>
</comp>

<comp id="755" class="1004" name="or_ln346_19_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln346_19/6 "/>
</bind>
</comp>

<comp id="761" class="1004" name="lhs_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="24" slack="0"/>
<pin id="764" dir="0" index="2" bw="24" slack="0"/>
<pin id="765" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="sext_ln813_18_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="24" slack="0"/>
<pin id="771" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_18/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="conv1d_0_biases_V_load_cast_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="17" slack="0"/>
<pin id="775" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv1d_0_biases_V_load_cast/6 "/>
</bind>
</comp>

<comp id="777" class="1004" name="sext_ln813_19_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="17" slack="0"/>
<pin id="779" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_19/6 "/>
</bind>
</comp>

<comp id="781" class="1004" name="ret_V_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="24" slack="0"/>
<pin id="783" dir="0" index="1" bw="17" slack="0"/>
<pin id="784" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="787" class="1004" name="p_Result_s_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="25" slack="0"/>
<pin id="790" dir="0" index="2" bw="6" slack="0"/>
<pin id="791" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="795" class="1004" name="p_Val2_17_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="24" slack="0"/>
<pin id="797" dir="0" index="1" bw="17" slack="0"/>
<pin id="798" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_17/6 "/>
</bind>
</comp>

<comp id="801" class="1004" name="p_Result_39_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="24" slack="0"/>
<pin id="804" dir="0" index="2" bw="6" slack="0"/>
<pin id="805" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_39/6 "/>
</bind>
</comp>

<comp id="809" class="1004" name="xor_ln895_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895/6 "/>
</bind>
</comp>

<comp id="815" class="1004" name="overflow_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/6 "/>
</bind>
</comp>

<comp id="821" class="1004" name="xor_ln896_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln896/6 "/>
</bind>
</comp>

<comp id="827" class="1004" name="trunc_ln900_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="24" slack="0"/>
<pin id="829" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln900/6 "/>
</bind>
</comp>

<comp id="831" class="1004" name="icmp_ln900_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="23" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln900/6 "/>
</bind>
</comp>

<comp id="837" class="1004" name="or_ln898_20_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln898_20/6 "/>
</bind>
</comp>

<comp id="843" class="1004" name="underflow_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/6 "/>
</bind>
</comp>

<comp id="849" class="1004" name="select_ln346_42_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="24" slack="0"/>
<pin id="852" dir="0" index="2" bw="24" slack="0"/>
<pin id="853" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_42/6 "/>
</bind>
</comp>

<comp id="857" class="1004" name="or_ln346_20_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln346_20/6 "/>
</bind>
</comp>

<comp id="863" class="1004" name="x_V_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="24" slack="0"/>
<pin id="866" dir="0" index="2" bw="24" slack="0"/>
<pin id="867" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_V/6 "/>
</bind>
</comp>

<comp id="871" class="1004" name="trunc_ln17_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="24" slack="0"/>
<pin id="873" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/6 "/>
</bind>
</comp>

<comp id="875" class="1004" name="icmp_ln1649_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="24" slack="0"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649/6 "/>
</bind>
</comp>

<comp id="881" class="1004" name="select_ln20_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="23" slack="0"/>
<pin id="884" dir="0" index="2" bw="1" slack="0"/>
<pin id="885" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/6 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln37_1_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="11" slack="6"/>
<pin id="891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/7 "/>
</bind>
</comp>

<comp id="893" class="1007" name="grp_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="24" slack="0"/>
<pin id="895" dir="0" index="1" bw="18" slack="0"/>
<pin id="896" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1273/2 "/>
</bind>
</comp>

<comp id="904" class="1007" name="grp_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="24" slack="0"/>
<pin id="906" dir="0" index="1" bw="18" slack="0"/>
<pin id="907" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1273_16/2 "/>
</bind>
</comp>

<comp id="912" class="1007" name="grp_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="24" slack="0"/>
<pin id="914" dir="0" index="1" bw="18" slack="0"/>
<pin id="915" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1273_17/3 "/>
</bind>
</comp>

<comp id="920" class="1005" name="j_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="5" slack="0"/>
<pin id="922" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="927" class="1005" name="i_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="7" slack="0"/>
<pin id="929" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="934" class="1005" name="indvar_flatten_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="11" slack="0"/>
<pin id="936" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="941" class="1005" name="icmp_ln25_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="1"/>
<pin id="943" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="945" class="1005" name="input_0_addr_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="7" slack="1"/>
<pin id="947" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="950" class="1005" name="input_0_addr_1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="7" slack="1"/>
<pin id="952" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="select_ln25_3_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="7" slack="1"/>
<pin id="957" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_3 "/>
</bind>
</comp>

<comp id="960" class="1005" name="j_cast_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="64" slack="4"/>
<pin id="962" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="965" class="1005" name="add_ln37_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="11" slack="6"/>
<pin id="967" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="970" class="1005" name="conv1d_0_weights_V_0_0_addr_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="4" slack="1"/>
<pin id="972" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_0_weights_V_0_0_addr "/>
</bind>
</comp>

<comp id="975" class="1005" name="conv1d_0_weights_V_1_0_addr_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="4" slack="1"/>
<pin id="977" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_0_weights_V_1_0_addr "/>
</bind>
</comp>

<comp id="980" class="1005" name="conv1d_0_weights_V_2_0_addr_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="4" slack="1"/>
<pin id="982" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_0_weights_V_2_0_addr "/>
</bind>
</comp>

<comp id="985" class="1005" name="sext_ln25_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="42" slack="1"/>
<pin id="987" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25 "/>
</bind>
</comp>

<comp id="990" class="1005" name="sext_ln25_1_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="42" slack="1"/>
<pin id="992" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25_1 "/>
</bind>
</comp>

<comp id="995" class="1005" name="input_0_addr_2_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="7" slack="1"/>
<pin id="997" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_2 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="sext_ln1273_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="42" slack="1"/>
<pin id="1002" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="sext_ln1273_32_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="42" slack="1"/>
<pin id="1007" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_32 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="conv1d_0_weights_V_2_0_load_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="18" slack="1"/>
<pin id="1012" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_0_weights_V_2_0_load "/>
</bind>
</comp>

<comp id="1015" class="1005" name="sext_ln25_2_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="42" slack="1"/>
<pin id="1017" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25_2 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="sext_ln1273_33_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="42" slack="1"/>
<pin id="1022" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_33 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="select_ln346_39_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="24" slack="1"/>
<pin id="1027" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln346_39 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="conv1d_0_biases_V_addr_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="4" slack="1"/>
<pin id="1032" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_0_biases_V_addr "/>
</bind>
</comp>

<comp id="1035" class="1005" name="select_ln20_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="23" slack="1"/>
<pin id="1037" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="select_ln20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="124"><net_src comp="108" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="125" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="2" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="221" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="236" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="239" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="242" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="256" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="239" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="262" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="38" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="262" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="287"><net_src comp="239" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="242" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="283" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="256" pin="2"/><net_sink comp="289" pin=2"/></net>

<net id="300"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="306"><net_src comp="239" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="242" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="283" pin="2"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="248" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="326"><net_src comp="248" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="270" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="248" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="46" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="230" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="262" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="333" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="115" pin="7"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="115" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="369"><net_src comp="140" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="153" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="115" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="386"><net_src comp="48" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="50" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="394"><net_src comp="52" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="54" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="396"><net_src comp="50" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="402"><net_src comp="48" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="50" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="48" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="50" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="397" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="404" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="381" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="56" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="411" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="417" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="404" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="397" pin="3"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="56" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="58" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="54" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="449"><net_src comp="60" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="454"><net_src comp="441" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="62" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="435" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="381" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="423" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="423" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="64" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="66" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="487"><net_src comp="468" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="474" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="388" pin="4"/><net_sink comp="482" pin=2"/></net>

<net id="495"><net_src comp="68" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="482" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="70" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="490" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="509"><net_src comp="490" pin="3"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="502" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="498" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="72" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="74" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="530"><net_src comp="52" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="505" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="54" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="50" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="539"><net_src comp="48" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="505" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="50" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="547"><net_src comp="72" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="510" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="74" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="534" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="542" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="516" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="56" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="550" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="556" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="542" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="534" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="56" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="586"><net_src comp="58" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="505" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="54" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="60" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="594"><net_src comp="580" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="62" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="574" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="516" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="596" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="562" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="602" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="619"><net_src comp="562" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="64" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="66" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="627"><net_src comp="608" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="614" pin="3"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="524" pin="4"/><net_sink comp="622" pin=2"/></net>

<net id="635"><net_src comp="68" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="70" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="640"><net_src comp="630" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="648"><net_src comp="630" pin="3"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="641" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="637" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="660"><net_src comp="72" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="649" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="74" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="669"><net_src comp="52" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="644" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="671"><net_src comp="54" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="672"><net_src comp="50" pin="0"/><net_sink comp="663" pin=3"/></net>

<net id="678"><net_src comp="48" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="644" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="50" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="686"><net_src comp="72" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="649" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="74" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="693"><net_src comp="673" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="681" pin="3"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="655" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="56" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="689" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="695" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="681" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="673" pin="3"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="56" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="725"><net_src comp="58" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="644" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="727"><net_src comp="54" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="728"><net_src comp="60" pin="0"/><net_sink comp="719" pin=3"/></net>

<net id="733"><net_src comp="719" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="62" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="729" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="713" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="655" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="735" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="752"><net_src comp="701" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="64" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="66" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="759"><net_src comp="701" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="741" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="766"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="747" pin="3"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="663" pin="4"/><net_sink comp="761" pin=2"/></net>

<net id="772"><net_src comp="761" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="187" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="187" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="769" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="777" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="792"><net_src comp="76" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="781" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="78" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="799"><net_src comp="761" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="773" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="806"><net_src comp="80" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="795" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="82" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="813"><net_src comp="787" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="56" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="819"><net_src comp="801" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="809" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="801" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="56" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="830"><net_src comp="795" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="835"><net_src comp="827" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="62" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="831" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="821" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="787" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="837" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="854"><net_src comp="815" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="64" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="856"><net_src comp="66" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="861"><net_src comp="815" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="843" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="868"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="849" pin="3"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="795" pin="2"/><net_sink comp="863" pin=2"/></net>

<net id="874"><net_src comp="863" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="879"><net_src comp="863" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="84" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="886"><net_src comp="875" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="871" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="888"><net_src comp="62" pin="0"/><net_sink comp="881" pin=2"/></net>

<net id="892"><net_src comp="889" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="897"><net_src comp="354" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="366" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="899"><net_src comp="893" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="900"><net_src comp="893" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="901"><net_src comp="893" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="902"><net_src comp="893" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="903"><net_src comp="893" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="908"><net_src comp="358" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="370" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="910"><net_src comp="904" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="911"><net_src comp="904" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="916"><net_src comp="374" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="378" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="918"><net_src comp="912" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="919"><net_src comp="912" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="923"><net_src comp="96" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="926"><net_src comp="920" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="930"><net_src comp="100" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="932"><net_src comp="927" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="933"><net_src comp="927" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="937"><net_src comp="104" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="940"><net_src comp="934" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="944"><net_src comp="224" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="108" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="953"><net_src comp="125" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="958"><net_src comp="308" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="963"><net_src comp="316" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="968"><net_src comp="327" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="973"><net_src comp="133" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="978"><net_src comp="146" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="983"><net_src comp="159" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="988"><net_src comp="354" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="993"><net_src comp="358" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="998"><net_src comp="172" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="1003"><net_src comp="366" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="1008"><net_src comp="370" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1013"><net_src comp="166" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1018"><net_src comp="374" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1023"><net_src comp="378" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1028"><net_src comp="622" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1033"><net_src comp="180" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1038"><net_src comp="881" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="200" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {7 }
 - Input state : 
	Port: conv1d_0 : input_0 | {1 2 3 }
	Port: conv1d_0 : conv1d_0_weights_V_0_0 | {1 2 }
	Port: conv1d_0 : conv1d_0_weights_V_1_0 | {1 2 }
	Port: conv1d_0 : conv1d_0_weights_V_2_0 | {1 2 }
	Port: conv1d_0 : conv1d_0_biases_V | {5 6 }
  - Chain level:
	State 1
		store_ln25 : 1
		store_ln25 : 1
		store_ln25 : 1
		indvar_flatten_load : 1
		icmp_ln25 : 2
		add_ln25 : 2
		br_ln25 : 3
		j_load : 1
		i_load : 1
		icmp_ln27 : 2
		select_ln25 : 3
		add_ln1271 : 2
		select_ln25_1 : 3
		tmp_s : 4
		zext_ln25 : 4
		input_0_addr : 5
		input_0_load : 6
		add_ln1271_1 : 2
		select_ln25_2 : 3
		zext_ln25_1 : 4
		input_0_addr_1 : 5
		input_0_load_1 : 6
		add_ln1271_2 : 2
		select_ln25_3 : 3
		j_cast : 4
		zext_ln37 : 4
		add_ln37 : 5
		conv1d_0_weights_V_0_0_addr : 5
		conv1d_0_weights_V_0_0_load : 6
		conv1d_0_weights_V_1_0_addr : 5
		conv1d_0_weights_V_1_0_load : 6
		conv1d_0_weights_V_2_0_addr : 5
		conv1d_0_weights_V_2_0_load : 6
		add_ln27 : 4
		store_ln27 : 3
		store_ln27 : 4
		store_ln27 : 5
	State 2
		sext_ln25 : 1
		sext_ln25_1 : 1
		input_0_addr_2 : 1
		input_0_load_2 : 2
		sext_ln1273 : 1
		mul_ln1273 : 2
		sext_ln1273_32 : 1
		mul_ln1273_16 : 2
	State 3
		sext_ln25_2 : 1
		mul_ln1273_17 : 2
	State 4
	State 5
		tmp : 1
		trunc_ln : 1
		tmp_70 : 1
		tmp_71 : 1
		or_ln895 : 2
		xor_ln895_17 : 2
		and_ln895 : 2
		and_ln896 : 2
		xor_ln896_18 : 2
		tmp_4 : 1
		icmp_ln900_17 : 2
		or_ln898_18 : 2
		and_ln898 : 2
		or_ln346 : 2
		select_ln346 : 2
		select_ln346_37 : 2
		shl_ln : 3
		sext_ln813 : 4
		sext_ln1347 : 1
		add_ln1347_18 : 4
		add_ln1347 : 5
		tmp_72 : 6
		trunc_ln818_s : 5
		tmp_73 : 5
		tmp_74 : 6
		or_ln895_1 : 7
		xor_ln895_18 : 7
		and_ln895_17 : 7
		and_ln896_16 : 7
		xor_ln896_19 : 7
		tmp_11_1 : 5
		icmp_ln900_18 : 6
		or_ln898 : 7
		and_ln898_17 : 7
		or_ln346_18 : 7
		select_ln346_38 : 7
		select_ln346_39 : 7
		rhs : 1
	State 6
		sext_ln813_17 : 1
		sext_ln1347_2 : 1
		add_ln1347_19 : 1
		add_ln1347_17 : 2
		tmp_75 : 3
		trunc_ln818_15 : 2
		tmp_76 : 2
		tmp_77 : 3
		or_ln895_2 : 4
		xor_ln895_19 : 4
		and_ln895_18 : 4
		and_ln896_17 : 4
		xor_ln896_20 : 4
		tmp_11_2 : 2
		icmp_ln900_19 : 3
		or_ln898_19 : 4
		and_ln898_18 : 4
		select_ln346_40 : 4
		or_ln346_19 : 4
		lhs : 4
		sext_ln813_18 : 5
		conv1d_0_biases_V_load_cast : 1
		sext_ln813_19 : 1
		ret_V : 6
		p_Result_s : 7
		p_Val2_17 : 5
		p_Result_39 : 6
		xor_ln895 : 8
		overflow : 8
		xor_ln896 : 7
		trunc_ln900 : 6
		icmp_ln900 : 7
		or_ln898_20 : 8
		underflow : 8
		select_ln346_42 : 8
		or_ln346_20 : 8
		x_V : 8
		trunc_ln17 : 9
		icmp_ln1649 : 9
		select_ln20 : 10
	State 7
		output_addr : 1
		store_ln37 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |           add_ln25_fu_230          |    0    |    0    |    18   |
|          |          add_ln1271_fu_256         |    0    |    0    |    14   |
|          |         add_ln1271_1_fu_283        |    0    |    0    |    14   |
|          |         add_ln1271_2_fu_302        |    0    |    0    |    14   |
|          |           add_ln37_fu_327          |    0    |    0    |    18   |
|    add   |           add_ln27_fu_333          |    0    |    0    |    12   |
|          |        add_ln1347_18_fu_505        |    0    |    0    |    49   |
|          |          add_ln1347_fu_510         |    0    |    0    |    49   |
|          |        add_ln1347_19_fu_644        |    0    |    0    |    49   |
|          |        add_ln1347_17_fu_649        |    0    |    0    |    49   |
|          |            ret_V_fu_781            |    0    |    0    |    31   |
|          |          p_Val2_17_fu_795          |    0    |    0    |    31   |
|----------|------------------------------------|---------|---------|---------|
|          |         select_ln25_fu_248         |    0    |    0    |    5    |
|          |        select_ln25_1_fu_262        |    0    |    0    |    7    |
|          |        select_ln25_2_fu_289        |    0    |    0    |    7    |
|          |        select_ln25_3_fu_308        |    0    |    0    |    7    |
|          |         select_ln346_fu_474        |    0    |    0    |    24   |
|          |       select_ln346_37_fu_482       |    0    |    0    |    24   |
|  select  |       select_ln346_38_fu_614       |    0    |    0    |    24   |
|          |       select_ln346_39_fu_622       |    0    |    0    |    24   |
|          |       select_ln346_40_fu_747       |    0    |    0    |    24   |
|          |             lhs_fu_761             |    0    |    0    |    24   |
|          |       select_ln346_42_fu_849       |    0    |    0    |    24   |
|          |             x_V_fu_863             |    0    |    0    |    24   |
|          |         select_ln20_fu_881         |    0    |    0    |    22   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln25_fu_224          |    0    |    0    |    11   |
|          |          icmp_ln27_fu_242          |    0    |    0    |    9    |
|          |        icmp_ln900_17_fu_450        |    0    |    0    |    16   |
|   icmp   |        icmp_ln900_18_fu_590        |    0    |    0    |    16   |
|          |        icmp_ln900_19_fu_729        |    0    |    0    |    16   |
|          |          icmp_ln900_fu_831         |    0    |    0    |    16   |
|          |         icmp_ln1649_fu_875         |    0    |    0    |    16   |
|----------|------------------------------------|---------|---------|---------|
|          |           or_ln895_fu_411          |    0    |    0    |    2    |
|          |         or_ln898_18_fu_456         |    0    |    0    |    2    |
|          |           or_ln346_fu_468          |    0    |    0    |    2    |
|          |          or_ln895_1_fu_550         |    0    |    0    |    2    |
|          |           or_ln898_fu_596          |    0    |    0    |    2    |
|    or    |         or_ln346_18_fu_608         |    0    |    0    |    2    |
|          |          or_ln895_2_fu_689         |    0    |    0    |    2    |
|          |         or_ln898_19_fu_735         |    0    |    0    |    2    |
|          |         or_ln346_19_fu_755         |    0    |    0    |    2    |
|          |         or_ln898_20_fu_837         |    0    |    0    |    2    |
|          |         or_ln346_20_fu_857         |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |          and_ln895_fu_423          |    0    |    0    |    2    |
|          |          and_ln896_fu_429          |    0    |    0    |    2    |
|          |          and_ln898_fu_462          |    0    |    0    |    2    |
|          |         and_ln895_17_fu_562        |    0    |    0    |    2    |
|          |         and_ln896_16_fu_568        |    0    |    0    |    2    |
|    and   |         and_ln898_17_fu_602        |    0    |    0    |    2    |
|          |         and_ln895_18_fu_701        |    0    |    0    |    2    |
|          |         and_ln896_17_fu_707        |    0    |    0    |    2    |
|          |         and_ln898_18_fu_741        |    0    |    0    |    2    |
|          |           overflow_fu_815          |    0    |    0    |    2    |
|          |          underflow_fu_843          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |         xor_ln895_17_fu_417        |    0    |    0    |    2    |
|          |         xor_ln896_18_fu_435        |    0    |    0    |    2    |
|          |         xor_ln895_18_fu_556        |    0    |    0    |    2    |
|    xor   |         xor_ln896_19_fu_574        |    0    |    0    |    2    |
|          |         xor_ln895_19_fu_695        |    0    |    0    |    2    |
|          |         xor_ln896_20_fu_713        |    0    |    0    |    2    |
|          |          xor_ln895_fu_809          |    0    |    0    |    2    |
|          |          xor_ln896_fu_821          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |             grp_fu_893             |    1    |    0    |    0    |
|    mul   |             grp_fu_904             |    1    |    0    |    0    |
|          |             grp_fu_912             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_s_fu_270            |    0    |    0    |    0    |
|bitconcatenate|            shl_ln_fu_490           |    0    |    0    |    0    |
|          |         shl_ln838_s_fu_630         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          zext_ln25_fu_278          |    0    |    0    |    0    |
|          |         zext_ln25_1_fu_297         |    0    |    0    |    0    |
|   zext   |            j_cast_fu_316           |    0    |    0    |    0    |
|          |          zext_ln37_fu_323          |    0    |    0    |    0    |
|          |         zext_ln25_2_fu_362         |    0    |    0    |    0    |
|          |         zext_ln37_1_fu_889         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          sext_ln25_fu_354          |    0    |    0    |    0    |
|          |         sext_ln25_1_fu_358         |    0    |    0    |    0    |
|          |         sext_ln1273_fu_366         |    0    |    0    |    0    |
|          |        sext_ln1273_32_fu_370       |    0    |    0    |    0    |
|          |         sext_ln25_2_fu_374         |    0    |    0    |    0    |
|          |        sext_ln1273_33_fu_378       |    0    |    0    |    0    |
|   sext   |          sext_ln813_fu_498         |    0    |    0    |    0    |
|          |         sext_ln1347_fu_502         |    0    |    0    |    0    |
|          |        sext_ln813_17_fu_637        |    0    |    0    |    0    |
|          |        sext_ln1347_2_fu_641        |    0    |    0    |    0    |
|          |        sext_ln813_18_fu_769        |    0    |    0    |    0    |
|          | conv1d_0_biases_V_load_cast_fu_773 |    0    |    0    |    0    |
|          |        sext_ln813_19_fu_777        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |             tmp_fu_381             |    0    |    0    |    0    |
|          |            tmp_70_fu_397           |    0    |    0    |    0    |
|          |            tmp_71_fu_404           |    0    |    0    |    0    |
|          |            tmp_72_fu_516           |    0    |    0    |    0    |
|          |            tmp_73_fu_534           |    0    |    0    |    0    |
| bitselect|            tmp_74_fu_542           |    0    |    0    |    0    |
|          |            tmp_75_fu_655           |    0    |    0    |    0    |
|          |            tmp_76_fu_673           |    0    |    0    |    0    |
|          |            tmp_77_fu_681           |    0    |    0    |    0    |
|          |          p_Result_s_fu_787         |    0    |    0    |    0    |
|          |         p_Result_39_fu_801         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           trunc_ln_fu_388          |    0    |    0    |    0    |
|          |            tmp_4_fu_441            |    0    |    0    |    0    |
|partselect|        trunc_ln818_s_fu_524        |    0    |    0    |    0    |
|          |           tmp_11_1_fu_580          |    0    |    0    |    0    |
|          |        trunc_ln818_15_fu_663       |    0    |    0    |    0    |
|          |           tmp_11_2_fu_719          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln900_fu_827         |    0    |    0    |    0    |
|          |          trunc_ln17_fu_871         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    3    |    0    |   748   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|          add_ln37_reg_965          |   11   |
|   conv1d_0_biases_V_addr_reg_1030  |    4   |
| conv1d_0_weights_V_0_0_addr_reg_970|    4   |
| conv1d_0_weights_V_1_0_addr_reg_975|    4   |
| conv1d_0_weights_V_2_0_addr_reg_980|    4   |
|conv1d_0_weights_V_2_0_load_reg_1010|   18   |
|              i_reg_927             |    7   |
|          icmp_ln25_reg_941         |    1   |
|       indvar_flatten_reg_934       |   11   |
|       input_0_addr_1_reg_950       |    7   |
|       input_0_addr_2_reg_995       |    7   |
|        input_0_addr_reg_945        |    7   |
|           j_cast_reg_960           |   64   |
|              j_reg_920             |    5   |
|        select_ln20_reg_1035        |   23   |
|        select_ln25_3_reg_955       |    7   |
|      select_ln346_39_reg_1025      |   24   |
|       sext_ln1273_32_reg_1005      |   42   |
|       sext_ln1273_33_reg_1020      |   42   |
|        sext_ln1273_reg_1000        |   42   |
|         sext_ln25_1_reg_990        |   42   |
|        sext_ln25_2_reg_1015        |   42   |
|          sext_ln25_reg_985         |   42   |
+------------------------------------+--------+
|                Total               |   460  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_115 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_115 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_140 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_153 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_166 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_187 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_893    |  p0  |   2  |  24  |   48   ||    9    |
|     grp_fu_893    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_904    |  p0  |   2  |  24  |   48   ||    9    |
|     grp_fu_904    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_912    |  p0  |   2  |  24  |   48   ||    9    |
|     grp_fu_912    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   312  ||  5.222  ||   119   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   748  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   119  |
|  Register |    -   |    -   |   460  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   460  |   867  |
+-----------+--------+--------+--------+--------+
