LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY seg7 IS
PORT (
  bcd  : IN  STD_LOGIC_VECTOR(3 DOWNTO 0);
  leds : OUT STD_LOGIC_VECTOR(1 TO 7)
);
END seg7;

ARCHITECTURE Behavior OF seg7 IS
BEGIN
  PROCESS (bcd)
  BEGIN
    CASE bcd IS
      WHEN "0000" => leds <= "1111110";  -- 0
      WHEN "0001" => leds <= "0110000";  -- 1
      WHEN "0010" => leds <= "1101101";  -- 2
      WHEN "0011" => leds <= "1111001";  -- 3
      WHEN "0100" => leds <= "0110011";  -- 4
      WHEN "0101" => leds <= "1011011";  -- 5
      WHEN "0110" => leds <= "1011111";  -- 6
      WHEN "0111" => leds <= "1110000";  -- 7
      WHEN "1000" => leds <= "1111111";  -- 8
      WHEN "1001" => leds <= "1111011";  -- 9
      WHEN OTHERS => leds <= "-------";  -- Undefined
    END CASE;
  END PROCESS;
END Behavior;
