library IEEE;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY  IS
PORT A, B : IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
END comp;