{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1625671829150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625671829150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 07 23:30:29 2021 " "Processing started: Wed Jul 07 23:30:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625671829150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1625671829150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1625671829150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1625671829418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_tb " "Found entity 1: test_tb" {  } { { "test_tb.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/counter_10/test_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625671829460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625671829460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/counter_10/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625671829461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625671829461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_10.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_10 " "Found entity 1: counter_10" {  } { { "counter_10.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/counter_10/counter_10.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625671829463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625671829463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1625671829487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_10 counter_10:t " "Elaborating entity \"counter_10\" for hierarchy \"counter_10:t\"" {  } { { "test.v" "t" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/counter_10/test.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625671829488 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_10:t\|q\[0\] counter_10:t\|q\[0\]~_emulated counter_10:t\|q\[0\]~1 " "Register \"counter_10:t\|q\[0\]\" is converted into an equivalent circuit using register \"counter_10:t\|q\[0\]~_emulated\" and latch \"counter_10:t\|q\[0\]~1\"" {  } { { "counter_10.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/counter_10/counter_10.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1625671829808 "|test|counter_10:t|q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_10:t\|q\[1\] counter_10:t\|q\[1\]~_emulated counter_10:t\|q\[1\]~5 " "Register \"counter_10:t\|q\[1\]\" is converted into an equivalent circuit using register \"counter_10:t\|q\[1\]~_emulated\" and latch \"counter_10:t\|q\[1\]~5\"" {  } { { "counter_10.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/counter_10/counter_10.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1625671829808 "|test|counter_10:t|q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_10:t\|q\[2\] counter_10:t\|q\[2\]~_emulated counter_10:t\|q\[2\]~9 " "Register \"counter_10:t\|q\[2\]\" is converted into an equivalent circuit using register \"counter_10:t\|q\[2\]~_emulated\" and latch \"counter_10:t\|q\[2\]~9\"" {  } { { "counter_10.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/counter_10/counter_10.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1625671829808 "|test|counter_10:t|q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_10:t\|q\[3\] counter_10:t\|q\[3\]~_emulated counter_10:t\|q\[3\]~13 " "Register \"counter_10:t\|q\[3\]\" is converted into an equivalent circuit using register \"counter_10:t\|q\[3\]~_emulated\" and latch \"counter_10:t\|q\[3\]~13\"" {  } { { "counter_10.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/counter_10/counter_10.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1625671829808 "|test|counter_10:t|q[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1625671829808 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1625671829922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1625671830103 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625671830103 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1625671830122 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1625671830122 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1625671830122 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1625671830122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625671830135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 07 23:30:30 2021 " "Processing ended: Wed Jul 07 23:30:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625671830135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625671830135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625671830135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625671830135 ""}
