// Seed: 380268043
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output uwire id_2,
    input wand id_3,
    input wire id_4,
    output supply0 id_5
);
  wire id_7;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input tri id_2,
    output supply1 id_3,
    input supply1 id_4,
    output wire id_5,
    output logic id_6,
    output wor id_7,
    output tri0 id_8
);
  always begin : LABEL_0
    if (id_1 == 1) id_6 <= 1;
  end
  module_0 modCall_1 (
      id_0,
      id_8,
      id_5,
      id_0,
      id_4,
      id_3
  );
endmodule
