// Seed: 2837832158
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  uwire id_14 = -1 ? id_11 : -1;
  parameter id_15 = -1;
  tri1 id_16 = -1'b0;
  assign id_6 = id_12;
endmodule
module module_1 #(
    parameter id_9 = 32'd13
) (
    output tri id_0,
    input tri0 id_1,
    output tri id_2,
    input uwire id_3
    , id_8,
    output supply0 id_4
    , _id_9,
    output wire id_5,
    output wire id_6
);
  wire id_10;
  logic [1 : id_9] id_11;
  ;
  logic id_12 = 1;
  module_0 modCall_1 (
      id_11,
      id_12,
      id_11,
      id_8,
      id_8,
      id_11,
      id_10,
      id_8,
      id_12,
      id_10,
      id_10,
      id_8,
      id_8
  );
endmodule
