Classic Timing Analyzer report for ARM_System
Fri Jun 16 16:53:00 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
  7. Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
  8. Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
  9. Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------+-----------+----------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Type                                                            ; Slack     ; Required Time                    ; Actual Time ; From                                                                                                                             ; To                                                                                                                             ; From Clock                                       ; To Clock                                         ; Failed Paths ;
+-----------------------------------------------------------------+-----------+----------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Worst-case tsu                                                  ; N/A       ; None                             ; 8.413 ns    ; UART_RXD                                                                                                                         ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                                                                        ; --                                               ; CLOCK_27                                         ; 0            ;
; Worst-case tco                                                  ; N/A       ; None                             ; 7.338 ns    ; GPIO:uGPIO|HEX1_R[0]                                                                                                             ; HEX1[0]                                                                                                                        ; CLOCK_27                                         ; --                                               ; 0            ;
; Worst-case th                                                   ; N/A       ; None                             ; -2.063 ns   ; SW[9]                                                                                                                            ; GPIO:uGPIO|key_detect:sw9|c_state.S0                                                                                           ; --                                               ; CLOCK_27                                         ; 0            ;
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1' ; 3.640 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; armreduced:arm_cpu|register:ALUoutRegister|regout[13]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0            ;
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0' ; 19.312 ns ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 ; armreduced:arm_cpu|register:MDR|regout[3]                                                                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; miniUART:UART|CSReg[1]                                                                                                           ; miniUART:UART|CSReg[1]                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'  ; 2.645 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0            ;
; Total number of failed paths                                    ;           ;                                  ;             ;                                                                                                                                  ;                                                                                                                                ;                                                  ;                                                  ; 0            ;
+-----------------------------------------------------------------+-----------+----------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                   ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                  ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;                    ; PLL output ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 1                     ; 1                   ; -2.384 ns ;              ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ;                    ; PLL output ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 1                     ; 1                   ; 6.877 ns  ;              ;
; CLOCK_27                                         ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                              ; To                                          ; From Clock                                       ; To Clock                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 19.312 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.527 ns                 ; 8.215 ns                ;
; 19.312 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.527 ns                 ; 8.215 ns                ;
; 19.312 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.527 ns                 ; 8.215 ns                ;
; 19.312 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.527 ns                 ; 8.215 ns                ;
; 19.312 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.527 ns                 ; 8.215 ns                ;
; 19.312 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.527 ns                 ; 8.215 ns                ;
; 19.312 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.527 ns                 ; 8.215 ns                ;
; 19.312 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.527 ns                 ; 8.215 ns                ;
; 19.312 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.527 ns                 ; 8.215 ns                ;
; 19.312 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.527 ns                 ; 8.215 ns                ;
; 19.312 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.527 ns                 ; 8.215 ns                ;
; 19.312 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.527 ns                 ; 8.215 ns                ;
; 19.562 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 7.963 ns                ;
; 19.562 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 7.963 ns                ;
; 19.562 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 7.963 ns                ;
; 19.562 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 7.963 ns                ;
; 19.562 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 7.963 ns                ;
; 19.562 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 7.963 ns                ;
; 19.562 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 7.963 ns                ;
; 19.562 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 7.963 ns                ;
; 19.562 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 7.963 ns                ;
; 19.562 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 7.963 ns                ;
; 19.562 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 7.963 ns                ;
; 19.562 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 7.963 ns                ;
; 20.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 6.822 ns                ;
; 20.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 6.822 ns                ;
; 20.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 6.822 ns                ;
; 20.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 6.822 ns                ;
; 20.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 6.822 ns                ;
; 20.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 6.822 ns                ;
; 20.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 6.822 ns                ;
; 20.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 6.822 ns                ;
; 20.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 6.822 ns                ;
; 20.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 6.822 ns                ;
; 20.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 6.822 ns                ;
; 20.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 6.822 ns                ;
; 20.904 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ; armreduced:arm_cpu|register:MDR|regout[15]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.628 ns                ;
; 20.904 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg9  ; armreduced:arm_cpu|register:MDR|regout[15]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.628 ns                ;
; 20.904 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg8  ; armreduced:arm_cpu|register:MDR|regout[15]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.628 ns                ;
; 20.904 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg7  ; armreduced:arm_cpu|register:MDR|regout[15]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.628 ns                ;
; 20.904 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg6  ; armreduced:arm_cpu|register:MDR|regout[15]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.628 ns                ;
; 20.904 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg5  ; armreduced:arm_cpu|register:MDR|regout[15]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.628 ns                ;
; 20.904 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg4  ; armreduced:arm_cpu|register:MDR|regout[15]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.628 ns                ;
; 20.904 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg3  ; armreduced:arm_cpu|register:MDR|regout[15]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.628 ns                ;
; 20.904 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg2  ; armreduced:arm_cpu|register:MDR|regout[15]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.628 ns                ;
; 20.904 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ; armreduced:arm_cpu|register:MDR|regout[15]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.628 ns                ;
; 20.904 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ; armreduced:arm_cpu|register:MDR|regout[15]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.628 ns                ;
; 20.904 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_we_reg        ; armreduced:arm_cpu|register:MDR|regout[15]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.628 ns                ;
; 20.908 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ; armreduced:arm_cpu|register:MDR|regout[14]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.624 ns                ;
; 20.908 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg9  ; armreduced:arm_cpu|register:MDR|regout[14]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.624 ns                ;
; 20.908 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg8  ; armreduced:arm_cpu|register:MDR|regout[14]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.624 ns                ;
; 20.908 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg7  ; armreduced:arm_cpu|register:MDR|regout[14]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.624 ns                ;
; 20.908 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg6  ; armreduced:arm_cpu|register:MDR|regout[14]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.624 ns                ;
; 20.908 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg5  ; armreduced:arm_cpu|register:MDR|regout[14]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.624 ns                ;
; 20.908 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg4  ; armreduced:arm_cpu|register:MDR|regout[14]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.624 ns                ;
; 20.908 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg3  ; armreduced:arm_cpu|register:MDR|regout[14]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.624 ns                ;
; 20.908 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg2  ; armreduced:arm_cpu|register:MDR|regout[14]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.624 ns                ;
; 20.908 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ; armreduced:arm_cpu|register:MDR|regout[14]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.624 ns                ;
; 20.908 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ; armreduced:arm_cpu|register:MDR|regout[14]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.624 ns                ;
; 20.908 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_we_reg        ; armreduced:arm_cpu|register:MDR|regout[14]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.532 ns                 ; 6.624 ns                ;
; 20.932 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; armreduced:arm_cpu|register:MDR|regout[12]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.597 ns                ;
; 20.932 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ; armreduced:arm_cpu|register:MDR|regout[12]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.597 ns                ;
; 20.932 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ; armreduced:arm_cpu|register:MDR|regout[12]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.597 ns                ;
; 20.932 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; armreduced:arm_cpu|register:MDR|regout[12]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.597 ns                ;
; 20.932 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ; armreduced:arm_cpu|register:MDR|regout[12]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.597 ns                ;
; 20.932 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ; armreduced:arm_cpu|register:MDR|regout[12]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.597 ns                ;
; 20.932 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; armreduced:arm_cpu|register:MDR|regout[12]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.597 ns                ;
; 20.932 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ; armreduced:arm_cpu|register:MDR|regout[12]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.597 ns                ;
; 20.932 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ; armreduced:arm_cpu|register:MDR|regout[12]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.597 ns                ;
; 20.932 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; armreduced:arm_cpu|register:MDR|regout[12]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.597 ns                ;
; 20.932 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ; armreduced:arm_cpu|register:MDR|regout[12]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.597 ns                ;
; 20.932 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; armreduced:arm_cpu|register:MDR|regout[12]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.597 ns                ;
; 21.256 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; armreduced:arm_cpu|register:MDR|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.273 ns                ;
; 21.256 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ; armreduced:arm_cpu|register:MDR|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.273 ns                ;
; 21.256 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ; armreduced:arm_cpu|register:MDR|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.273 ns                ;
; 21.256 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; armreduced:arm_cpu|register:MDR|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.273 ns                ;
; 21.256 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ; armreduced:arm_cpu|register:MDR|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.273 ns                ;
; 21.256 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ; armreduced:arm_cpu|register:MDR|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.273 ns                ;
; 21.256 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; armreduced:arm_cpu|register:MDR|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.273 ns                ;
; 21.256 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ; armreduced:arm_cpu|register:MDR|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.273 ns                ;
; 21.256 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ; armreduced:arm_cpu|register:MDR|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.273 ns                ;
; 21.256 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; armreduced:arm_cpu|register:MDR|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.273 ns                ;
; 21.256 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ; armreduced:arm_cpu|register:MDR|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.273 ns                ;
; 21.256 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; armreduced:arm_cpu|register:MDR|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.529 ns                 ; 6.273 ns                ;
; 21.310 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 6.213 ns                ;
; 21.310 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 6.213 ns                ;
; 21.310 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 6.213 ns                ;
; 21.310 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 6.213 ns                ;
; 21.310 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 6.213 ns                ;
; 21.310 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 6.213 ns                ;
; 21.310 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 6.213 ns                ;
; 21.310 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 6.213 ns                ;
; 21.310 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 6.213 ns                ;
; 21.310 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 6.213 ns                ;
; 21.310 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 6.213 ns                ;
; 21.310 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 6.213 ns                ;
; 21.399 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg10 ; armreduced:arm_cpu|register:MDR|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.534 ns                 ; 6.135 ns                ;
; 21.399 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg9  ; armreduced:arm_cpu|register:MDR|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.534 ns                 ; 6.135 ns                ;
; 21.399 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg8  ; armreduced:arm_cpu|register:MDR|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.534 ns                 ; 6.135 ns                ;
; 21.399 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg7  ; armreduced:arm_cpu|register:MDR|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.534 ns                 ; 6.135 ns                ;
; 21.399 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg6  ; armreduced:arm_cpu|register:MDR|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.534 ns                 ; 6.135 ns                ;
; 21.399 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg5  ; armreduced:arm_cpu|register:MDR|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.534 ns                 ; 6.135 ns                ;
; 21.399 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg4  ; armreduced:arm_cpu|register:MDR|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.534 ns                 ; 6.135 ns                ;
; 21.399 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3  ; armreduced:arm_cpu|register:MDR|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.534 ns                 ; 6.135 ns                ;
; 21.399 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg2  ; armreduced:arm_cpu|register:MDR|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.534 ns                 ; 6.135 ns                ;
; 21.399 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg1  ; armreduced:arm_cpu|register:MDR|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.534 ns                 ; 6.135 ns                ;
; 21.399 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg0  ; armreduced:arm_cpu|register:MDR|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.534 ns                 ; 6.135 ns                ;
; 21.399 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_we_reg        ; armreduced:arm_cpu|register:MDR|regout[20]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.534 ns                 ; 6.135 ns                ;
; 21.580 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[8]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.938 ns                ;
; 21.580 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[8]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.938 ns                ;
; 21.580 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[8]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.938 ns                ;
; 21.580 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[8]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.938 ns                ;
; 21.580 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[8]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.938 ns                ;
; 21.580 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[8]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.938 ns                ;
; 21.580 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[8]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.938 ns                ;
; 21.580 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[8]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.938 ns                ;
; 21.580 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[8]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.938 ns                ;
; 21.580 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[8]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.938 ns                ;
; 21.580 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[8]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.938 ns                ;
; 21.580 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[8]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.938 ns                ;
; 21.617 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.906 ns                ;
; 21.617 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.906 ns                ;
; 21.617 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.906 ns                ;
; 21.617 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.906 ns                ;
; 21.617 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.906 ns                ;
; 21.617 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.906 ns                ;
; 21.617 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.906 ns                ;
; 21.617 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.906 ns                ;
; 21.617 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.906 ns                ;
; 21.617 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.906 ns                ;
; 21.617 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.906 ns                ;
; 21.617 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.906 ns                ;
; 21.774 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.521 ns                 ; 5.747 ns                ;
; 21.774 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.521 ns                 ; 5.747 ns                ;
; 21.774 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.521 ns                 ; 5.747 ns                ;
; 21.774 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.521 ns                 ; 5.747 ns                ;
; 21.774 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.521 ns                 ; 5.747 ns                ;
; 21.774 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.521 ns                 ; 5.747 ns                ;
; 21.774 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.521 ns                 ; 5.747 ns                ;
; 21.774 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.521 ns                 ; 5.747 ns                ;
; 21.774 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.521 ns                 ; 5.747 ns                ;
; 21.774 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.521 ns                 ; 5.747 ns                ;
; 21.774 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.521 ns                 ; 5.747 ns                ;
; 21.774 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.521 ns                 ; 5.747 ns                ;
; 21.849 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; armreduced:arm_cpu|register:MDR|regout[10]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.674 ns                ;
; 21.849 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; armreduced:arm_cpu|register:MDR|regout[10]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.674 ns                ;
; 21.849 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; armreduced:arm_cpu|register:MDR|regout[10]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.674 ns                ;
; 21.849 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; armreduced:arm_cpu|register:MDR|regout[10]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.674 ns                ;
; 21.849 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; armreduced:arm_cpu|register:MDR|regout[10]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.674 ns                ;
; 21.849 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; armreduced:arm_cpu|register:MDR|regout[10]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.674 ns                ;
; 21.849 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; armreduced:arm_cpu|register:MDR|regout[10]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.674 ns                ;
; 21.849 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; armreduced:arm_cpu|register:MDR|regout[10]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.674 ns                ;
; 21.849 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ; armreduced:arm_cpu|register:MDR|regout[10]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.674 ns                ;
; 21.849 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ; armreduced:arm_cpu|register:MDR|regout[10]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.674 ns                ;
; 21.849 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ; armreduced:arm_cpu|register:MDR|regout[10]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.674 ns                ;
; 21.849 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ; armreduced:arm_cpu|register:MDR|regout[10]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.523 ns                 ; 5.674 ns                ;
; 21.887 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 5.638 ns                ;
; 21.887 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 5.638 ns                ;
; 21.887 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 5.638 ns                ;
; 21.887 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 5.638 ns                ;
; 21.887 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 5.638 ns                ;
; 21.887 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 5.638 ns                ;
; 21.887 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 5.638 ns                ;
; 21.887 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 5.638 ns                ;
; 21.887 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 5.638 ns                ;
; 21.887 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 5.638 ns                ;
; 21.887 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 5.638 ns                ;
; 21.887 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.525 ns                 ; 5.638 ns                ;
; 21.896 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[9]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.622 ns                ;
; 21.896 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[9]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.622 ns                ;
; 21.896 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[9]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.622 ns                ;
; 21.896 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[9]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.622 ns                ;
; 21.896 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[9]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.622 ns                ;
; 21.896 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[9]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.622 ns                ;
; 21.896 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[9]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.622 ns                ;
; 21.896 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[9]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.622 ns                ;
; 21.896 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[9]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.622 ns                ;
; 21.896 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[9]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.622 ns                ;
; 21.896 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[9]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.622 ns                ;
; 21.896 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[9]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.518 ns                 ; 5.622 ns                ;
; 21.914 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[7]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.528 ns                 ; 5.614 ns                ;
; 21.914 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[7]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.528 ns                 ; 5.614 ns                ;
; 21.914 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[7]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.528 ns                 ; 5.614 ns                ;
; 21.914 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[7]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.528 ns                 ; 5.614 ns                ;
; 21.914 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[7]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.528 ns                 ; 5.614 ns                ;
; 21.914 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[7]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.528 ns                 ; 5.614 ns                ;
; 21.914 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[7]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.528 ns                 ; 5.614 ns                ;
; 21.914 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[7]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.528 ns                 ; 5.614 ns                ;
; 21.914 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[7]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.528 ns                 ; 5.614 ns                ;
; 21.914 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[7]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.528 ns                 ; 5.614 ns                ;
; 21.914 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[7]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.528 ns                 ; 5.614 ns                ;
; 21.914 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[7]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.528 ns                 ; 5.614 ns                ;
; 22.017 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg10 ; armreduced:arm_cpu|IFID:cache1|Inst_out[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.563 ns                 ; 5.546 ns                ;
; 22.017 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg9  ; armreduced:arm_cpu|IFID:cache1|Inst_out[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.563 ns                 ; 5.546 ns                ;
; 22.017 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg8  ; armreduced:arm_cpu|IFID:cache1|Inst_out[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.563 ns                 ; 5.546 ns                ;
; 22.017 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg7  ; armreduced:arm_cpu|IFID:cache1|Inst_out[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.563 ns                 ; 5.546 ns                ;
; 22.017 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg6  ; armreduced:arm_cpu|IFID:cache1|Inst_out[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.563 ns                 ; 5.546 ns                ;
; 22.017 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg5  ; armreduced:arm_cpu|IFID:cache1|Inst_out[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.563 ns                 ; 5.546 ns                ;
; 22.017 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg4  ; armreduced:arm_cpu|IFID:cache1|Inst_out[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.563 ns                 ; 5.546 ns                ;
; 22.017 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg3  ; armreduced:arm_cpu|IFID:cache1|Inst_out[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.563 ns                 ; 5.546 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                   ;                                             ;                                                  ;                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                                                                                                                ; From Clock                                       ; To Clock                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 3.640 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.404 ns                ;
; 3.640 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.420 ns                ;
; 3.640 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.420 ns                ;
; 3.640 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.420 ns                ;
; 3.640 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.420 ns                ;
; 3.640 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.420 ns                ;
; 3.640 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.420 ns                ;
; 3.640 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.420 ns                ;
; 3.640 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.420 ns                ;
; 3.640 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.420 ns                ;
; 3.640 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.420 ns                ;
; 3.640 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.420 ns                ;
; 3.640 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.404 ns                ;
; 3.640 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.420 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.379 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 5.395 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 5.395 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 5.395 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 5.395 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 5.395 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 5.395 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 5.395 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 5.395 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 5.395 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 5.395 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 5.395 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.379 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 5.395 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.039 ns                  ; 5.372 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.388 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.388 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.388 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.388 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.388 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.388 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.388 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.388 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.388 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.388 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.388 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.039 ns                  ; 5.372 ns                ;
; 3.667 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.388 ns                ;
; 3.683 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.037 ns                  ; 5.354 ns                ;
; 3.683 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.053 ns                  ; 5.370 ns                ;
; 3.683 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.053 ns                  ; 5.370 ns                ;
; 3.683 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.053 ns                  ; 5.370 ns                ;
; 3.683 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.053 ns                  ; 5.370 ns                ;
; 3.683 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.053 ns                  ; 5.370 ns                ;
; 3.683 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.053 ns                  ; 5.370 ns                ;
; 3.683 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.053 ns                  ; 5.370 ns                ;
; 3.683 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.053 ns                  ; 5.370 ns                ;
; 3.683 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.053 ns                  ; 5.370 ns                ;
; 3.683 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.053 ns                  ; 5.370 ns                ;
; 3.683 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.053 ns                  ; 5.370 ns                ;
; 3.683 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.037 ns                  ; 5.354 ns                ;
; 3.683 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.053 ns                  ; 5.370 ns                ;
; 3.716 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.032 ns                  ; 5.316 ns                ;
; 3.716 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.332 ns                ;
; 3.716 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.332 ns                ;
; 3.716 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.332 ns                ;
; 3.716 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.332 ns                ;
; 3.716 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.332 ns                ;
; 3.716 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.332 ns                ;
; 3.716 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.332 ns                ;
; 3.716 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.332 ns                ;
; 3.716 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.332 ns                ;
; 3.716 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.332 ns                ;
; 3.716 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.332 ns                ;
; 3.716 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.032 ns                  ; 5.316 ns                ;
; 3.716 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.332 ns                ;
; 3.740 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.035 ns                  ; 5.295 ns                ;
; 3.740 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.311 ns                ;
; 3.740 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.311 ns                ;
; 3.740 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.311 ns                ;
; 3.740 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.311 ns                ;
; 3.740 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.311 ns                ;
; 3.740 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.311 ns                ;
; 3.740 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.311 ns                ;
; 3.740 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.311 ns                ;
; 3.740 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.311 ns                ;
; 3.740 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.311 ns                ;
; 3.740 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.311 ns                ;
; 3.740 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.035 ns                  ; 5.295 ns                ;
; 3.740 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.051 ns                  ; 5.311 ns                ;
; 3.813 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.043 ns                  ; 5.230 ns                ;
; 3.813 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.246 ns                ;
; 3.813 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.246 ns                ;
; 3.813 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.246 ns                ;
; 3.813 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.246 ns                ;
; 3.813 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.246 ns                ;
; 3.813 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.246 ns                ;
; 3.813 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.246 ns                ;
; 3.813 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.246 ns                ;
; 3.813 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.246 ns                ;
; 3.813 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.246 ns                ;
; 3.813 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.246 ns                ;
; 3.813 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.043 ns                  ; 5.230 ns                ;
; 3.813 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.246 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.045 ns                  ; 5.205 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.061 ns                  ; 5.221 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.061 ns                  ; 5.221 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.061 ns                  ; 5.221 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.061 ns                  ; 5.221 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.061 ns                  ; 5.221 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.061 ns                  ; 5.221 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.061 ns                  ; 5.221 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.061 ns                  ; 5.221 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.061 ns                  ; 5.221 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.061 ns                  ; 5.221 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.061 ns                  ; 5.221 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.045 ns                  ; 5.205 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.061 ns                  ; 5.221 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.038 ns                  ; 5.198 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.214 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.214 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.214 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.214 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.214 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.214 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.214 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.214 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.214 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.214 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.214 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.038 ns                  ; 5.198 ns                ;
; 3.840 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.214 ns                ;
; 3.856 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.036 ns                  ; 5.180 ns                ;
; 3.856 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.196 ns                ;
; 3.856 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.196 ns                ;
; 3.856 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.196 ns                ;
; 3.856 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.196 ns                ;
; 3.856 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.196 ns                ;
; 3.856 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.196 ns                ;
; 3.856 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.196 ns                ;
; 3.856 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.196 ns                ;
; 3.856 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.196 ns                ;
; 3.856 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.196 ns                ;
; 3.856 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.196 ns                ;
; 3.856 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.036 ns                  ; 5.180 ns                ;
; 3.856 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.196 ns                ;
; 3.889 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.031 ns                  ; 5.142 ns                ;
; 3.889 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.158 ns                ;
; 3.889 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.158 ns                ;
; 3.889 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.158 ns                ;
; 3.889 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.158 ns                ;
; 3.889 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.158 ns                ;
; 3.889 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.158 ns                ;
; 3.889 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.158 ns                ;
; 3.889 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.158 ns                ;
; 3.889 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.158 ns                ;
; 3.889 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.158 ns                ;
; 3.889 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.158 ns                ;
; 3.889 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.031 ns                  ; 5.142 ns                ;
; 3.889 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.047 ns                  ; 5.158 ns                ;
; 3.913 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.034 ns                  ; 5.121 ns                ;
; 3.913 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.137 ns                ;
; 3.913 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.137 ns                ;
; 3.913 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.137 ns                ;
; 3.913 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.137 ns                ;
; 3.913 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.137 ns                ;
; 3.913 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.137 ns                ;
; 3.913 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.137 ns                ;
; 3.913 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.137 ns                ;
; 3.913 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.137 ns                ;
; 3.913 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.137 ns                ;
; 3.913 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.137 ns                ;
; 3.913 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.034 ns                  ; 5.121 ns                ;
; 3.913 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.137 ns                ;
; 4.004 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.030 ns                  ; 5.026 ns                ;
; 4.004 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.042 ns                ;
; 4.004 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.042 ns                ;
; 4.004 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.042 ns                ;
; 4.004 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.042 ns                ;
; 4.004 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.042 ns                ;
; 4.004 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.042 ns                ;
; 4.004 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.042 ns                ;
; 4.004 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.042 ns                ;
; 4.004 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.042 ns                ;
; 4.004 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.042 ns                ;
; 4.004 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.042 ns                ;
; 4.004 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.030 ns                  ; 5.026 ns                ;
; 4.004 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.042 ns                ;
; 4.007 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.034 ns                  ; 5.027 ns                ;
; 4.007 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.043 ns                ;
; 4.007 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.043 ns                ;
; 4.007 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.043 ns                ;
; 4.007 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.043 ns                ;
; 4.007 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.043 ns                ;
; 4.007 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.043 ns                ;
; 4.007 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.043 ns                ;
; 4.007 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.043 ns                ;
; 4.007 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.043 ns                ;
; 4.007 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.043 ns                ;
; 4.007 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.043 ns                ;
; 4.007 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.034 ns                  ; 5.027 ns                ;
; 4.007 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.043 ns                ;
; 4.029 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.034 ns                  ; 5.005 ns                ;
; 4.029 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.021 ns                ;
; 4.029 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.021 ns                ;
; 4.029 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.050 ns                  ; 5.021 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                                                                                                                   ;                                                  ;                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                  ; To                                                                          ; From Clock                                       ; To Clock                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; miniUART:UART|CSReg[1]                                ; miniUART:UART|CSReg[1]                                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[3]                                ; miniUART:UART|CSReg[3]                                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[14]                             ; GPIO:uGPIO|SW_StatusR[14]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|tmpRxD                     ; miniUART:UART|RxUnit:RxDev|tmpRxD                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[13]                             ; GPIO:uGPIO|SW_StatusR[13]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[17]                             ; GPIO:uGPIO|SW_StatusR[17]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[15]                             ; GPIO:uGPIO|SW_StatusR[15]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[16]                             ; GPIO:uGPIO|SW_StatusR[16]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[1]                              ; GPIO:uGPIO|SW_StatusR[1]                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[1]                             ; GPIO:uGPIO|KEY_StatusR[1]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[3]                              ; GPIO:uGPIO|SW_StatusR[3]                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[3]                             ; GPIO:uGPIO|KEY_StatusR[3]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[2]                             ; GPIO:uGPIO|KEY_StatusR[2]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[2]                              ; GPIO:uGPIO|SW_StatusR[2]                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]               ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]               ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]               ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]               ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[8]                              ; GPIO:uGPIO|SW_StatusR[8]                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[12]                             ; GPIO:uGPIO|SW_StatusR[12]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[10]                             ; GPIO:uGPIO|SW_StatusR[10]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[11]                             ; GPIO:uGPIO|SW_StatusR[11]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[9]                              ; GPIO:uGPIO|SW_StatusR[9]                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|Start                      ; miniUART:UART|RxUnit:RxDev|Start                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                  ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                  ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[7]                              ; GPIO:uGPIO|SW_StatusR[7]                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[6]                              ; GPIO:uGPIO|SW_StatusR[6]                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[5]                              ; GPIO:uGPIO|SW_StatusR[5]                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                  ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[4]                              ; GPIO:uGPIO|SW_StatusR[4]                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[7]                    ; miniUART:UART|TxUnit:TxDev|TReg[7]                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[0]                              ; GPIO:uGPIO|SW_StatusR[0]                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[0]                                ; miniUART:UART|CSReg[0]                                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; TimerCounter:Timer|StatusR[0]                         ; TimerCounter:Timer|StatusR[0]                                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTBufE                   ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                  ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                  ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                  ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                  ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                   ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|TxD                        ; miniUART:UART|TxUnit:TxDev|TxD                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.513 ns                                ; armreduced:arm_cpu|IDEX:cache2|memread_out            ; armreduced:arm_cpu|EXMEM:cache3|memread_out                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.516 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S2                 ; GPIO:uGPIO|key_detect:sw17|c_state.S3                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S2                  ; GPIO:uGPIO|key_detect:sw8|c_state.S3                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; armreduced:arm_cpu|register:MDR|regout[13]            ; armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; armreduced:arm_cpu|register:MDR|regout[17]            ; armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[17]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S5                  ; GPIO:uGPIO|key_detect:sw8|c_state.S6                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S0                 ; GPIO:uGPIO|key_detect:sw17|c_state.S1                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S0                 ; GPIO:uGPIO|key_detect:key3|c_state.S1                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S0                 ; GPIO:uGPIO|key_detect:sw11|c_state.S1                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S1                 ; GPIO:uGPIO|key_detect:key1|c_state.S2                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S5                  ; GPIO:uGPIO|key_detect:sw9|c_state.S6                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S8                 ; GPIO:uGPIO|key_detect:key1|c_state.S9                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S9                 ; GPIO:uGPIO|key_detect:key3|c_state.S10                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S13                ; GPIO:uGPIO|key_detect:sw10|c_state.S14                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S0                  ; GPIO:uGPIO|key_detect:sw8|c_state.S1                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S0                 ; GPIO:uGPIO|key_detect:sw10|c_state.S1                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S1                 ; GPIO:uGPIO|key_detect:sw17|c_state.S2                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S1                 ; GPIO:uGPIO|key_detect:sw11|c_state.S2                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S4                 ; GPIO:uGPIO|key_detect:sw12|c_state.S5                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S9                 ; GPIO:uGPIO|key_detect:sw12|c_state.S10                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S12                 ; GPIO:uGPIO|key_detect:sw9|c_state.S13                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; armreduced:arm_cpu|pc[12]                             ; armreduced:arm_cpu|pc[12]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S5                 ; GPIO:uGPIO|key_detect:sw10|c_state.S6                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S9                  ; GPIO:uGPIO|key_detect:sw8|c_state.S10                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S3                  ; GPIO:uGPIO|key_detect:sw7|c_state.S4                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S3                  ; GPIO:uGPIO|key_detect:sw5|c_state.S4                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S13                ; GPIO:uGPIO|key_detect:sw17|c_state.S14                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; TimerCounter:Timer|CompareR[7]                        ; armreduced:arm_cpu|register:MDR|regout[7]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; armreduced:arm_cpu|IDEX:cache2|readB_out[16]          ; armreduced:arm_cpu|EXMEM:cache3|B_out[16]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S9                  ; GPIO:uGPIO|key_detect:sw5|c_state.S10                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S11                 ; GPIO:uGPIO|key_detect:sw7|c_state.S12                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S13                 ; GPIO:uGPIO|key_detect:sw8|c_state.S14                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S13                 ; GPIO:uGPIO|key_detect:sw9|c_state.S14                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S13                 ; GPIO:uGPIO|key_detect:sw5|c_state.S14                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; armreduced:arm_cpu|MEMWB:cache4|ALUout_out[31]        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S0                  ; GPIO:uGPIO|key_detect:sw7|c_state.S1                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S0                  ; GPIO:uGPIO|key_detect:sw5|c_state.S1                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S4                  ; GPIO:uGPIO|key_detect:sw5|c_state.S5                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S5                  ; GPIO:uGPIO|key_detect:sw7|c_state.S6                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S5                  ; GPIO:uGPIO|key_detect:sw5|c_state.S6                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S7                 ; GPIO:uGPIO|key_detect:sw17|c_state.S8                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S7                 ; GPIO:uGPIO|key_detect:sw10|c_state.S8                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S11                 ; GPIO:uGPIO|key_detect:sw8|c_state.S12                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S11                ; GPIO:uGPIO|key_detect:sw11|c_state.S12                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; armreduced:arm_cpu|IDEX:cache2|readB_out[18]          ; armreduced:arm_cpu|EXMEM:cache3|B_out[18]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; armreduced:arm_cpu|IFID:cache1|Inst_out[15]           ; armreduced:arm_cpu|IDEX:cache2|inst_out[15]                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S7                  ; GPIO:uGPIO|key_detect:sw9|c_state.S8                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S9                 ; GPIO:uGPIO|key_detect:sw10|c_state.S10                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S9                 ; GPIO:uGPIO|key_detect:sw11|c_state.S10                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S11                 ; GPIO:uGPIO|key_detect:sw5|c_state.S12                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; armreduced:arm_cpu|IDEX:cache2|readB_out[4]           ; armreduced:arm_cpu|EXMEM:cache3|B_out[4]                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; armreduced:arm_cpu|IDEX:cache2|readB_out[13]          ; armreduced:arm_cpu|EXMEM:cache3|B_out[13]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; armreduced:arm_cpu|IDEX:cache2|readB_out[12]          ; armreduced:arm_cpu|EXMEM:cache3|B_out[12]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; armreduced:arm_cpu|IDEX:cache2|readB_out[23]          ; armreduced:arm_cpu|EXMEM:cache3|B_out[23]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S1                  ; GPIO:uGPIO|key_detect:sw5|c_state.S2                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S5                 ; GPIO:uGPIO|key_detect:sw17|c_state.S6                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S7                  ; GPIO:uGPIO|key_detect:sw5|c_state.S8                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S9                  ; GPIO:uGPIO|key_detect:sw9|c_state.S10                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S9                  ; GPIO:uGPIO|key_detect:sw7|c_state.S10                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S13                ; GPIO:uGPIO|key_detect:sw11|c_state.S14                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S13                 ; GPIO:uGPIO|key_detect:sw7|c_state.S14                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; TimerCounter:Timer|CompareR[5]                        ; armreduced:arm_cpu|register:MDR|regout[5]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; armreduced:arm_cpu|IFID:cache1|Inst_out[14]           ; armreduced:arm_cpu|IDEX:cache2|inst_out[14]                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; armreduced:arm_cpu|IDEX:cache2|readB_out[10]          ; armreduced:arm_cpu|EXMEM:cache3|B_out[10]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; armreduced:arm_cpu|MEMWB:cache4|ALUout_out[14]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]  ; armreduced:arm_cpu|MEMWB:cache4|ALUout_out[8]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; armreduced:arm_cpu|IDEX:cache2|readB_out[19]          ; armreduced:arm_cpu|EXMEM:cache3|B_out[19]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; TimerCounter:Timer|CounterR[31]                       ; TimerCounter:Timer|CounterR[31]                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; armreduced:arm_cpu|IDEX:cache2|readB_out[25]          ; armreduced:arm_cpu|EXMEM:cache3|B_out[25]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; armreduced:arm_cpu|IFID:cache1|Inst_out[9]            ; armreduced:arm_cpu|IDEX:cache2|inst_out[9]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[31] ; armreduced:arm_cpu|MEMWB:cache4|ALUout_out[31]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[30] ; armreduced:arm_cpu|MEMWB:cache4|ALUout_out[30]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.537 ns                                ; armreduced:arm_cpu|EXMEM:cache3|branch_out            ; armreduced:arm_cpu|EXMEM:cache3|stall_out                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; armreduced:arm_cpu|EXMEM:cache3|branch_out            ; armreduced:arm_cpu|IDEX:cache2|stall_out                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.547 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                  ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.551 ns                                ; armreduced:arm_cpu|IFID:cache1|Inst_out[26]           ; armreduced:arm_cpu|IDEX:cache2|instop_out[2]                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.553 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.556 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]               ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.557 ns                                ; armreduced:arm_cpu|IFID:cache1|Inst_out[26]           ; armreduced:arm_cpu|IDEX:cache2|instop_out[1]                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.583 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S10                 ; GPIO:uGPIO|key_detect:sw9|c_state.S11                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.599 ns                 ;
; 0.586 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S2                  ; GPIO:uGPIO|key_detect:sw5|c_state.S3                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.602 ns                 ;
; 0.589 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S6                 ; GPIO:uGPIO|key_detect:sw10|c_state.S7                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.605 ns                 ;
; 0.599 ns                                ; miniUART:UART|ClkUnit:ClkDiv|tmpEnRX                  ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.615 ns                 ;
; 0.636 ns                                ; armreduced:arm_cpu|IDEX:cache2|readB_out[7]           ; armreduced:arm_cpu|EXMEM:cache3|B_out[7]                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.652 ns                 ;
; 0.647 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S12                 ; GPIO:uGPIO|key_detect:sw5|c_state.S13                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.663 ns                 ;
; 0.649 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S12                 ; GPIO:uGPIO|key_detect:sw6|c_state.S13                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.665 ns                 ;
; 0.650 ns                                ; armreduced:arm_cpu|MEMWB:cache4|ALUout_out[22]        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[22]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.666 ns                 ;
; 0.651 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[6]                    ; miniUART:UART|TxUnit:TxDev|TReg[5]                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.667 ns                 ;
; 0.651 ns                                ; armreduced:arm_cpu|IFID:cache1|Inst_out[25]           ; armreduced:arm_cpu|IDEX:cache2|ALUsrcB_out                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.667 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S6                 ; GPIO:uGPIO|key_detect:sw17|c_state.S7                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S6                  ; GPIO:uGPIO|key_detect:sw1|c_state.S7                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S8                  ; GPIO:uGPIO|key_detect:sw1|c_state.S9                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S10                 ; GPIO:uGPIO|key_detect:sw1|c_state.S11                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S12                ; GPIO:uGPIO|key_detect:sw17|c_state.S13                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; armreduced:arm_cpu|MEMWB:cache4|ALUout_out[13]        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S2                 ; GPIO:uGPIO|key_detect:sw15|c_state.S3                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S2                 ; GPIO:uGPIO|key_detect:sw10|c_state.S3                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S4                 ; GPIO:uGPIO|key_detect:key3|c_state.S5                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S6                  ; GPIO:uGPIO|key_detect:sw2|c_state.S7                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S12                 ; GPIO:uGPIO|key_detect:sw1|c_state.S13                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S12                ; GPIO:uGPIO|key_detect:key1|c_state.S13                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S0                  ; GPIO:uGPIO|key_detect:sw2|c_state.S1                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S2                  ; GPIO:uGPIO|key_detect:sw2|c_state.S3                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S3                  ; GPIO:uGPIO|key_detect:sw8|c_state.S4                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S6                 ; GPIO:uGPIO|key_detect:key1|c_state.S7                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S6                 ; GPIO:uGPIO|key_detect:key3|c_state.S7                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; armreduced:arm_cpu|register:MDR|regout[31]            ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S3                 ; GPIO:uGPIO|key_detect:sw12|c_state.S4                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S4                  ; GPIO:uGPIO|key_detect:sw2|c_state.S5                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S4                 ; GPIO:uGPIO|key_detect:sw10|c_state.S5                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S8                 ; GPIO:uGPIO|key_detect:sw15|c_state.S9                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S8                  ; GPIO:uGPIO|key_detect:sw8|c_state.S9                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S8                 ; GPIO:uGPIO|key_detect:sw11|c_state.S9                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S10                ; GPIO:uGPIO|key_detect:sw12|c_state.S11                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S10                ; GPIO:uGPIO|key_detect:sw10|c_state.S11                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S10                ; GPIO:uGPIO|key_detect:sw11|c_state.S11                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S2                 ; GPIO:uGPIO|key_detect:key3|c_state.S3                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S2                 ; GPIO:uGPIO|key_detect:sw12|c_state.S3                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S2                 ; GPIO:uGPIO|key_detect:sw11|c_state.S3                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S3                 ; GPIO:uGPIO|key_detect:key1|c_state.S4                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S4                 ; GPIO:uGPIO|key_detect:sw17|c_state.S5                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S4                  ; GPIO:uGPIO|key_detect:sw8|c_state.S5                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S8                 ; GPIO:uGPIO|key_detect:key3|c_state.S9                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S8                 ; GPIO:uGPIO|key_detect:sw12|c_state.S9                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S10                ; GPIO:uGPIO|key_detect:sw17|c_state.S11                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S10                ; GPIO:uGPIO|key_detect:sw15|c_state.S11                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S10                 ; GPIO:uGPIO|key_detect:sw8|c_state.S11                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S10                 ; GPIO:uGPIO|key_detect:sw6|c_state.S11                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S11                ; GPIO:uGPIO|key_detect:sw15|c_state.S12                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S3                 ; GPIO:uGPIO|key_detect:sw17|c_state.S4                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S3                 ; GPIO:uGPIO|key_detect:key3|c_state.S4                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S3                 ; GPIO:uGPIO|key_detect:sw10|c_state.S4                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S3                 ; GPIO:uGPIO|key_detect:sw11|c_state.S4                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; armreduced:arm_cpu|IDEX:cache2|branch_out             ; armreduced:arm_cpu|EXMEM:cache3|branch_out                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S4                 ; GPIO:uGPIO|key_detect:sw11|c_state.S5                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S6                  ; GPIO:uGPIO|key_detect:sw8|c_state.S7                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S6                 ; GPIO:uGPIO|key_detect:sw12|c_state.S7                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S10                ; GPIO:uGPIO|key_detect:key1|c_state.S11                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S12                ; GPIO:uGPIO|key_detect:sw10|c_state.S13                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[2]                    ; miniUART:UART|TxUnit:TxDev|TReg[1]                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S4                 ; GPIO:uGPIO|key_detect:key1|c_state.S5                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S6                 ; GPIO:uGPIO|key_detect:sw11|c_state.S7                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S6                  ; GPIO:uGPIO|key_detect:sw6|c_state.S7                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S8                  ; GPIO:uGPIO|key_detect:sw6|c_state.S9                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S12                ; GPIO:uGPIO|key_detect:sw15|c_state.S13                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S12                ; GPIO:uGPIO|key_detect:sw12|c_state.S13                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.662 ns                                ; reset_ff                                              ; armreduced:arm_cpu|register:ALUoutRegister|regout[13]                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; armreduced:arm_cpu|EXMEM:cache3|regwrite_out          ; armreduced:arm_cpu|MEMWB:cache4|regwrite_out                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.665 ns                                ; armreduced:arm_cpu|IDEX:cache2|readB_out[15]          ; armreduced:arm_cpu|EXMEM:cache3|B_out[15]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)   ;                                                                             ;                                                  ;                                                  ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                ; From Clock                                       ; To Clock                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 28.703 ns                               ; armreduced:arm_cpu|EXMEM:cache3|B_out[26]                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.727 ns                 ; 0.976 ns                 ;
; 28.712 ns                               ; armreduced:arm_cpu|pc[3]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.730 ns                 ; 0.982 ns                 ;
; 28.716 ns                               ; armreduced:arm_cpu|pc[2]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.730 ns                 ; 0.986 ns                 ;
; 28.717 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.008 ns                 ;
; 28.718 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.008 ns                 ;
; 28.725 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.015 ns                 ;
; 28.730 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.711 ns                 ; 1.019 ns                 ;
; 28.730 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.711 ns                 ; 1.019 ns                 ;
; 28.731 ns                               ; armreduced:arm_cpu|pc[5]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.005 ns                 ;
; 28.748 ns                               ; armreduced:arm_cpu|pc[8]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.730 ns                 ; 1.018 ns                 ;
; 28.776 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[4]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.066 ns                 ;
; 28.794 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.711 ns                 ; 1.083 ns                 ;
; 28.925 ns                               ; armreduced:arm_cpu|EXMEM:cache3|B_out[11]                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.199 ns                 ;
; 28.933 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.223 ns                 ;
; 28.935 ns                               ; armreduced:arm_cpu|EXMEM:cache3|B_out[2]                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.209 ns                 ;
; 28.940 ns                               ; armreduced:arm_cpu|pc[6]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.730 ns                 ; 1.210 ns                 ;
; 28.941 ns                               ; armreduced:arm_cpu|EXMEM:cache3|B_out[19]                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.215 ns                 ;
; 28.959 ns                               ; armreduced:arm_cpu|pc[4]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.730 ns                 ; 1.229 ns                 ;
; 28.965 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[7]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.711 ns                 ; 1.254 ns                 ;
; 28.966 ns                               ; armreduced:arm_cpu|pc[11]                                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.730 ns                 ; 1.236 ns                 ;
; 28.982 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.272 ns                 ;
; 28.988 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[7]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.278 ns                 ;
; 28.996 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[7]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.284 ns                 ;
; 29.001 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.708 ns                 ; 1.293 ns                 ;
; 29.005 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[7]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.714 ns                 ; 1.291 ns                 ;
; 29.008 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.296 ns                 ;
; 29.011 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.708 ns                 ; 1.303 ns                 ;
; 29.012 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[7]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.300 ns                 ;
; 29.017 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.305 ns                 ;
; 29.020 ns                               ; armreduced:arm_cpu|pc[8]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.723 ns                 ; 1.297 ns                 ;
; 29.023 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.313 ns                 ;
; 29.027 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.714 ns                 ; 1.313 ns                 ;
; 29.027 ns                               ; armreduced:arm_cpu|pc[12]                                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.723 ns                 ; 1.304 ns                 ;
; 29.028 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.319 ns                 ;
; 29.029 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[7]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.717 ns                 ; 1.312 ns                 ;
; 29.031 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.713 ns                 ; 1.318 ns                 ;
; 29.033 ns                               ; armreduced:arm_cpu|pc[3]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.723 ns                 ; 1.310 ns                 ;
; 29.037 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.325 ns                 ;
; 29.039 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[7]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 1.318 ns                 ;
; 29.041 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.717 ns                 ; 1.324 ns                 ;
; 29.043 ns                               ; armreduced:arm_cpu|pc[3]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.317 ns                 ;
; 29.045 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.708 ns                 ; 1.337 ns                 ;
; 29.045 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.714 ns                 ; 1.331 ns                 ;
; 29.046 ns                               ; armreduced:arm_cpu|pc[8]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 1.325 ns                 ;
; 29.046 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.717 ns                 ; 1.329 ns                 ;
; 29.050 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.340 ns                 ;
; 29.051 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 1.330 ns                 ;
; 29.052 ns                               ; armreduced:arm_cpu|pc[3]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.720 ns                 ; 1.332 ns                 ;
; 29.059 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.717 ns                 ; 1.342 ns                 ;
; 29.062 ns                               ; armreduced:arm_cpu|pc[8]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.720 ns                 ; 1.342 ns                 ;
; 29.067 ns                               ; armreduced:arm_cpu|pc[3]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 1.346 ns                 ;
; 29.067 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.358 ns                 ;
; 29.075 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.711 ns                 ; 1.364 ns                 ;
; 29.077 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[4]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.708 ns                 ; 1.369 ns                 ;
; 29.078 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 1.357 ns                 ;
; 29.083 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.706 ns                 ; 1.377 ns                 ;
; 29.083 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.708 ns                 ; 1.375 ns                 ;
; 29.094 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.384 ns                 ;
; 29.100 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.388 ns                 ;
; 29.109 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.397 ns                 ;
; 29.114 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.714 ns                 ; 1.400 ns                 ;
; 29.165 ns                               ; armreduced:arm_cpu|pc[9]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.730 ns                 ; 1.435 ns                 ;
; 29.176 ns                               ; armreduced:arm_cpu|EXMEM:cache3|B_out[18]                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.728 ns                 ; 1.448 ns                 ;
; 29.194 ns                               ; armreduced:arm_cpu|EXMEM:cache3|memwrite_out                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.705 ns                 ; 1.489 ns                 ;
; 29.200 ns                               ; armreduced:arm_cpu|EXMEM:cache3|B_out[22]                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.731 ns                 ; 1.469 ns                 ;
; 29.204 ns                               ; armreduced:arm_cpu|EXMEM:cache3|B_out[23]                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.735 ns                 ; 1.469 ns                 ;
; 29.224 ns                               ; armreduced:arm_cpu|pc[4]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.498 ns                 ;
; 29.227 ns                               ; armreduced:arm_cpu|EXMEM:cache3|B_out[25]                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.724 ns                 ; 1.503 ns                 ;
; 29.227 ns                               ; armreduced:arm_cpu|EXMEM:cache3|B_out[21]                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.725 ns                 ; 1.502 ns                 ;
; 29.241 ns                               ; armreduced:arm_cpu|EXMEM:cache3|B_out[16]                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.515 ns                 ;
; 29.243 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.531 ns                 ;
; 29.244 ns                               ; armreduced:arm_cpu|pc[4]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 1.523 ns                 ;
; 29.244 ns                               ; armreduced:arm_cpu|pc[6]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.518 ns                 ;
; 29.245 ns                               ; armreduced:arm_cpu|EXMEM:cache3|B_out[9]                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.728 ns                 ; 1.517 ns                 ;
; 29.246 ns                               ; armreduced:arm_cpu|pc[4]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.723 ns                 ; 1.523 ns                 ;
; 29.247 ns                               ; armreduced:arm_cpu|pc[11]                                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.521 ns                 ;
; 29.252 ns                               ; armreduced:arm_cpu|EXMEM:cache3|B_out[17]                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.526 ns                 ;
; 29.256 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.708 ns                 ; 1.548 ns                 ;
; 29.256 ns                               ; armreduced:arm_cpu|pc[8]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.530 ns                 ;
; 29.263 ns                               ; armreduced:arm_cpu|pc[6]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.723 ns                 ; 1.540 ns                 ;
; 29.268 ns                               ; armreduced:arm_cpu|pc[5]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.723 ns                 ; 1.545 ns                 ;
; 29.277 ns                               ; armreduced:arm_cpu|EXMEM:cache3|B_out[10]                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.733 ns                 ; 1.544 ns                 ;
; 29.278 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.568 ns                 ;
; 29.284 ns                               ; armreduced:arm_cpu|EXMEM:cache3|B_out[24]                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.733 ns                 ; 1.551 ns                 ;
; 29.288 ns                               ; armreduced:arm_cpu|pc[2]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.562 ns                 ;
; 29.291 ns                               ; armreduced:arm_cpu|pc[2]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.723 ns                 ; 1.568 ns                 ;
; 29.296 ns                               ; armreduced:arm_cpu|pc[2]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.720 ns                 ; 1.576 ns                 ;
; 29.297 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.590 ns                 ;
; 29.302 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.715 ns                 ; 1.587 ns                 ;
; 29.302 ns                               ; armreduced:arm_cpu|pc[6]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.720 ns                 ; 1.582 ns                 ;
; 29.306 ns                               ; armreduced:arm_cpu|pc[2]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 1.585 ns                 ;
; 29.312 ns                               ; armreduced:arm_cpu|pc[5]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.720 ns                 ; 1.592 ns                 ;
; 29.319 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.612 ns                 ;
; 29.322 ns                               ; armreduced:arm_cpu|pc[5]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 1.603 ns                 ;
; 29.326 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.708 ns                 ; 1.618 ns                 ;
; 29.330 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.618 ns                 ;
; 29.335 ns                               ; armreduced:arm_cpu|pc[9]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.723 ns                 ; 1.612 ns                 ;
; 29.348 ns                               ; armreduced:arm_cpu|pc[8]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 1.629 ns                 ;
; 29.353 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 1.634 ns                 ;
; 29.354 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.715 ns                 ; 1.639 ns                 ;
; 29.358 ns                               ; armreduced:arm_cpu|pc[3]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 1.637 ns                 ;
; 29.362 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.714 ns                 ; 1.648 ns                 ;
; 29.364 ns                               ; armreduced:arm_cpu|pc[12]                                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 1.645 ns                 ;
; 29.364 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.717 ns                 ; 1.647 ns                 ;
; 29.375 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.718 ns                 ; 1.657 ns                 ;
; 29.382 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 1.661 ns                 ;
; 29.408 ns                               ; armreduced:arm_cpu|pc[3]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 1.689 ns                 ;
; 29.423 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.711 ns                 ;
; 29.462 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[4]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 1.743 ns                 ;
; 29.469 ns                               ; armreduced:arm_cpu|pc[9]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.735 ns                 ; 1.734 ns                 ;
; 29.471 ns                               ; armreduced:arm_cpu|pc[6]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.735 ns                 ; 1.736 ns                 ;
; 29.474 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 1.755 ns                 ;
; 29.477 ns                               ; armreduced:arm_cpu|EXMEM:cache3|B_out[1]                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.733 ns                 ; 1.744 ns                 ;
; 29.487 ns                               ; armreduced:arm_cpu|EXMEM:cache3|memwrite_out                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.780 ns                 ;
; 29.495 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.724 ns                 ; 1.771 ns                 ;
; 29.519 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.809 ns                 ;
; 29.521 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.724 ns                 ; 1.797 ns                 ;
; 29.525 ns                               ; armreduced:arm_cpu|EXMEM:cache3|memwrite_out                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.706 ns                 ; 1.819 ns                 ;
; 29.527 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.728 ns                 ; 1.799 ns                 ;
; 29.529 ns                               ; armreduced:arm_cpu|pc[7]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.732 ns                 ; 1.797 ns                 ;
; 29.536 ns                               ; armreduced:arm_cpu|EXMEM:cache3|memwrite_out                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.829 ns                 ;
; 29.545 ns                               ; armreduced:arm_cpu|pc[6]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.728 ns                 ; 1.817 ns                 ;
; 29.546 ns                               ; armreduced:arm_cpu|pc[7]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.720 ns                 ; 1.826 ns                 ;
; 29.547 ns                               ; armreduced:arm_cpu|pc[6]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 1.826 ns                 ;
; 29.548 ns                               ; armreduced:arm_cpu|pc[7]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.730 ns                 ; 1.818 ns                 ;
; 29.551 ns                               ; armreduced:arm_cpu|EXMEM:cache3|memwrite_out                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.842 ns                 ;
; 29.552 ns                               ; armreduced:arm_cpu|pc[9]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.732 ns                 ; 1.820 ns                 ;
; 29.559 ns                               ; armreduced:arm_cpu|pc[7]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.728 ns                 ; 1.831 ns                 ;
; 29.560 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 1.841 ns                 ;
; 29.561 ns                               ; armreduced:arm_cpu|pc[7]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 1.840 ns                 ;
; 29.562 ns                               ; armreduced:arm_cpu|pc[9]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.730 ns                 ; 1.832 ns                 ;
; 29.563 ns                               ; armreduced:arm_cpu|EXMEM:cache3|memwrite_out                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.851 ns                 ;
; 29.575 ns                               ; armreduced:arm_cpu|pc[9]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.728 ns                 ; 1.847 ns                 ;
; 29.576 ns                               ; armreduced:arm_cpu|pc[7]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.850 ns                 ;
; 29.577 ns                               ; armreduced:arm_cpu|pc[9]                                                                                                        ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 1.856 ns                 ;
; 29.580 ns                               ; armreduced:arm_cpu|pc[11]                                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.723 ns                 ; 1.857 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                   ;                                                  ;                                                  ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From     ; To                                      ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+
; N/A                                     ; None                                                ; 8.413 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[1] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.951 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[3] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.950 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[0] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.947 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[2] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.276 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.273 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.270 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.267 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.263 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.244 ns   ; KEY[0]   ; reset_ff                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.188 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.185 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.185 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.183 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.183 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.181 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.181 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.180 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.180 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.177 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.177 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.176 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.176 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.176 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.176 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.175 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.175 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.174 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.167 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.166 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.166 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.165 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.164 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.009 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|tmpRxD       ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.007 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|Start        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.903 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.900 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.801 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.800 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.767 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.766 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.765 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.765 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.764 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.763 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.763 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.762 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.759 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.758 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.758 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.758 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.757 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.757 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.757 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.756 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.756 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.756 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.755 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.754 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.748 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.748 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.745 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.741 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.741 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.733 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.729 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.729 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.719 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.715 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.610 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.609 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.608 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.608 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.607 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.606 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.605 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.605 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.599 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.597 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.595 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.594 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.593 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.593 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.593 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.592 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.592 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.592 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.591 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.590 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.590 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.589 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.588 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.587 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.587 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.585 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.585 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.584 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.583 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.582 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.579 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.578 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.577 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.577 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.576 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.576 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.576 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.575 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.575 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.574 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.574 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.574 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.574 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.573 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.573 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.572 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.572 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.571 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.571 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.570 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.570 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.569 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.569 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.569 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.569 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.569 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.568 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.564 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.333 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.331 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.329 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.329 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.327 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.324 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.323 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.180 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.180 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.179 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.179 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.179 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.178 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.178 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.177 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.177 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.177 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.177 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.174 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.174 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.171 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.170 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.086 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.086 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.086 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.086 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.082 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.079 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.078 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.077 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.971 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.971 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.970 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.970 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.969 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.969 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.968 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.966 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.965 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.964 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.964 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.963 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.963 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.962 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.961 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.941 ns   ; SW[5]    ; GPIO:uGPIO|key_detect:sw5|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.870 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.870 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.869 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.867 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.867 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.864 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.864 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.788 ns   ; SW[5]    ; GPIO:uGPIO|key_detect:sw5|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.787 ns   ; SW[5]    ; GPIO:uGPIO|key_detect:sw5|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.786 ns   ; SW[5]    ; GPIO:uGPIO|key_detect:sw5|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.786 ns   ; SW[5]    ; GPIO:uGPIO|key_detect:sw5|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.785 ns   ; SW[5]    ; GPIO:uGPIO|key_detect:sw5|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.784 ns   ; SW[5]    ; GPIO:uGPIO|key_detect:sw5|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.783 ns   ; SW[5]    ; GPIO:uGPIO|key_detect:sw5|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.782 ns   ; SW[5]    ; GPIO:uGPIO|key_detect:sw5|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.775 ns   ; SW[5]    ; GPIO:uGPIO|key_detect:sw5|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.773 ns   ; SW[5]    ; GPIO:uGPIO|key_detect:sw5|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.773 ns   ; SW[5]    ; GPIO:uGPIO|key_detect:sw5|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.771 ns   ; SW[5]    ; GPIO:uGPIO|key_detect:sw5|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.769 ns   ; SW[5]    ; GPIO:uGPIO|key_detect:sw5|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.765 ns   ; SW[5]    ; GPIO:uGPIO|key_detect:sw5|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.758 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.757 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.756 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.755 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.755 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.754 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S12   ; CLOCK_27 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;          ;                                         ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+--------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To       ; From Clock ;
+-------+--------------+------------+--------------------------------+----------+------------+
; N/A   ; None         ; 7.338 ns   ; GPIO:uGPIO|HEX1_R[0]           ; HEX1[0]  ; CLOCK_27   ;
; N/A   ; None         ; 7.251 ns   ; GPIO:uGPIO|LEDR_R[2]           ; LEDR[2]  ; CLOCK_27   ;
; N/A   ; None         ; 7.195 ns   ; miniUART:UART|TxUnit:TxDev|TxD ; UART_TXD ; CLOCK_27   ;
; N/A   ; None         ; 7.150 ns   ; GPIO:uGPIO|HEX1_R[1]           ; HEX1[1]  ; CLOCK_27   ;
; N/A   ; None         ; 7.030 ns   ; GPIO:uGPIO|LEDR_R[1]           ; LEDR[1]  ; CLOCK_27   ;
; N/A   ; None         ; 6.811 ns   ; GPIO:uGPIO|LEDG_R[7]           ; LEDG[7]  ; CLOCK_27   ;
; N/A   ; None         ; 6.808 ns   ; GPIO:uGPIO|LEDG_R[0]           ; LEDG[0]  ; CLOCK_27   ;
; N/A   ; None         ; 6.785 ns   ; GPIO:uGPIO|LEDG_R[1]           ; LEDG[1]  ; CLOCK_27   ;
; N/A   ; None         ; 6.773 ns   ; GPIO:uGPIO|LEDG_R[2]           ; LEDG[2]  ; CLOCK_27   ;
; N/A   ; None         ; 6.568 ns   ; GPIO:uGPIO|HEX1_R[3]           ; HEX1[3]  ; CLOCK_27   ;
; N/A   ; None         ; 6.526 ns   ; GPIO:uGPIO|LEDG_R[6]           ; LEDG[6]  ; CLOCK_27   ;
; N/A   ; None         ; 6.524 ns   ; GPIO:uGPIO|HEX7_R[2]           ; HEX7[2]  ; CLOCK_27   ;
; N/A   ; None         ; 6.429 ns   ; GPIO:uGPIO|HEX7_R[6]           ; HEX7[6]  ; CLOCK_27   ;
; N/A   ; None         ; 6.382 ns   ; GPIO:uGPIO|HEX7_R[4]           ; HEX7[4]  ; CLOCK_27   ;
; N/A   ; None         ; 6.363 ns   ; GPIO:uGPIO|HEX1_R[2]           ; HEX1[2]  ; CLOCK_27   ;
; N/A   ; None         ; 6.341 ns   ; GPIO:uGPIO|HEX2_R[5]           ; HEX2[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.228 ns   ; GPIO:uGPIO|HEX7_R[0]           ; HEX7[0]  ; CLOCK_27   ;
; N/A   ; None         ; 6.163 ns   ; GPIO:uGPIO|HEX1_R[4]           ; HEX1[4]  ; CLOCK_27   ;
; N/A   ; None         ; 6.140 ns   ; GPIO:uGPIO|HEX2_R[3]           ; HEX2[3]  ; CLOCK_27   ;
; N/A   ; None         ; 6.134 ns   ; GPIO:uGPIO|HEX2_R[1]           ; HEX2[1]  ; CLOCK_27   ;
; N/A   ; None         ; 6.121 ns   ; GPIO:uGPIO|LEDR_R[5]           ; LEDR[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.113 ns   ; GPIO:uGPIO|LEDR_R[4]           ; LEDR[4]  ; CLOCK_27   ;
; N/A   ; None         ; 6.094 ns   ; GPIO:uGPIO|LEDG_R[3]           ; LEDG[3]  ; CLOCK_27   ;
; N/A   ; None         ; 6.023 ns   ; GPIO:uGPIO|LEDR_R[6]           ; LEDR[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.998 ns   ; GPIO:uGPIO|LEDR_R[17]          ; LEDR[17] ; CLOCK_27   ;
; N/A   ; None         ; 5.990 ns   ; GPIO:uGPIO|LEDG_R[5]           ; LEDG[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.976 ns   ; GPIO:uGPIO|LEDR_R[14]          ; LEDR[14] ; CLOCK_27   ;
; N/A   ; None         ; 5.975 ns   ; GPIO:uGPIO|HEX3_R[5]           ; HEX3[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.858 ns   ; GPIO:uGPIO|HEX4_R[4]           ; HEX4[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.829 ns   ; GPIO:uGPIO|LEDG_R[4]           ; LEDG[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.808 ns   ; GPIO:uGPIO|LEDR_R[15]          ; LEDR[15] ; CLOCK_27   ;
; N/A   ; None         ; 5.730 ns   ; GPIO:uGPIO|LEDR_R[16]          ; LEDR[16] ; CLOCK_27   ;
; N/A   ; None         ; 5.711 ns   ; GPIO:uGPIO|HEX7_R[3]           ; HEX7[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.703 ns   ; GPIO:uGPIO|LEDR_R[11]          ; LEDR[11] ; CLOCK_27   ;
; N/A   ; None         ; 5.677 ns   ; GPIO:uGPIO|HEX3_R[0]           ; HEX3[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.675 ns   ; GPIO:uGPIO|HEX3_R[4]           ; HEX3[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.607 ns   ; GPIO:uGPIO|LEDR_R[3]           ; LEDR[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.570 ns   ; GPIO:uGPIO|HEX7_R[1]           ; HEX7[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.557 ns   ; GPIO:uGPIO|HEX1_R[5]           ; HEX1[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.476 ns   ; GPIO:uGPIO|HEX2_R[2]           ; HEX2[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.460 ns   ; GPIO:uGPIO|HEX4_R[6]           ; HEX4[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.443 ns   ; GPIO:uGPIO|HEX7_R[5]           ; HEX7[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.427 ns   ; GPIO:uGPIO|HEX3_R[2]           ; HEX3[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.424 ns   ; GPIO:uGPIO|LEDR_R[0]           ; LEDR[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.382 ns   ; GPIO:uGPIO|HEX1_R[6]           ; HEX1[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.380 ns   ; GPIO:uGPIO|LEDR_R[9]           ; LEDR[9]  ; CLOCK_27   ;
; N/A   ; None         ; 5.375 ns   ; GPIO:uGPIO|LEDR_R[10]          ; LEDR[10] ; CLOCK_27   ;
; N/A   ; None         ; 5.369 ns   ; GPIO:uGPIO|LEDR_R[8]           ; LEDR[8]  ; CLOCK_27   ;
; N/A   ; None         ; 5.298 ns   ; GPIO:uGPIO|HEX3_R[6]           ; HEX3[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.219 ns   ; GPIO:uGPIO|HEX2_R[6]           ; HEX2[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.202 ns   ; GPIO:uGPIO|HEX2_R[0]           ; HEX2[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.201 ns   ; GPIO:uGPIO|LEDR_R[12]          ; LEDR[12] ; CLOCK_27   ;
; N/A   ; None         ; 5.187 ns   ; GPIO:uGPIO|HEX4_R[3]           ; HEX4[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.176 ns   ; GPIO:uGPIO|LEDR_R[7]           ; LEDR[7]  ; CLOCK_27   ;
; N/A   ; None         ; 5.174 ns   ; GPIO:uGPIO|LEDR_R[13]          ; LEDR[13] ; CLOCK_27   ;
; N/A   ; None         ; 5.027 ns   ; GPIO:uGPIO|HEX4_R[1]           ; HEX4[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.020 ns   ; GPIO:uGPIO|HEX3_R[1]           ; HEX3[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.002 ns   ; GPIO:uGPIO|HEX3_R[3]           ; HEX3[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.978 ns   ; GPIO:uGPIO|LEDG_R[8]           ; LEDG[8]  ; CLOCK_27   ;
; N/A   ; None         ; 4.809 ns   ; GPIO:uGPIO|HEX4_R[5]           ; HEX4[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.775 ns   ; GPIO:uGPIO|HEX2_R[4]           ; HEX2[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.607 ns   ; GPIO:uGPIO|HEX0_R[0]           ; HEX0[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.569 ns   ; GPIO:uGPIO|HEX0_R[3]           ; HEX0[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.562 ns   ; GPIO:uGPIO|HEX0_R[4]           ; HEX0[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.545 ns   ; GPIO:uGPIO|HEX0_R[2]           ; HEX0[2]  ; CLOCK_27   ;
; N/A   ; None         ; 4.536 ns   ; GPIO:uGPIO|HEX0_R[1]           ; HEX0[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.515 ns   ; GPIO:uGPIO|HEX4_R[2]           ; HEX4[2]  ; CLOCK_27   ;
; N/A   ; None         ; 4.515 ns   ; GPIO:uGPIO|HEX4_R[0]           ; HEX4[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.312 ns   ; GPIO:uGPIO|HEX0_R[5]           ; HEX0[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.307 ns   ; GPIO:uGPIO|HEX0_R[6]           ; HEX0[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.224 ns   ; GPIO:uGPIO|HEX6_R[3]           ; HEX6[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.170 ns   ; GPIO:uGPIO|HEX6_R[4]           ; HEX6[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.169 ns   ; GPIO:uGPIO|HEX6_R[5]           ; HEX6[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.143 ns   ; GPIO:uGPIO|HEX6_R[6]           ; HEX6[6]  ; CLOCK_27   ;
; N/A   ; None         ; 3.929 ns   ; GPIO:uGPIO|HEX5_R[0]           ; HEX5[0]  ; CLOCK_27   ;
; N/A   ; None         ; 3.904 ns   ; GPIO:uGPIO|HEX6_R[2]           ; HEX6[2]  ; CLOCK_27   ;
; N/A   ; None         ; 3.898 ns   ; GPIO:uGPIO|HEX5_R[2]           ; HEX5[2]  ; CLOCK_27   ;
; N/A   ; None         ; 3.897 ns   ; GPIO:uGPIO|HEX5_R[6]           ; HEX5[6]  ; CLOCK_27   ;
; N/A   ; None         ; 3.896 ns   ; GPIO:uGPIO|HEX6_R[1]           ; HEX6[1]  ; CLOCK_27   ;
; N/A   ; None         ; 3.801 ns   ; GPIO:uGPIO|HEX6_R[0]           ; HEX6[0]  ; CLOCK_27   ;
; N/A   ; None         ; 3.785 ns   ; GPIO:uGPIO|HEX5_R[1]           ; HEX5[1]  ; CLOCK_27   ;
; N/A   ; None         ; 3.644 ns   ; GPIO:uGPIO|HEX5_R[3]           ; HEX5[3]  ; CLOCK_27   ;
; N/A   ; None         ; 3.636 ns   ; GPIO:uGPIO|HEX5_R[4]           ; HEX5[4]  ; CLOCK_27   ;
; N/A   ; None         ; 3.632 ns   ; GPIO:uGPIO|HEX5_R[5]           ; HEX5[5]  ; CLOCK_27   ;
+-------+--------------+------------+--------------------------------+----------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From   ; To                                     ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------+----------+
; N/A                                     ; None                                                ; -2.063 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.064 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.065 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.065 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.065 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.066 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.067 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.068 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.069 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.070 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.071 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.072 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.072 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.072 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.073 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S11 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.073 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.073 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.074 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S13 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.074 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.074 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.075 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.078 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S12 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.081 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.081 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.083 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.083 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S9  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.083 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.083 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S7  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.084 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S7  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.086 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.089 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.091 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.093 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.099 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.104 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.108 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S13 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.108 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.110 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.111 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S9  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.111 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.115 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.117 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.118 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S12 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.118 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S11 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.119 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.124 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.125 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.125 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.125 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.125 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.127 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S9  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.128 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S13 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.128 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S7  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.129 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.130 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S12 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.130 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.130 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.130 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.130 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.132 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S11 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.162 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.163 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.164 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.165 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.172 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.173 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.174 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.174 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.175 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.317 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.317 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.317 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.318 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.318 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.318 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.319 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.319 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.319 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.321 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.321 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.321 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.323 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.324 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.325 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.327 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.329 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.329 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.330 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.330 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.330 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.331 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.331 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.331 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.331 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.332 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.333 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.334 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.334 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.335 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.439 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.443 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.445 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.450 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.454 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.468 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.489 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.491 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.491 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.493 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.494 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.494 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.498 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.500 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.513 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.515 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.516 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.517 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.517 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.518 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.519 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.523 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.524 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.524 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.525 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.525 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.526 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.527 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.528 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.535 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.539 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.541 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.543 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.543 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.545 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.552 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.553 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.554 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.555 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.556 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.556 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.557 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.558 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.634 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.634 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.637 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.637 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.639 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.640 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.640 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.711 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.731 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.732 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.733 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.733 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.734 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.734 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.735 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.736 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.738 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.739 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.739 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.740 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.740 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.741 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.741 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.847 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.848 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.849 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.852 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.856 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.856 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.856 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.856 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.940 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.941 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.944 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.944 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.947 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.947 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.947 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.947 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.948 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.948 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.949 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.949 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.949 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.950 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.950 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.093 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.094 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.097 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.099 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.099 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.101 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.103 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -6.334 ns ; SW[14] ; GPIO:uGPIO|key_detect:sw14|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -6.338 ns ; KEY[1] ; GPIO:uGPIO|key_detect:key1|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -6.339 ns ; SW[14] ; GPIO:uGPIO|key_detect:sw14|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -6.339 ns ; SW[14] ; GPIO:uGPIO|key_detect:sw14|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -6.339 ns ; KEY[1] ; GPIO:uGPIO|key_detect:key1|c_state.S14 ; CLOCK_27 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;        ;                                        ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 16 16:52:59 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 19.312 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" between source memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10" and destination register "armreduced:arm_cpu|register:MDR|regout[3]"
    Info: + Largest memory to register requirement is 27.527 ns
        Info: + Setup relationship between source and destination is 27.776 ns
            Info: + Latch edge is 34.653 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 6.877 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.076 ns
            Info: + Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.642 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1342; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X25_Y19_N19; Fanout = 1; REG Node = 'armreduced:arm_cpu|register:MDR|regout[3]'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.105 ns ( 79.67 % )
            Info: - Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to source memory is 2.718 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.954 ns) + CELL(0.689 ns) = 2.718 ns; Loc. = M4K_X13_Y20; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10'
                Info: Total cell delay = 0.689 ns ( 25.35 % )
                Info: Total interconnect delay = 2.029 ns ( 74.65 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 8.215 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y20; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X13_Y20; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3]'
        Info: 3: + IC(1.406 ns) + CELL(0.437 ns) = 4.834 ns; Loc. = LCCOMB_X24_Y19_N30; Fanout = 1; COMB Node = 'armreduced:arm_cpu|register:MDR|regout~39'
        Info: 4: + IC(0.261 ns) + CELL(0.420 ns) = 5.515 ns; Loc. = LCCOMB_X24_Y19_N24; Fanout = 1; COMB Node = 'armreduced:arm_cpu|register:MDR|regout~40'
        Info: 5: + IC(0.435 ns) + CELL(0.415 ns) = 6.365 ns; Loc. = LCCOMB_X25_Y19_N28; Fanout = 1; COMB Node = 'armreduced:arm_cpu|register:MDR|regout~99'
        Info: 6: + IC(0.250 ns) + CELL(0.150 ns) = 6.765 ns; Loc. = LCCOMB_X25_Y19_N2; Fanout = 1; COMB Node = 'armreduced:arm_cpu|register:MDR|regout~41'
        Info: 7: + IC(0.251 ns) + CELL(0.419 ns) = 7.435 ns; Loc. = LCCOMB_X25_Y19_N16; Fanout = 1; COMB Node = 'armreduced:arm_cpu|register:MDR|regout~42'
        Info: 8: + IC(0.259 ns) + CELL(0.437 ns) = 8.131 ns; Loc. = LCCOMB_X25_Y19_N18; Fanout = 1; COMB Node = 'armreduced:arm_cpu|register:MDR|regout~43'
        Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 8.215 ns; Loc. = LCFF_X25_Y19_N19; Fanout = 1; REG Node = 'armreduced:arm_cpu|register:MDR|regout[3]'
        Info: Total cell delay = 5.353 ns ( 65.16 % )
        Info: Total interconnect delay = 2.862 ns ( 34.84 % )
Info: Slack time is 3.64 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" between source register "armreduced:arm_cpu|register:ALUoutRegister|regout[13]" and destination memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1"
    Info: + Largest register to memory requirement is 9.044 ns
        Info: + Setup relationship between source and destination is 9.261 ns
            Info: + Latch edge is 43.914 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 34.653 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.068 ns
            Info: + Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to destination memory is 2.709 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.961 ns) + CELL(0.673 ns) = 2.709 ns; Loc. = M4K_X13_Y17; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1'
                Info: Total cell delay = 0.673 ns ( 24.84 % )
                Info: Total interconnect delay = 2.036 ns ( 75.16 % )
            Info: - Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.641 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1342; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X24_Y18_N17; Fanout = 6; REG Node = 'armreduced:arm_cpu|register:ALUoutRegister|regout[13]'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.104 ns ( 79.67 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is 0.035 ns
    Info: - Longest register to memory delay is 5.404 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y18_N17; Fanout = 6; REG Node = 'armreduced:arm_cpu|register:ALUoutRegister|regout[13]'
        Info: 2: + IC(1.048 ns) + CELL(0.275 ns) = 1.323 ns; Loc. = LCCOMB_X27_Y17_N20; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder|Equal0~0'
        Info: 3: + IC(0.265 ns) + CELL(0.410 ns) = 1.998 ns; Loc. = LCCOMB_X27_Y17_N4; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder|Equal0~4'
        Info: 4: + IC(0.254 ns) + CELL(0.275 ns) = 2.527 ns; Loc. = LCCOMB_X27_Y17_N6; Fanout = 226; COMB Node = 'Addr_Decoder:Decoder|Equal0~5'
        Info: 5: + IC(2.233 ns) + CELL(0.644 ns) = 5.404 ns; Loc. = M4K_X13_Y17; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1'
        Info: Total cell delay = 1.604 ns ( 29.68 % )
        Info: Total interconnect delay = 3.800 ns ( 70.32 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: Minimum slack time is 391 ps for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" between source register "miniUART:UART|CSReg[1]" and destination register "miniUART:UART|CSReg[1]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y20_N3; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X24_Y20_N2; Fanout = 1; COMB Node = 'miniUART:UART|CSReg~6'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X24_Y20_N3; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.384 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.639 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1342; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X24_Y20_N3; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
                Info: Total cell delay = 0.537 ns ( 20.35 % )
                Info: Total interconnect delay = 2.102 ns ( 79.65 % )
            Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.639 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1342; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X24_Y20_N3; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
                Info: Total cell delay = 0.537 ns ( 20.35 % )
                Info: Total interconnect delay = 2.102 ns ( 79.65 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 2.645 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" between source memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1" and destination memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0"
    Info: + Shortest memory to memory delay is 2.645 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y17; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1'
        Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X13_Y17; Fanout = 0; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0'
        Info: Total cell delay = 2.645 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is 0.000 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 6.877 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 6.877 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is -0.025 ns
            Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to destination memory is 2.671 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.961 ns) + CELL(0.635 ns) = 2.671 ns; Loc. = M4K_X13_Y17; Fanout = 0; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0'
                Info: Total cell delay = 0.635 ns ( 23.77 % )
                Info: Total interconnect delay = 2.036 ns ( 76.23 % )
            Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to source memory is 2.696 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.961 ns) + CELL(0.660 ns) = 2.696 ns; Loc. = M4K_X13_Y17; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1'
                Info: Total cell delay = 0.660 ns ( 24.48 % )
                Info: Total interconnect delay = 2.036 ns ( 75.52 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: + Micro hold delay of destination is 0.234 ns
Info: tsu for register "miniUART:UART|RxUnit:RxDev|SampleCnt[1]" (data pin = "UART_RXD", clock pin = "CLOCK_27") is 8.413 ns
    Info: + Longest pin to register delay is 8.694 ns
        Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'UART_RXD'
        Info: 2: + IC(6.172 ns) + CELL(0.150 ns) = 7.204 ns; Loc. = LCCOMB_X23_Y23_N24; Fanout = 1; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[2]~0'
        Info: 3: + IC(0.274 ns) + CELL(0.245 ns) = 7.723 ns; Loc. = LCCOMB_X23_Y23_N2; Fanout = 4; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[2]~1'
        Info: 4: + IC(0.450 ns) + CELL(0.437 ns) = 8.610 ns; Loc. = LCCOMB_X23_Y23_N0; Fanout = 1; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[1]~5'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.694 ns; Loc. = LCFF_X23_Y23_N1; Fanout = 5; REG Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[1]'
        Info: Total cell delay = 1.798 ns ( 20.68 % )
        Info: Total interconnect delay = 6.896 ns ( 79.32 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.384 ns
    Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.629 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1342; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X23_Y23_N1; Fanout = 5; REG Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[1]'
        Info: Total cell delay = 0.537 ns ( 20.43 % )
        Info: Total interconnect delay = 2.092 ns ( 79.57 % )
Info: tco from clock "CLOCK_27" to destination pin "HEX1[0]" through register "GPIO:uGPIO|HEX1_R[0]" is 7.338 ns
    Info: + Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.384 ns
    Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.625 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1342; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.625 ns; Loc. = LCFF_X24_Y13_N15; Fanout = 1; REG Node = 'GPIO:uGPIO|HEX1_R[0]'
        Info: Total cell delay = 0.537 ns ( 20.46 % )
        Info: Total interconnect delay = 2.088 ns ( 79.54 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.847 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y13_N15; Fanout = 1; REG Node = 'GPIO:uGPIO|HEX1_R[0]'
        Info: 2: + IC(4.058 ns) + CELL(2.789 ns) = 6.847 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = 'HEX1[0]'
        Info: Total cell delay = 2.789 ns ( 40.73 % )
        Info: Total interconnect delay = 4.058 ns ( 59.27 % )
Info: th for register "GPIO:uGPIO|key_detect:sw9|c_state.S0" (data pin = "SW[9]", clock pin = "CLOCK_27") is -2.063 ns
    Info: + Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.384 ns
    Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.630 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1342; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.630 ns; Loc. = LCFF_X30_Y24_N13; Fanout = 1; REG Node = 'GPIO:uGPIO|key_detect:sw9|c_state.S0'
        Info: Total cell delay = 0.537 ns ( 20.42 % )
        Info: Total interconnect delay = 2.093 ns ( 79.58 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.575 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 15; PIN Node = 'SW[9]'
        Info: 2: + IC(1.217 ns) + CELL(0.275 ns) = 2.491 ns; Loc. = LCCOMB_X30_Y24_N12; Fanout = 1; COMB Node = 'GPIO:uGPIO|key_detect:sw9|c_state~36'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.575 ns; Loc. = LCFF_X30_Y24_N13; Fanout = 1; REG Node = 'GPIO:uGPIO|key_detect:sw9|c_state.S0'
        Info: Total cell delay = 1.358 ns ( 52.74 % )
        Info: Total interconnect delay = 1.217 ns ( 47.26 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Fri Jun 16 16:53:00 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:03


