Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May  9 21:57:23 2020
| Host         : DESKTOP-J4B3MVP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexysA7fpga_control_sets_placed.rpt
| Design       : nexysA7fpga
| Device       : xc7a50t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   254 |
| Unused register locations in slices containing registers |   454 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           21 |
|      4 |            5 |
|      6 |            3 |
|      8 |           29 |
|     10 |           10 |
|     12 |           12 |
|     14 |            2 |
|    16+ |          172 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1902 |          280 |
| No           | No                    | Yes                    |              60 |            9 |
| No           | Yes                   | No                     |            1870 |          371 |
| Yes          | No                    | No                     |             724 |          117 |
| Yes          | No                    | Yes                    |              30 |            8 |
| Yes          | Yes                   | No                     |            4112 |          688 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                                                                                                                     Enable Signal                                                                                                                    |                                                                                                                       Set/Reset Signal                                                                                                                      | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                  |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/fit_timer_0/U0/Using_SRL16s.SRL16s[1].Divide_I/CE                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                1 |              2 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                                                                   |                1 |              2 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                         | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset24_out                                                                                                                                                                                        |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/fit_timer_0/U0/Using_SRL16s.SRL16s[2].Divide_I/CE                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                1 |              2 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                  |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/fit_timer_0/U0/Using_SRL16s.SRL16s[3].Divide_I/CE                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_7                                                                                                                                                                      |                1 |              2 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 |                                                                                                                                                                                                                                                      | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/data_cmd_reset6_out                                                                                                                                                                              |                1 |              2 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                  |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                  |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                         |                1 |              2 |
| ~EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 |                                                                                                                                                                                                                                                      | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                            |                1 |              2 |
| ~EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                        | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2                                                                                                                                                                                              |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                                                                          | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                               |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                   | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D_reg[31]                                                                                                                                      |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                                |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                        |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_possible_zero_40_out                                                                                                                                   |                1 |              2 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                              |                                                                                                                                                                                                                                                             |                1 |              4 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                          |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                         | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |                1 |              4 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/bus2ip_reset                                                                                                                                                                 |                1 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                          | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                                                                                                                                     |                1 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                                                                                                                                    |                2 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                               |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                 |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                               |                4 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                     | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                               |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                 |                1 |              8 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/MDM_Core_I1/p_5_out                                                                                                                                                                                                                  | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                        |                1 |              8 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                  | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                        |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                               | EMBSYS/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                         |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                                                                      | EMBSYS/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                                                                                                                  |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | EMBSYS/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                             |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[0]                                           |                                                                                                                                                                                                                                                             |                2 |              8 |
| ~EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 |                                                                                                                                                                                                                                                      | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                        |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                            | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/embsys_axi_time3_net_4                                                                                                                                                                          | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/FSM_onehot_WDT_Current_State[3]_i_1_n_0                                                                                                                               | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/bus2ip_reset                                                                                                                                                                 |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/embsys_PmodOLED1_net_4                                                                                                                                                    | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                          | EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                           |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_1                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                               |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/embsys_PmodENC_1_net_4                                                                                                                                                        | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                        | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                  |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                4 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/embsys_axi_gpio1_net_4                                                                                                                                                                       | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                                                                      | EMBSYS/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                                                                                                                  |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_2                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                             | EMBSYS/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                           |                1 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0                                                                                                                                                                                                               |                2 |             10 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      |                                                                                                                                                                                                                                                             |                3 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/embsys_microbla13_net_4                                                                                                                                                           | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |                1 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                |                2 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                              | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                    |                2 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/embsys_PmodOLED32_net_15                                                                          | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                    |                2 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Use_FPU.wb_fsr_i_reg[31][0]                                                                                                                            | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |                2 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/embsys_microbla6_net_215                                                                                                                                   |                4 |             10 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                2 |             12 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[10][0]                                                                                                                                                            |                                                                                                                                                                                                                                                             |                2 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                2 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                          |                3 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/mem_float_operation_2                                                                                                                                                    |                                                                                                                                                                                                                                                             |                2 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                       |                2 |             12 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                         |                                                                                                                                                                                                                                                             |                2 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                               |                2 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                            |                2 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                            |                3 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                          | EMBSYS/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                          |                1 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/embsys_PmodOLED5_net_3                                                                                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                2 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                          | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                    |                2 |             14 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                            |                2 |             14 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                2 |             16 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                              |                                                                                                                                                                                                                                                             |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_23                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                1 |             16 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                               |                                                                                                                                                                                                                                                             |                7 |             16 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7][0]                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                2 |             16 |
| ~EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                             |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_35                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                                             |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_7                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_22                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_18                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_20                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_21                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_12                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_15                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_13                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_16                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_11                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_14                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_17                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_19                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_27                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_49                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_25                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_33                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_40                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_41                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_31                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_45                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_30                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_50                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_24                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_28                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_38                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_36                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_34                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_32                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_46                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_43                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_44                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_48                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_51                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_6                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_29                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_47                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_37                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                4 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/embsys_axi_gpio5_net_4                                                                                                                                                                       | EMBSYS/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                           |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/embsys_microbla36_net_6                                                                                                                                                           | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                        | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_39                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_42                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                        | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                                                                                                                                     |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_5                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_26                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                             |                                                                                                                                                                                                                                                             |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_60                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_58                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_57                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                             |                                                                                                                                                                                                                                                             |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_55                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_61                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                5 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_53                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_52                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                              |                                                                                                                                                                                                                                                             |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_54                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_8                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_63                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_59                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_62                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_56                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                4 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                            |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_9                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/embsys_axi_uart1_net_2                                                                                                                                                         |                                                                                                                                                                                                                                                             |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                          | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_10                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                4 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_4                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                                             |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                         | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1                                                                               |                                                                                                                                                                                                                                                             |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/embsys_PmodOLED32_net_19                                                                          | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/embsys_PmodOLED32_net_18                                                                          | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                        | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                                                                                                                                     |                4 |             18 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                       | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |                3 |             18 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             18 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                 | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                |                2 |             18 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             18 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                4 |             20 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |             20 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D_reg[31]                                                                                                                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |                5 |             20 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                             |                5 |             20 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                   | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/bus2ip_reset                                                                                                                                                                 |                3 |             22 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                4 |             22 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                5 |             22 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                        | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                3 |             22 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                                                                                                                                     |                3 |             26 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                5 |             26 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                5 |             28 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                        | EMBSYS/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                5 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                                            | EMBSYS/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                           |                3 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15]_0[0]                                                                                                                              | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |                9 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                                             |                2 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                                             |                2 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                |                5 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                7 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                            |                5 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                            | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                      |                7 |             34 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                4 |             34 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                6 |             34 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |                9 |             34 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | EMBSYS/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                             |                3 |             36 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | EMBSYS/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                           |                4 |             36 |
|  EMBSYS/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateout0 |                                                                                                                                                                                                                                                      | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                6 |             36 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |               11 |             38 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                6 |             40 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                               |                6 |             42 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                 |                4 |             42 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                              | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |                7 |             42 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/embsys_xbar_1_a3_net                                                                                                                                                   |                                                                                                                                                                                                                                                             |                8 |             44 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                   |               11 |             44 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       |                                                                                                                                                                                                                                                      | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                                           |                5 |             46 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D_reg[31]                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             48 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                             |               10 |             48 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                   | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                                                                   |                4 |             48 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                |                8 |             48 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                           |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                               |               13 |             52 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                                                                                                 |                6 |             56 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                       | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                   |                6 |             58 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |               10 |             60 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                        | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |                6 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                   | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               11 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                              | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/p_24_out                                                                                                                                                            |                9 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                              | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[31][0]                                                                                                                                                                 |               18 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                  | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               17 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/iTimebase_count_reg[31]                                                                                                                            | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timebase_Reg_Reset                                                                                                                                                           |                8 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                              | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |               18 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                         |                9 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_3                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |               32 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                   | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |               32 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                   | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                                                                                                                                     |               13 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                 | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                                                                                                                                     |               11 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                              | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               11 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                        |               13 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                           |               16 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                               | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |               10 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                     | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |               11 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               11 |             64 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                   |                                                                                                                                                                                                                                                             |                8 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |               12 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                             |               15 |             66 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                              |                                                                                                                                                                                                                                                             |                9 |             68 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |               11 |             78 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                                                                                                 |               13 |             80 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[26]_bret__1                                                                                                                                           | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                                                                                                                                     |                8 |             84 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[26]_bret__1_0                                                                                                                                         | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                                                                                                                                     |               10 |             84 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |               13 |             94 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |               18 |            126 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                          |                                                                                                                                                                                                                                                             |                8 |            128 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                           |               25 |            148 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                                                               |                                                                                                                                                                                                                                                             |               10 |            150 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               24 |            162 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               29 |            214 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[11]                                                                                                                                                                             |                                                                                                                                                                                                                                                             |               16 |            256 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               65 |            350 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |              100 |            434 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                     | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               87 |            458 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |              240 |           1584 |
+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


