$date
	Sat Sep 13 10:23:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module a3_tb $end
$var wire 3 ! q [2:0] $end
$var reg 1 " clk $end
$scope module DC $end
$var wire 1 " clk $end
$var reg 3 # q [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
0"
b0 !
$end
#5
b111 !
b111 #
1"
#10
0"
#15
b110 !
b110 #
1"
#20
0"
#25
b101 !
b101 #
1"
#30
0"
#35
b100 !
b100 #
1"
#40
0"
#45
b11 !
b11 #
1"
#50
0"
#55
b10 !
b10 #
1"
#60
0"
#65
b1 !
b1 #
1"
#70
0"
#75
b0 !
b0 #
1"
#80
0"
#85
b111 !
b111 #
1"
#90
0"
