verilog xil_defaultlib --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_camera_reset_0/sim/design_1_camera_reset_0.v" \
"../../../bd/design_1/ipshared/8daf/hdl/AXI_Encoder_v1_0_S_AXI.v" \
"../../../bd/design_1/ipshared/8daf/src/Encoder.v" \
"../../../bd/design_1/ipshared/8daf/hdl/AXI_Encoder_v1_0.v" \
"../../../bd/design_1/ip/design_1_AXI_Encoder_0_0/sim/design_1_AXI_Encoder_0_0.v" \
"../../../bd/design_1/ip/design_1_AXI_Encoder_1_0/sim/design_1_AXI_Encoder_1_0.v" \
"../../../bd/design_1/ipshared/c7cf/hdl/AXI_PWM_v1_0_S_AXI.v" \
"../../../bd/design_1/ipshared/c7cf/src/PWM_Generator.v" \
"../../../bd/design_1/ipshared/c7cf/hdl/AXI_PWM_v1_0.v" \
"../../../bd/design_1/ip/design_1_AXI_PWM_Servo_0/sim/design_1_AXI_PWM_Servo_0.v" \
"../../../bd/design_1/ipshared/da78/hdl/AXI_ultrasonic_ranger_v1_0_S_AXI.v" \
"../../../bd/design_1/ipshared/da78/src/ultrasonic_ranger.v" \
"../../../bd/design_1/ipshared/da78/hdl/AXI_ultrasonic_ranger_v1_0.v" \
"../../../bd/design_1/ip/design_1_AXI_ultrasonic_ranger_0_0/sim/design_1_AXI_ultrasonic_ranger_0_0.v" \
"../../../bd/design_1/ipshared/f546/src/analog2digital.v" \
"../../../bd/design_1/ip/design_1_analog2digital_0_0/sim/design_1_analog2digital_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ipshared/10e3/dff_en_reset_vector.v" \
"../../../bd/design_1/ip/design_1_dff_en_reset_vector_0_0/sim/design_1_dff_en_reset_vector_0_0.v" \
"../../../bd/design_1/ipshared/6c92/src/io_switch.v" \
"../../../bd/design_1/ipshared/6c92/src/io_switch_bit.v" \
"../../../bd/design_1/ipshared/6c92/hdl/io_switch_v1_1_S_AXI.v" \
"../../../bd/design_1/ipshared/6c92/hdl/io_switch_v1_1.v" \
"../../../bd/design_1/ip/design_1_io_switch_0/sim/design_1_io_switch_0.v" \
"../../../bd/design_1/ip/design_1_logic_1_0/sim/design_1_logic_1_0.v" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/ip/design_1_AXI_PWM_Motor_0/sim/design_1_AXI_PWM_Motor_0.v" \
"../../../bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" \
"../../../bd/design_1/ipshared/bf8c/hdl/axi_motor_ctrl_sel_v1_0_S_AXI.v" \
"../../../bd/design_1/ipshared/bf8c/src/motor_ctrl_sel.v" \
"../../../bd/design_1/ipshared/bf8c/hdl/axi_motor_ctrl_sel_v1_0.v" \
"../../../bd/design_1/ip/design_1_axi_motor_ctrl_sel_0_0/sim/design_1_axi_motor_ctrl_sel_0_0.v" \
"../../../bd/design_1/ip/design_1_AXI_PWM_Motor_1/sim/design_1_AXI_PWM_Motor_1.v" \
"../../../bd/design_1/ip/design_1_xbar_3/sim/design_1_xbar_3.v" \
"../../../bd/design_1/ip/design_1_axi_motor_ctrl_sel_0_1/sim/design_1_axi_motor_ctrl_sel_0_1.v" \
"../../../bd/design_1/ip/design_1_timer_intr_0/sim/design_1_timer_intr_0.v" \
"../../../bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_PWM_0/sim/design_1_xlconcat_PWM_0.v" \
"../../../bd/design_1/ip/design_1_image_process_reset_0/sim/design_1_image_process_reset_0.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_AXILiteS_s_axi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_mul_mg8j.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_mux_3eOg.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_mux_3fYi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_mux_3mb6.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w2_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d2_A_x.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d5_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w16_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w16_d3840_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/post_process.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/pre_process211.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_post_prtde.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFAnglercU.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFCannysc4.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFDuplipcA.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFMagniqcK.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFSobelncg.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFSupprocq.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAngleKernel.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianbkb.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianMas.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFCannyEdgeDetector.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFCannyKernel.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFDuplicate_rows.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xfExtractPixels.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xfExtractPixels_1.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFMagnitudeKernel.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel3x3.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3_hbi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3_jbC.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel.v" \
"../../../bd/design_1/ip/design_1_Canny_accel_0_0/sim/design_1_Canny_accel_0_0.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/Block_proc.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/fifo_w11_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/fifo_w12_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/Filter2D.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/Filter2D_k_buf_0_bkb.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/hlsMat2plainStream_g.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/plainStream2hlsMat_g.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/Sobel.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/SobelX_accel_mux_eOg.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/start_for_hlsMat2fYi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/start_for_Sobel_U0.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/SobelX_accel.v" \
"../../../bd/design_1/ip/design_1_SobelX_accel_0_0/sim/design_1_SobelX_accel_0_0.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/fifo_w11_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/fifo_w12_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D_k_buf_0_bkb.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/SobelY_accel_mux_eOg.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/start_for_hlsMat2fYi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/start_for_Sobel_U0.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/SobelY_accel.v" \
"../../../bd/design_1/ip/design_1_SobelY_accel_0_0/sim/design_1_SobelY_accel_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_4/sim/design_1_xbar_4.v" \
"../../../bd/design_1/ip/design_1_xbar_5/sim/design_1_xbar_5.v" \
"../../../bd/design_1/ip/design_1_xbar_6/sim/design_1_xbar_6.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdata_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tuser_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tstrb_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tkeep_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tid_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdest_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tlast_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/top_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/sim/design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tdata_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tuser_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tstrb_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tkeep_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tid_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tdest_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tlast_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/top_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/sim/design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tdata_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tuser_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tstrb_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tkeep_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tid_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tdest_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tlast_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/top_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/sim/design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tdata_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tuser_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tstrb_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tkeep_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tid_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tdest_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tlast_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/top_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/sim/design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tdata_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tuser_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tstrb_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tkeep_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tid_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tdest_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tlast_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/top_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/sim/design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_5_0/hdl/tdata_design_1_axis_subset_converter_5_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_5_0/hdl/tuser_design_1_axis_subset_converter_5_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_5_0/hdl/tstrb_design_1_axis_subset_converter_5_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_5_0/hdl/tkeep_design_1_axis_subset_converter_5_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_5_0/hdl/tid_design_1_axis_subset_converter_5_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_5_0/hdl/tdest_design_1_axis_subset_converter_5_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_5_0/hdl/tlast_design_1_axis_subset_converter_5_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_5_0/hdl/top_design_1_axis_subset_converter_5_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_5_0/sim/design_1_axis_subset_converter_5_0.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/Block_codeRepl1_proc.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/Block_codeRepl17_pro.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/color_detect_AXILiteS_s_axi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/color_detect_entry3.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/color_detect_entry13.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/color_detect_mul_cud.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/color_detect_mul_dEe.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/color_detect_udivbkb.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/count_720u_1280u_eOg.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/count_720u_1280u_fYi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/count_720u_1280u_s.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/CvtColor.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/doublethres.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/fifo_w12_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/fifo_w16_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/fifo_w16_d3_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/fifo_w32_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/findMaxRegion.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/strm2mat.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/color_detect.v" \
"../../../bd/design_1/ip/design_1_color_detect_0/sim/design_1_color_detect_0.v" \
"../../../bd/design_1/ip/design_1_logic_1_1/sim/design_1_logic_1_1.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/9ab9/hdl/verilog/pixel_pack_AXILiteS_s_axi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/9ab9/hdl/verilog/pixel_pack.v" \
"../../../bd/design_1/ip/design_1_pixel_pack_0/sim/design_1_pixel_pack_0.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/302b/hdl/verilog/pixel_unpack_AXILiteS_s_axi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/302b/hdl/verilog/pixel_unpack.v" \
"../../../bd/design_1/ip/design_1_pixel_unpack_0/sim/design_1_pixel_unpack_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_interrupt_0/sim/design_1_interrupt_0.v" \
"../../../bd/design_1/ip/design_1_mb_car_iop_arduino_intr_ack_0/sim/design_1_mb_car_iop_arduino_intr_ack_0.v" \
"../../../bd/design_1/ip/design_1_mb_car_iop_arduino_reset_0/sim/design_1_mb_car_iop_arduino_reset_0.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_AXIvideo2MultiBayer2.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_Debayer.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_DebayerG.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_DebayerG_DIV1_TABLE.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_DebayerG_DIV2_TABLE.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_DebayerG_linebuf_bkb.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_DebayerRandBatG.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_DebayerRatBorBatR.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_DebayerRatBorBatRkbM.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_fifo_w8_d2_A.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_fifo_w8_d2_A_x.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_fifo_w16_d2_A.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_fifo_w16_d2_A_x.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_MultiPixStream2AXIvi.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_reg_unsigned_short_s.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_start_for_DebayerpcA.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_start_for_MultiPircU.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_start_for_ZipperRqcK.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_v_demosaic_CTRL_s_axi.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_v_demosaic_mac_mujbC.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_v_demosaic_mul_mug8j.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_v_demosaic_mul_muhbi.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_v_demosaic_mul_muibs.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_v_demosaic_mux_32mb6.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_v_demosaic_mux_53fYi.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_ZipperRemoval.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_v_demosaic.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/sim/design_1_a0_demosaic_0.v" \
"../../../bd/design_1/ip/design_1_xbar_7/sim/design_1_xbar_7.v" \
"../../../bd/design_1/ip/design_1_xbar_8/sim/design_1_xbar_8.v" \
"../../../bd/design_1/ip/design_1_xbar_9/sim/design_1_xbar_9.v" \
"../../../bd/design_1/ip/design_1_gbr2rgb_0/hdl/tdata_design_1_gbr2rgb_0.v" \
"../../../bd/design_1/ip/design_1_gbr2rgb_0/hdl/tuser_design_1_gbr2rgb_0.v" \
"../../../bd/design_1/ip/design_1_gbr2rgb_0/hdl/tstrb_design_1_gbr2rgb_0.v" \
"../../../bd/design_1/ip/design_1_gbr2rgb_0/hdl/tkeep_design_1_gbr2rgb_0.v" \
"../../../bd/design_1/ip/design_1_gbr2rgb_0/hdl/tid_design_1_gbr2rgb_0.v" \
"../../../bd/design_1/ip/design_1_gbr2rgb_0/hdl/tdest_design_1_gbr2rgb_0.v" \
"../../../bd/design_1/ip/design_1_gbr2rgb_0/hdl/tlast_design_1_gbr2rgb_0.v" \
"../../../bd/design_1/ip/design_1_gbr2rgb_0/hdl/top_design_1_gbr2rgb_0.v" \
"../../../bd/design_1/ip/design_1_gbr2rgb_0/sim/design_1_gbr2rgb_0.v" \
"../../../bd/design_1/ip/design_1_logic0_0/sim/design_1_logic0_0.v" \
"../../../bd/design_1/ip/design_1_logic1_0/sim/design_1_logic1_0.v" \
"../../../bd/design_1/ip/design_1_pixel_pack_1/sim/design_1_pixel_pack_1.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/AXIvideo2Mat.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/Block_proc.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/CvtColor.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/fifo_w11_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/fifo_w12_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/Mat2AXIvideo.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray_mac_mulacud.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray_mac_muladEe.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray_mul_mul_bkb.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/start_for_CvtColoeOg.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/start_for_Mat2AXIfYi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray.v" \
"../../../bd/design_1/ip/design_1_rgb2gray_0_0/sim/design_1_rgb2gray_0_0.v" \
"../../../bd/design_1/ip/design_1_subset_cvt_0/hdl/tdata_design_1_subset_cvt_0.v" \
"../../../bd/design_1/ip/design_1_subset_cvt_0/hdl/tuser_design_1_subset_cvt_0.v" \
"../../../bd/design_1/ip/design_1_subset_cvt_0/hdl/tstrb_design_1_subset_cvt_0.v" \
"../../../bd/design_1/ip/design_1_subset_cvt_0/hdl/tkeep_design_1_subset_cvt_0.v" \
"../../../bd/design_1/ip/design_1_subset_cvt_0/hdl/tid_design_1_subset_cvt_0.v" \
"../../../bd/design_1/ip/design_1_subset_cvt_0/hdl/tdest_design_1_subset_cvt_0.v" \
"../../../bd/design_1/ip/design_1_subset_cvt_0/hdl/tlast_design_1_subset_cvt_0.v" \
"../../../bd/design_1/ip/design_1_subset_cvt_0/hdl/top_design_1_subset_cvt_0.v" \
"../../../bd/design_1/ip/design_1_subset_cvt_0/sim/design_1_subset_cvt_0.v" \
"../../../bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/sim/design_1_v_vid_in_axi4s_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

sv xil_defaultlib --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_48ac_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_48ac_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_48ac_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_48ac_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_48ac_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_48ac_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_48ac_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_48ac_s02mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_48ac_s02tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_48ac_s02sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_48ac_s02a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_48ac_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_48ac_swn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_48ac_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_48ac_s03mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_48ac_s03tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_48ac_s03sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_48ac_s03a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_48ac_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_48ac_srn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_48ac_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_48ac_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_48ac_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_48ac_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_48ac_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_48ac_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_48ac_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
"../../../bd/design_1/ip/design_1_RGBA2GBR_0/hdl/tdata_design_1_RGBA2GBR_0.v" \
"../../../bd/design_1/ip/design_1_RGBA2GBR_0/hdl/tuser_design_1_RGBA2GBR_0.v" \
"../../../bd/design_1/ip/design_1_RGBA2GBR_0/hdl/tstrb_design_1_RGBA2GBR_0.v" \
"../../../bd/design_1/ip/design_1_RGBA2GBR_0/hdl/tkeep_design_1_RGBA2GBR_0.v" \
"../../../bd/design_1/ip/design_1_RGBA2GBR_0/hdl/tid_design_1_RGBA2GBR_0.v" \
"../../../bd/design_1/ip/design_1_RGBA2GBR_0/hdl/tdest_design_1_RGBA2GBR_0.v" \
"../../../bd/design_1/ip/design_1_RGBA2GBR_0/hdl/tlast_design_1_RGBA2GBR_0.v" \
"../../../bd/design_1/ip/design_1_RGBA2GBR_0/hdl/top_design_1_RGBA2GBR_0.v" \
"../../../bd/design_1/ip/design_1_RGBA2GBR_0/sim/design_1_RGBA2GBR_0.v" \
"../../../bd/design_1/ip/design_1_xbar_10/sim/design_1_xbar_10.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_pixel_unpack_1/sim/design_1_pixel_unpack_1.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_1/hdl/tdata_design_1_auto_ss_k_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_1/hdl/tuser_design_1_auto_ss_k_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_1/hdl/tstrb_design_1_auto_ss_k_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_1/hdl/tkeep_design_1_auto_ss_k_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_1/hdl/tid_design_1_auto_ss_k_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_1/hdl/tdest_design_1_auto_ss_k_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_1/hdl/tlast_design_1_auto_ss_k_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_1/hdl/top_design_1_auto_ss_k_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_1/sim/design_1_auto_ss_k_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tdata_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tuser_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tstrb_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tkeep_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tid_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tdest_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tlast_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/top_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/sim/design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tdata_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tuser_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tstrb_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tkeep_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tid_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tdest_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tlast_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/top_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/sim/design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_1/hdl/tdata_design_1_auto_ss_slid_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_1/hdl/tuser_design_1_auto_ss_slid_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_1/hdl/tstrb_design_1_auto_ss_slid_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_1/hdl/tkeep_design_1_auto_ss_slid_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_1/hdl/tid_design_1_auto_ss_slid_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_1/hdl/tdest_design_1_auto_ss_slid_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_1/hdl/tlast_design_1_auto_ss_slid_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_1/hdl/top_design_1_auto_ss_slid_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_1/sim/design_1_auto_ss_slid_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_1/hdl/tdata_design_1_auto_ss_u_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_1/hdl/tuser_design_1_auto_ss_u_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_1/hdl/tstrb_design_1_auto_ss_u_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_1/hdl/tkeep_design_1_auto_ss_u_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_1/hdl/tid_design_1_auto_ss_u_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_1/hdl/tdest_design_1_auto_ss_u_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_1/hdl/tlast_design_1_auto_ss_u_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_1/hdl/top_design_1_auto_ss_u_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_1/sim/design_1_auto_ss_u_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_2/hdl/tdata_design_1_auto_ss_slid_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_2/hdl/tuser_design_1_auto_ss_slid_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_2/hdl/tstrb_design_1_auto_ss_slid_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_2/hdl/tkeep_design_1_auto_ss_slid_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_2/hdl/tid_design_1_auto_ss_slid_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_2/hdl/tdest_design_1_auto_ss_slid_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_2/hdl/tlast_design_1_auto_ss_slid_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_2/hdl/top_design_1_auto_ss_slid_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_2/sim/design_1_auto_ss_slid_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_2/hdl/tdata_design_1_auto_ss_u_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_2/hdl/tuser_design_1_auto_ss_u_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_2/hdl/tstrb_design_1_auto_ss_u_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_2/hdl/tkeep_design_1_auto_ss_u_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_2/hdl/tid_design_1_auto_ss_u_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_2/hdl/tdest_design_1_auto_ss_u_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_2/hdl/tlast_design_1_auto_ss_u_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_2/hdl/top_design_1_auto_ss_u_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_2/sim/design_1_auto_ss_u_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_0/hdl/tdata_design_1_auto_ss_k_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_0/hdl/tuser_design_1_auto_ss_k_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_0/hdl/tstrb_design_1_auto_ss_k_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_0/hdl/tkeep_design_1_auto_ss_k_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_0/hdl/tid_design_1_auto_ss_k_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_0/hdl/tdest_design_1_auto_ss_k_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_0/hdl/tlast_design_1_auto_ss_k_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_0/hdl/top_design_1_auto_ss_k_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_0/sim/design_1_auto_ss_k_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_2/hdl/tdata_design_1_auto_ss_k_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_2/hdl/tuser_design_1_auto_ss_k_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_2/hdl/tstrb_design_1_auto_ss_k_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_2/hdl/tkeep_design_1_auto_ss_k_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_2/hdl/tid_design_1_auto_ss_k_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_2/hdl/tdest_design_1_auto_ss_k_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_2/hdl/tlast_design_1_auto_ss_k_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_2/hdl/top_design_1_auto_ss_k_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_2/sim/design_1_auto_ss_k_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_0/hdl/tdata_design_1_auto_ss_slidr_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_0/hdl/tuser_design_1_auto_ss_slidr_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_0/hdl/tstrb_design_1_auto_ss_slidr_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_0/hdl/tkeep_design_1_auto_ss_slidr_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_0/hdl/tid_design_1_auto_ss_slidr_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_0/hdl/tdest_design_1_auto_ss_slidr_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_0/hdl/tlast_design_1_auto_ss_slidr_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_0/hdl/top_design_1_auto_ss_slidr_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_0/sim/design_1_auto_ss_slidr_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_3/hdl/tdata_design_1_auto_ss_u_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_3/hdl/tuser_design_1_auto_ss_u_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_3/hdl/tstrb_design_1_auto_ss_u_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_3/hdl/tkeep_design_1_auto_ss_u_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_3/hdl/tid_design_1_auto_ss_u_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_3/hdl/tdest_design_1_auto_ss_u_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_3/hdl/tlast_design_1_auto_ss_u_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_3/hdl/top_design_1_auto_ss_u_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_3/sim/design_1_auto_ss_u_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_3/hdl/tdata_design_1_auto_ss_k_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_3/hdl/tuser_design_1_auto_ss_k_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_3/hdl/tstrb_design_1_auto_ss_k_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_3/hdl/tkeep_design_1_auto_ss_k_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_3/hdl/tid_design_1_auto_ss_k_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_3/hdl/tdest_design_1_auto_ss_k_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_3/hdl/tlast_design_1_auto_ss_k_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_3/hdl/top_design_1_auto_ss_k_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_3/sim/design_1_auto_ss_k_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_1/hdl/tdata_design_1_auto_ss_slidr_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_1/hdl/tuser_design_1_auto_ss_slidr_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_1/hdl/tstrb_design_1_auto_ss_slidr_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_1/hdl/tkeep_design_1_auto_ss_slidr_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_1/hdl/tid_design_1_auto_ss_slidr_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_1/hdl/tdest_design_1_auto_ss_slidr_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_1/hdl/tlast_design_1_auto_ss_slidr_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_1/hdl/top_design_1_auto_ss_slidr_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_1/sim/design_1_auto_ss_slidr_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_4/hdl/tdata_design_1_auto_ss_u_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_4/hdl/tuser_design_1_auto_ss_u_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_4/hdl/tstrb_design_1_auto_ss_u_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_4/hdl/tkeep_design_1_auto_ss_u_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_4/hdl/tid_design_1_auto_ss_u_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_4/hdl/tdest_design_1_auto_ss_u_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_4/hdl/tlast_design_1_auto_ss_u_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_4/hdl/top_design_1_auto_ss_u_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_4/sim/design_1_auto_ss_u_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_4/hdl/tdata_design_1_auto_ss_k_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_4/hdl/tuser_design_1_auto_ss_k_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_4/hdl/tstrb_design_1_auto_ss_k_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_4/hdl/tkeep_design_1_auto_ss_k_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_4/hdl/tid_design_1_auto_ss_k_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_4/hdl/tdest_design_1_auto_ss_k_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_4/hdl/tlast_design_1_auto_ss_k_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_4/hdl/top_design_1_auto_ss_k_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_4/sim/design_1_auto_ss_k_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_2/hdl/tdata_design_1_auto_ss_slidr_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_2/hdl/tuser_design_1_auto_ss_slidr_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_2/hdl/tstrb_design_1_auto_ss_slidr_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_2/hdl/tkeep_design_1_auto_ss_slidr_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_2/hdl/tid_design_1_auto_ss_slidr_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_2/hdl/tdest_design_1_auto_ss_slidr_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_2/hdl/tlast_design_1_auto_ss_slidr_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_2/hdl/top_design_1_auto_ss_slidr_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_2/sim/design_1_auto_ss_slidr_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_5/hdl/tdata_design_1_auto_ss_u_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_5/hdl/tuser_design_1_auto_ss_u_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_5/hdl/tstrb_design_1_auto_ss_u_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_5/hdl/tkeep_design_1_auto_ss_u_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_5/hdl/tid_design_1_auto_ss_u_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_5/hdl/tdest_design_1_auto_ss_u_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_5/hdl/tlast_design_1_auto_ss_u_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_5/hdl/top_design_1_auto_ss_u_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_5/sim/design_1_auto_ss_u_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_5/hdl/tdata_design_1_auto_ss_k_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_5/hdl/tuser_design_1_auto_ss_k_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_5/hdl/tstrb_design_1_auto_ss_k_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_5/hdl/tkeep_design_1_auto_ss_k_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_5/hdl/tid_design_1_auto_ss_k_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_5/hdl/tdest_design_1_auto_ss_k_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_5/hdl/tlast_design_1_auto_ss_k_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_5/hdl/top_design_1_auto_ss_k_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_5/sim/design_1_auto_ss_k_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_3/hdl/tdata_design_1_auto_ss_slidr_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_3/hdl/tuser_design_1_auto_ss_slidr_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_3/hdl/tstrb_design_1_auto_ss_slidr_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_3/hdl/tkeep_design_1_auto_ss_slidr_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_3/hdl/tid_design_1_auto_ss_slidr_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_3/hdl/tdest_design_1_auto_ss_slidr_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_3/hdl/tlast_design_1_auto_ss_slidr_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_3/hdl/top_design_1_auto_ss_slidr_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_3/sim/design_1_auto_ss_slidr_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_3/hdl/tdata_design_1_auto_ss_slid_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_3/hdl/tuser_design_1_auto_ss_slid_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_3/hdl/tstrb_design_1_auto_ss_slid_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_3/hdl/tkeep_design_1_auto_ss_slid_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_3/hdl/tid_design_1_auto_ss_slid_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_3/hdl/tdest_design_1_auto_ss_slid_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_3/hdl/tlast_design_1_auto_ss_slid_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_3/hdl/top_design_1_auto_ss_slid_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_3/sim/design_1_auto_ss_slid_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_6/hdl/tdata_design_1_auto_ss_k_6.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_6/hdl/tuser_design_1_auto_ss_k_6.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_6/hdl/tstrb_design_1_auto_ss_k_6.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_6/hdl/tkeep_design_1_auto_ss_k_6.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_6/hdl/tid_design_1_auto_ss_k_6.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_6/hdl/tdest_design_1_auto_ss_k_6.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_6/hdl/tlast_design_1_auto_ss_k_6.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_6/hdl/top_design_1_auto_ss_k_6.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_6/sim/design_1_auto_ss_k_6.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_4/hdl/tdata_design_1_auto_ss_slid_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_4/hdl/tuser_design_1_auto_ss_slid_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_4/hdl/tstrb_design_1_auto_ss_slid_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_4/hdl/tkeep_design_1_auto_ss_slid_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_4/hdl/tid_design_1_auto_ss_slid_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_4/hdl/tdest_design_1_auto_ss_slid_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_4/hdl/tlast_design_1_auto_ss_slid_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_4/hdl/top_design_1_auto_ss_slid_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_4/sim/design_1_auto_ss_slid_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_4/hdl/tdata_design_1_auto_ss_slidr_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_4/hdl/tuser_design_1_auto_ss_slidr_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_4/hdl/tstrb_design_1_auto_ss_slidr_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_4/hdl/tkeep_design_1_auto_ss_slidr_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_4/hdl/tid_design_1_auto_ss_slidr_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_4/hdl/tdest_design_1_auto_ss_slidr_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_4/hdl/tlast_design_1_auto_ss_slidr_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_4/hdl/top_design_1_auto_ss_slidr_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_4/sim/design_1_auto_ss_slidr_4.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
