{
    "description": "DSP suite of benchmarks to run with Yosys.",
    "tool": "yosys",
    "yosys":{
            "yosys_path": "yosys/install/bin/yosys"
    },
    "num_process": 4,
    "timeout": 1800,
    "benchmarks": {
        "CASTORIP-150": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/CASTORIP-150",
            "top_module": "mac_32_arst"
        },
        "CASTORIP-151": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/CASTORIP-151",
            "top_module": "dsp_regin"
        },
        "EDA-348_Macc1": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc1",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc2": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc2",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc3": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc3",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc4": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc4",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc5": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc5",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc6": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc6",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc7": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc7",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc8": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc8",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc9": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc9",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc10": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc10",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc11": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc11",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc12": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc12",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc13": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc13",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc14": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc14",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc15": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc15",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "accum_output_shifted_saturated": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/accum_output_shifted_saturated",
            "top_module": "accum_output_shifted_saturated"
        },
        "accumulator": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/accumulator",
            "top_module": "accumulator"
        },
        "add_output_of_four_multipliers": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/add_output_of_four_multipliers",
            "top_module": "add_output_of_four_multipliers"
        },
        "cic_decimator": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/cic_decimator",
            "top_module": "cic_decimator"
        },
        "complex_multiplier": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/complex_multiplier",
            "top_module": "complex_multiplier"
        },
        "dsp_add_mul_output_to_accum_20lsb": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_mul_output_to_accum_20lsb",
            "top_module": "dsp_add_mul_output_to_accum_20lsb"
        },
        "dsp_add_shifted_input_to_the_mul_coeff0_output": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output",
            "top_module": "dsp_add_shifted_input_to_the_mul_coeff0_output"
        },
        "dsp_eight_mult": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_eight_mult",
            "top_module": "dsp_eight_mult"
        },
        "dsp_fractured_accum_output_shifted_rounded": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_fractured_accum_output_shifted_rounded",
            "top_module": "dsp_fractured_accum_output_shifted_rounded"
        },
        "dsp_fractured_signed_mul_comb": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_fractured_signed_mul_comb",
            "top_module": "dsp_fractured_signed_mul_comb"
        },
        "dsp_mul_parameterized": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_parameterized",
            "top_module": "dsp_mul_parameterized"
        },
        "dsp_mul_signed_comb": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_comb",
            "top_module": "dsp_mul_signed_comb"
        },
        "dsp_mul_signed_in_not_reg_out_is_reg": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_in_not_reg_out_is_reg",
            "top_module": "dsp_mul_signed_in_not_reg_out_is_reg"
        },
        "dsp_mul_signed_in_not_reg_with_accum_output_is_not_reg": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_in_not_reg_with_accum_output_is_not_reg",
            "top_module": "dsp_mul_signed_in_not_reg_with_accum_output_is_not_reg"
        },
        "dsp_mul_signed_reg_active_low_async_reset": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_active_low_async_reset",
            "top_module": "dsp_mul_signed_reg_active_low_async_reset"
        },
        "dsp_mul_signed_reg_with_accum": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_with_accum",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "dsp_mul_signed_reg_with_accum_output_is_reg": {
            "compile_status" : "inactive",
            "sim_status": "active",
            "test_path": "R/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1455/accum_output_shifted",
            "top_module": "dsp_mul_signed_reg_with_accum_output_is_reg"
        },        
        "accum_output_shifted": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1455/accum_output_shifted",
            "top_module": "accum_output_shifted"
        },        
        "accum_output_shifted_rounded_inst": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1455/accum_output_shifted_rounded_inst",
            "top_module": "accum_output_shifted_rounded_inst"
        },        
        "signed_accum_output_shifted": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1455/signed_accum_output_shifted",
            "top_module": "signed_accum_output_shifted"
        },        
        "signed_accum_output_shifted_rounded_saturated_overflow_inst": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1455/signed_accum_output_shifted_rounded_saturated_overflow_inst",
            "top_module": "signed_accum_output_shifted_rounded_saturated_overflow_inst"
        },        
        "signed_accum_output_shifted_rounded_saturated_overflow_underflow_inst": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1455/signed_accum_output_shifted_rounded_saturated_overflow_underflow_inst",
            "top_module": "signed_accum_output_shifted_rounded_saturated_overflow_underflow_inst"
        },        
        "signed_accum_output_shifted_saturated_overflow_underflow_inst": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1455/signed_accum_output_shifted_saturated_overflow_underflow_inst",
            "top_module": "signed_accum_output_shifted_saturated_overflow_underflow_inst"
        },        
        "signed_right_shift_a_input": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1455/signed_right_shift_a_input",
            "top_module": "signed_right_shift_a_input"
        }
    }
}
