<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p517" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_517{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2_517{left:818px;bottom:47px;letter-spacing:0.17px;}
#t3_517{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_517{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_517{left:96px;bottom:1038px;letter-spacing:0.18px;}
#t6_517{left:301px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.42px;}
#t7_517{left:96px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.39px;}
#t8_517{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.43px;}
#t9_517{left:96px;bottom:974px;letter-spacing:0.14px;word-spacing:-0.47px;}
#ta_517{left:96px;bottom:939px;letter-spacing:0.14px;}
#tb_517{left:278px;bottom:939px;letter-spacing:0.08px;word-spacing:-0.95px;}
#tc_517{left:678px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.91px;}
#td_517{left:96px;bottom:918px;letter-spacing:0.1px;word-spacing:-0.42px;}
#te_517{left:96px;bottom:896px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tf_517{left:96px;bottom:875px;letter-spacing:0.13px;word-spacing:-0.52px;}
#tg_517{left:96px;bottom:853px;letter-spacing:0.07px;word-spacing:-0.28px;}
#th_517{left:96px;bottom:818px;letter-spacing:0.23px;}
#ti_517{left:173px;bottom:818px;letter-spacing:0.1px;word-spacing:-0.42px;}
#tj_517{left:96px;bottom:797px;letter-spacing:0.13px;word-spacing:-0.42px;}
#tk_517{left:96px;bottom:775px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tl_517{left:96px;bottom:740px;letter-spacing:0.18px;}
#tm_517{left:363px;bottom:740px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tn_517{left:96px;bottom:719px;letter-spacing:0.13px;word-spacing:-0.4px;}
#to_517{left:96px;bottom:698px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tp_517{left:96px;bottom:658px;letter-spacing:0.11px;}
#tq_517{left:147px;bottom:658px;letter-spacing:0.17px;word-spacing:-0.05px;}
#tr_517{left:96px;bottom:623px;letter-spacing:0.13px;word-spacing:-1.15px;}
#ts_517{left:96px;bottom:601px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tt_517{left:96px;bottom:565px;letter-spacing:-0.22px;word-spacing:0.06px;}
#tu_517{left:480px;bottom:564px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tv_517{left:96px;bottom:543px;letter-spacing:0.1px;word-spacing:-0.42px;}
#tw_517{left:96px;bottom:521px;letter-spacing:0.1px;word-spacing:-0.41px;}
#tx_517{left:96px;bottom:500px;letter-spacing:0.13px;word-spacing:-0.44px;}
#ty_517{left:96px;bottom:464px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tz_517{left:362px;bottom:463px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t10_517{left:96px;bottom:441px;letter-spacing:0.19px;word-spacing:-0.51px;}
#t11_517{left:96px;bottom:420px;letter-spacing:0.13px;word-spacing:-0.42px;}
#t12_517{left:96px;bottom:384px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#t13_517{left:297px;bottom:383px;letter-spacing:0.09px;word-spacing:-0.45px;}
#t14_517{left:96px;bottom:361px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t15_517{left:96px;bottom:325px;letter-spacing:-0.14px;}
#t16_517{left:187px;bottom:325px;}
#t17_517{left:201px;bottom:325px;letter-spacing:-0.09px;}
#t18_517{left:291px;bottom:324px;letter-spacing:0.11px;word-spacing:-0.4px;}
#t19_517{left:96px;bottom:303px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t1a_517{left:96px;bottom:282px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1b_517{left:96px;bottom:246px;letter-spacing:0.12px;word-spacing:-0.54px;}
#t1c_517{left:96px;bottom:225px;letter-spacing:0.13px;word-spacing:-0.33px;}
#t1d_517{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_517{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_517{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_517{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_517{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_517{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_517{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_517{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s8_517{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts517" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg517Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg517" style="-webkit-user-select: none;"><object width="935" height="1210" data="517/517.svg" type="image/svg+xml" id="pdf517" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_517" class="t s1_517">System Resources </span><span id="t2_517" class="t s2_517">62 </span>
<span id="t3_517" class="t s3_517">24593—Rev. 3.41—June 2023 </span><span id="t4_517" class="t s3_517">AMD64 Technology </span>
<span id="t5_517" class="t s4_517">MemEncryptionModeEn. </span><span id="t6_517" class="t s5_517">Bit 23. Setting this bit to 1 enables the SME (Section 7.10 “Secure </span>
<span id="t7_517" class="t s5_517">Memory Encryption,” on page 237) and SEV (Section 15.34 “Secure Encrypted Virtualization,” on </span>
<span id="t8_517" class="t s5_517">page 588) memory encryption features. When cleared, these features are disabled. Once this bit or </span>
<span id="t9_517" class="t s5_517">HostMultiKeyMemEncrModeEn is set to 1, it cannot be changed. </span>
<span id="ta_517" class="t s4_517">SecureNestedPagingEn</span><span id="tb_517" class="t s5_517">. Bit 24. Setting this bit to 1 enables SEV-SNP (Section </span><span id="tc_517" class="t s5_517">15.36 “Secure Nested </span>
<span id="td_517" class="t s5_517">Paging (SEV-SNP),” on page 601). When cleared, this feature is disabled. Once this bit is set to 1, it </span>
<span id="te_517" class="t s5_517">cannot be changed. This bit can only be set if MemEncryptionModeEn is already set or is </span>
<span id="tf_517" class="t s5_517">simultaneously also set to 1. After SecureNestedPagingEn is set to 1, certain MSRs may no longer be </span>
<span id="tg_517" class="t s5_517">written. See Section 15.36.2 “Enabling SEV-SNP,” on page 602 for details. </span>
<span id="th_517" class="t s4_517">VMPLEn</span><span id="ti_517" class="t s5_517">. Bit 25. Setting this bit to 1 enables the VMPL feature (Section 15.36.7 “Virtual Machine </span>
<span id="tj_517" class="t s5_517">Privilege Levels,” on page 606). Software should set this bit to 1 when SecureNestedPagingEn is </span>
<span id="tk_517" class="t s5_517">being set to 1. Once SecureNestedPagingEn is set to 1, VMPLEn cannot be changed. </span>
<span id="tl_517" class="t s4_517">HostMultiKeyMemEncrModeEn. </span><span id="tm_517" class="t s5_517">Bit 26. Setting this bit to 1 enables the SME-MK memory </span>
<span id="tn_517" class="t s5_517">encryption feature (See Section 7.10 “Secure Memory Encryption,” on page 237). When cleared, this </span>
<span id="to_517" class="t s5_517">feature is disabled. Once this bit or MemEncryptionModeEn is set to 1, it cannot be changed. </span>
<span id="tp_517" class="t s6_517">3.2.2 </span><span id="tq_517" class="t s6_517">System-Linkage Registers </span>
<span id="tr_517" class="t s5_517">System-linkage MSRs are used by system software to allow fast control transfers between applications </span>
<span id="ts_517" class="t s5_517">and the operating system. The functions of these registers are: </span>
<span id="tt_517" class="t s7_517">STAR, LSTAR, CSTAR, and SFMASK Registers. </span><span id="tu_517" class="t s5_517">These registers are used to provide mode- </span>
<span id="tv_517" class="t s5_517">dependent linkage information for the SYSCALL and SYSRET instructions. STAR is used in legacy </span>
<span id="tw_517" class="t s5_517">modes, LSTAR in 64-bit mode, and CSTAR in compatibility mode. SFMASK is used by the </span>
<span id="tx_517" class="t s5_517">SYSCALL instruction for RFLAGS in long mode. </span>
<span id="ty_517" class="t s7_517">FS.base and GS.base Registers. </span><span id="tz_517" class="t s5_517">These registers allow 64-bit base-address values to be specified </span>
<span id="t10_517" class="t s5_517">for the FS and GS segments, for use in 64-bit mode. See Section “FS and GS Registers in 64-Bit </span>
<span id="t11_517" class="t s5_517">Mode,” on page 80 for a description of the special treatment the FS and GS segments receive. </span>
<span id="t12_517" class="t s7_517">KernelGSbase Register. </span><span id="t13_517" class="t s5_517">This register is used by the SWAPGS instruction. This instruction </span>
<span id="t14_517" class="t s5_517">exchanges the value located in KernelGSbase with the value located in GS.base. </span>
<span id="t15_517" class="t s7_517">SYSENTER</span><span id="t16_517" class="t s3_517">x </span><span id="t17_517" class="t s7_517">Registers. </span><span id="t18_517" class="t s5_517">The SYSENTER_CS, SYSENTER_ESP, and SYSENTER_EIP registers </span>
<span id="t19_517" class="t s5_517">are used to provide linkage information for the SYSENTER and SYSEXIT instructions. These </span>
<span id="t1a_517" class="t s5_517">instructions are only used in legacy mode. </span>
<span id="t1b_517" class="t s5_517">The system-linkage instructions and their use of MSRs are described in Section 6.1 “Fast System Call </span>
<span id="t1c_517" class="t s5_517">and Return,” on page 173. </span>
<span id="t1d_517" class="t s8_517">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
