$date
	Fri Nov 21 19:14:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module split_module_tb $end
$var wire 8 ! out_counter [7:0] $end
$var wire 1 " out $end
$var parameter 32 # DELAY $end
$var parameter 32 $ WIDTH $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module UUT $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 8 ' out_counter [7:0] $end
$var wire 1 ( out_comp $end
$var wire 1 " out $end
$var parameter 32 ) CONST $end
$var parameter 32 * WIDTH $end
$scope module C1 $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 1 ( en $end
$var parameter 32 + WIDTH $end
$var reg 8 , out [7:0] $end
$upscope $end
$scope module C2 $end
$var wire 8 - in [7:0] $end
$var wire 1 ( result $end
$var parameter 32 . CONST $end
$var parameter 32 / WIDTH $end
$upscope $end
$scope module C3 $end
$var wire 1 ( D $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 /
b1010 .
b1000 +
b1000 *
b1010 )
b1000 $
b1010 #
$end
#0
$dumpvars
bx -
bx ,
x(
bx '
1&
0%
x"
bx !
$end
#5000
0(
b0 !
b0 '
b0 ,
b0 -
0"
1%
#10000
0%
0&
#15000
b1 !
b1 '
b1 ,
b1 -
1%
#20000
0%
#25000
b10 !
b10 '
b10 ,
b10 -
1%
#30000
0%
#35000
b11 !
b11 '
b11 ,
b11 -
1%
#40000
0%
#45000
b100 !
b100 '
b100 ,
b100 -
1%
#50000
0%
#55000
b101 !
b101 '
b101 ,
b101 -
1%
#60000
0%
#65000
b110 !
b110 '
b110 ,
b110 -
1%
#70000
0%
#75000
b111 !
b111 '
b111 ,
b111 -
1%
#80000
0%
#85000
b1000 !
b1000 '
b1000 ,
b1000 -
1%
#90000
0%
#95000
b1001 !
b1001 '
b1001 ,
b1001 -
1%
#100000
0%
#105000
1(
b1010 !
b1010 '
b1010 ,
b1010 -
1%
#110000
0%
1&
#115000
0(
b0 !
b0 '
b0 ,
b0 -
1%
#120000
0%
