(load "circuits/memory.fdl")
(green input data-in)
(green output data-out)
(red input write-address)
(red input read-address)
(part-under-test (fast-memory-start-10-width-5 data-in data-out write-address read-address sig:signal-d sig:signal-w sig:signal-r))
(test-type fixed-latency 1)

(test (((data-in sig:signal-d) (write-address sig:signal-w) (read-address sig:signal-r)) ((data-out sig:signal-d)))
  ((5  0 10) (0))
  ((4  0 11) (0))
  ((3  0 12) (0))
  ((2  0 13) (0))
  ((1  0 14) (0))

  ((1 10 10) (0))
  ((2 11 11) (0))
  ((3 12 12) (0))
  ((4 13 13) (0))
  ((5 14 14) (0))

  ((0  0 10) (1))
  ((0  0 11) (2))
  ((0  0 12) (3))
  ((0  0 13) (4))
  ((0  0 14) (5))

  ((0  0 10) (1))
  ((0 10 10) (1))
  ((0  0 10) (0))
  ((1 10 10) (0))
  ((2 10 10) (1))
  ((3 10 10) (2))
  ((4 10 10) (3))
  ((5 10 10) (4))
  ((0  0 10) (5)))
