<dec f='llvm/llvm/include/llvm/InitializePasses.h' l='410' type='void llvm::initializeVirtRegMapPass(llvm::PassRegistry &amp; )'/>
<use f='llvm/llvm/lib/CodeGen/CodeGen.cpp' l='107' u='c' c='_ZN4llvm17initializeCodeGenERNS_12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='41' macro='1' u='c'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='139' macro='1' u='c'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='573' macro='1' u='c'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='126' u='c' c='_ZN12_GLOBAL__N_112RegAllocPBQPC1EPc'/>
<def f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='60' macro='1' type='void llvm::initializeVirtRegMapPass(llvm::PassRegistry &amp; Registry)'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='220' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='100' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='267' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='76' macro='1' u='c'/>
