{
  "design": {
    "design_info": {
      "boundary_crc": "0xC022AB0EEB042FF1",
      "device": "xc7z020clg484-1",
      "name": "dkong",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "processing_system7_0": "",
      "proc_sys_reset_0": "",
      "clk_wiz_0": "",
      "proc_sys_reset_1": "",
      "mux4_0": "",
      "framedoubler_slow_0": "",
      "demux2_0": "",
      "demux2_1": "",
      "demux2_2": "",
      "demux2_3": "",
      "demux2_4": "",
      "xlconcat_0": "",
      "dkong_system_wrapper_0": "",
      "axi_dma_0": "",
      "smartconnect_0": "",
      "smartconnect_1": "",
      "axi_iic_0": "",
      "I2S_0": "",
      "audio_joiner_0": ""
    },
    "interface_ports": {
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
      },
      "iic_rtl": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      }
    },
    "ports": {
      "DIPSW": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "LD": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "VGA_R": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "VGA_G": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "VGA_B": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "VGA_HS": {
        "direction": "O"
      },
      "VGA_VS": {
        "direction": "O"
      },
      "INMODE": {
        "direction": "I"
      },
      "BTNR": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "BTNL": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "BTNU": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "BTND": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "BTNC": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "SDATA_O": {
        "direction": "O"
      },
      "BCLK_O": {
        "direction": "O"
      },
      "LRCLK_O": {
        "direction": "O"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "dkong_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_EN_DDR": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "EMIO"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "dkong_proc_sys_reset_0_0",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "dkong_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "583.934"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "590.341"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "25.175"
          },
          "CLKOUT2_JITTER": {
            "value": "509.339"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "590.341"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "61.44"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "719.770"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "590.341"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "6.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "726.042"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "590.341"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "5.6448"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "vgaclk"
          },
          "CLK_OUT2_PORT": {
            "value": "coreclk"
          },
          "CLK_OUT3_PORT": {
            "value": "soundclk"
          },
          "CLK_OUT4_PORT": {
            "value": "analogclk"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "54.125"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "26.875"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "11"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "113"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "120"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "8"
          },
          "NUM_OUT_CLKS": {
            "value": "4"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "dkong_proc_sys_reset_1_0",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          }
        }
      },
      "mux4_0": {
        "vlnv": "xilinx.com:module_ref:mux4:1.0",
        "xci_name": "dkong_mux4_0_0",
        "parameters": {
          "WIDTH": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ina": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "inb": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "inc": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ind": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "outy": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "framedoubler_slow_0": {
        "vlnv": "xilinx.com:module_ref:framedoubler_slow:1.0",
        "xci_name": "dkong_framedoubler_slow_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "framedoubler_slow",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in_rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "out_rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "masterclk": {
            "direction": "I"
          },
          "in_pixclk": {
            "direction": "I"
          },
          "in_valid": {
            "direction": "I"
          },
          "in_r": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "in_g": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "in_b": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "out_pixclk": {
            "direction": "I"
          },
          "out_r": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "out_g": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "out_b": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "hsync": {
            "direction": "O"
          },
          "vsync": {
            "direction": "O"
          }
        }
      },
      "demux2_0": {
        "vlnv": "xilinx.com:module_ref:demux2:1.0",
        "xci_name": "dkong_demux2_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "demux2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I"
          },
          "iny": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "outa": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "outb": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "demux2_1": {
        "vlnv": "xilinx.com:module_ref:demux2:1.0",
        "xci_name": "dkong_demux2_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "demux2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I"
          },
          "iny": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "outa": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "outb": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "demux2_2": {
        "vlnv": "xilinx.com:module_ref:demux2:1.0",
        "xci_name": "dkong_demux2_0_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "demux2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I"
          },
          "iny": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "outa": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "outb": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "demux2_3": {
        "vlnv": "xilinx.com:module_ref:demux2:1.0",
        "xci_name": "dkong_demux2_0_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "demux2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I"
          },
          "iny": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "outa": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "outb": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "demux2_4": {
        "vlnv": "xilinx.com:module_ref:demux2:1.0",
        "xci_name": "dkong_demux2_3_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "demux2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I"
          },
          "iny": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "outa": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "outb": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "dkong_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "dkong_system_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:dkong_system_wrapper:1.0",
        "xci_name": "dkong_dkong_system_wrapper_0_0",
        "parameters": {
          "IN0_ENA": {
            "value": "1"
          },
          "IN1_ENA": {
            "value": "1"
          },
          "IN2_ENA": {
            "value": "1"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dkong_system_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "masterclk": {
            "direction": "I"
          },
          "soundclk": {
            "direction": "I"
          },
          "ser_in": {
            "direction": "I"
          },
          "ser_out": {
            "direction": "O"
          },
          "pixelclk": {
            "direction": "O"
          },
          "video_valid": {
            "direction": "O"
          },
          "r_sig": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "g_sig": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "b_sig": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "dac_mute": {
            "direction": "O"
          },
          "dac_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "walk_out": {
            "direction": "O"
          },
          "jump_out": {
            "direction": "O"
          },
          "crash_out": {
            "direction": "O"
          },
          "p1_r": {
            "direction": "I"
          },
          "p1_l": {
            "direction": "I"
          },
          "p1_u": {
            "direction": "I"
          },
          "p1_d": {
            "direction": "I"
          },
          "p1_b1": {
            "direction": "I"
          },
          "p2_r": {
            "direction": "I"
          },
          "p2_l": {
            "direction": "I"
          },
          "p2_u": {
            "direction": "I"
          },
          "p2_d": {
            "direction": "I"
          },
          "p2_b1": {
            "direction": "I"
          },
          "p1_sw": {
            "direction": "I"
          },
          "p2_sw": {
            "direction": "I"
          },
          "coin_sw": {
            "direction": "I"
          },
          "debug_wait": {
            "direction": "I"
          },
          "debug_ahi": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "debug_alo": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "debug_dmaster": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "debug_dslave": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "debug_cpu_sig": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "debug_enables": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "axi_dma_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "dkong_axi_dma_0_0",
        "parameters": {
          "c_include_s2mm": {
            "value": "0"
          },
          "c_include_sg": {
            "value": "0"
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "dkong_smartconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "smartconnect_1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "dkong_smartconnect_1_0",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "dkong_axi_iic_0_0"
      },
      "I2S_0": {
        "vlnv": "xilinx.com:module_ref:I2S:1.0",
        "xci_name": "dkong_I2S_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "I2S",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "interface_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "TDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "TLAST",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "TVALID",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "TREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "ARESETn": {
            "type": "rst",
            "direction": "I"
          },
          "MCLK": {
            "direction": "I"
          },
          "LRCLK": {
            "direction": "O"
          },
          "SCLK": {
            "direction": "O"
          },
          "SD": {
            "direction": "O"
          }
        }
      },
      "audio_joiner_0": {
        "vlnv": "xilinx.com:module_ref:audio_joiner:1.0",
        "xci_name": "dkong_audio_joiner_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "audio_joiner",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "M_TDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "M_TLAST",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "M_TVALID",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "M_TREADY",
                "direction": "I"
              }
            }
          },
          "S": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "S_TDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "S_TLAST",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "S_TVALID",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "S_TREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "axi_clk": {
            "type": "clk",
            "direction": "I"
          },
          "audio_1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "mclk": {
            "direction": "I"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "smartconnect_0/S00_AXI",
          "processing_system7_0/M_AXI_GP0"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "smartconnect_0/M01_AXI",
          "axi_iic_0/S_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "axi_dma_0/S_AXI_LITE"
        ]
      },
      "axi_dma_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXI_MM2S",
          "smartconnect_1/S00_AXI"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "iic_rtl",
          "axi_iic_0/IIC"
        ]
      },
      "smartconnect_1_M00_AXI": {
        "interface_ports": [
          "smartconnect_1/M00_AXI",
          "processing_system7_0/S_AXI_HP0"
        ]
      },
      "axi_dma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "audio_joiner_0/S",
          "axi_dma_0/M_AXIS_MM2S"
        ]
      },
      "audio_joiner_0_M": {
        "interface_ports": [
          "I2S_0/interface_axis",
          "audio_joiner_0/M"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "proc_sys_reset_0/ext_reset_in",
          "proc_sys_reset_1/ext_reset_in"
        ]
      },
      "sel_0_1": {
        "ports": [
          "DIPSW",
          "mux4_0/sel"
        ]
      },
      "mux4_0_outy": {
        "ports": [
          "mux4_0/outy",
          "LD"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "framedoubler_slow_0/in_rst_n",
          "dkong_system_wrapper_0/rst_n",
          "axi_dma_0/axi_resetn",
          "axi_iic_0/s_axi_aresetn",
          "I2S_0/ARESETn"
        ]
      },
      "dkong_system_wrapper_0_debug_alo": {
        "ports": [
          "dkong_system_wrapper_0/debug_alo",
          "mux4_0/ina"
        ]
      },
      "dkong_system_wrapper_0_debug_ahi": {
        "ports": [
          "dkong_system_wrapper_0/debug_ahi",
          "mux4_0/inb"
        ]
      },
      "dkong_system_wrapper_0_debug_cpu_sig": {
        "ports": [
          "dkong_system_wrapper_0/debug_cpu_sig",
          "mux4_0/ind"
        ]
      },
      "dkong_system_wrapper_0_ser_out": {
        "ports": [
          "dkong_system_wrapper_0/ser_out",
          "processing_system7_0/UART0_RX"
        ]
      },
      "processing_system7_0_UART0_TX": {
        "ports": [
          "processing_system7_0/UART0_TX",
          "dkong_system_wrapper_0/ser_in"
        ]
      },
      "clk_wiz_0_vgaclk": {
        "ports": [
          "clk_wiz_0/vgaclk",
          "proc_sys_reset_1/slowest_sync_clk",
          "framedoubler_slow_0/out_pixclk"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "clk_wiz_0/clk_in1",
          "smartconnect_0/aclk",
          "axi_dma_0/m_axi_mm2s_aclk",
          "axi_dma_0/s_axi_lite_aclk",
          "smartconnect_1/aclk",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "axi_iic_0/s_axi_aclk",
          "I2S_0/ACLK",
          "audio_joiner_0/axi_clk"
        ]
      },
      "clk_wiz_0_coreclk": {
        "ports": [
          "clk_wiz_0/coreclk",
          "proc_sys_reset_0/slowest_sync_clk",
          "framedoubler_slow_0/masterclk",
          "dkong_system_wrapper_0/masterclk"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "framedoubler_slow_0/out_rst_n"
        ]
      },
      "dkong_system_wrapper_0_b_sig": {
        "ports": [
          "dkong_system_wrapper_0/b_sig",
          "framedoubler_slow_0/in_b"
        ]
      },
      "dkong_system_wrapper_0_g_sig": {
        "ports": [
          "dkong_system_wrapper_0/g_sig",
          "framedoubler_slow_0/in_g"
        ]
      },
      "dkong_system_wrapper_0_r_sig": {
        "ports": [
          "dkong_system_wrapper_0/r_sig",
          "framedoubler_slow_0/in_r"
        ]
      },
      "dkong_system_wrapper_0_video_valid": {
        "ports": [
          "dkong_system_wrapper_0/video_valid",
          "framedoubler_slow_0/in_valid"
        ]
      },
      "dkong_system_wrapper_0_pixelclk": {
        "ports": [
          "dkong_system_wrapper_0/pixelclk",
          "framedoubler_slow_0/in_pixclk"
        ]
      },
      "framedoubler_slow_0_out_r": {
        "ports": [
          "framedoubler_slow_0/out_r",
          "VGA_R"
        ]
      },
      "framedoubler_slow_0_out_g": {
        "ports": [
          "framedoubler_slow_0/out_g",
          "VGA_G"
        ]
      },
      "framedoubler_slow_0_out_b": {
        "ports": [
          "framedoubler_slow_0/out_b",
          "VGA_B"
        ]
      },
      "framedoubler_slow_0_hsync": {
        "ports": [
          "framedoubler_slow_0/hsync",
          "VGA_HS"
        ]
      },
      "framedoubler_slow_0_vsync": {
        "ports": [
          "framedoubler_slow_0/vsync",
          "VGA_VS"
        ]
      },
      "sel_0_2": {
        "ports": [
          "INMODE",
          "demux2_0/sel",
          "demux2_1/sel",
          "demux2_2/sel",
          "demux2_3/sel",
          "demux2_4/sel"
        ]
      },
      "in_0_1": {
        "ports": [
          "BTNR",
          "demux2_0/iny"
        ]
      },
      "in_1_1": {
        "ports": [
          "BTNL",
          "demux2_1/iny"
        ]
      },
      "in_2_1": {
        "ports": [
          "BTNU",
          "demux2_2/iny"
        ]
      },
      "in_3_1": {
        "ports": [
          "BTND",
          "demux2_3/iny"
        ]
      },
      "in_4_1": {
        "ports": [
          "BTNC",
          "demux2_4/iny"
        ]
      },
      "demux2_0_outa": {
        "ports": [
          "demux2_0/outa",
          "dkong_system_wrapper_0/p1_r"
        ]
      },
      "demux2_1_outa": {
        "ports": [
          "demux2_1/outa",
          "dkong_system_wrapper_0/p1_l"
        ]
      },
      "demux2_2_outa": {
        "ports": [
          "demux2_2/outa",
          "dkong_system_wrapper_0/p1_u"
        ]
      },
      "demux2_3_outa": {
        "ports": [
          "demux2_3/outa",
          "dkong_system_wrapper_0/p1_d"
        ]
      },
      "demux2_4_outa": {
        "ports": [
          "demux2_4/outa",
          "dkong_system_wrapper_0/p1_b1"
        ]
      },
      "demux2_0_outb": {
        "ports": [
          "demux2_0/outb",
          "proc_sys_reset_0/aux_reset_in"
        ]
      },
      "demux2_2_outb": {
        "ports": [
          "demux2_2/outb",
          "proc_sys_reset_1/aux_reset_in"
        ]
      },
      "demux2_1_outb": {
        "ports": [
          "demux2_1/outb",
          "dkong_system_wrapper_0/p1_sw"
        ]
      },
      "demux2_4_outb": {
        "ports": [
          "demux2_4/outb",
          "dkong_system_wrapper_0/p2_sw"
        ]
      },
      "demux2_3_outb": {
        "ports": [
          "demux2_3/outb",
          "dkong_system_wrapper_0/coin_sw"
        ]
      },
      "dkong_system_wrapper_0_dac_out": {
        "ports": [
          "dkong_system_wrapper_0/dac_out",
          "mux4_0/inc",
          "audio_joiner_0/audio_1"
        ]
      },
      "clk_wiz_0_soundclk": {
        "ports": [
          "clk_wiz_0/soundclk",
          "dkong_system_wrapper_0/soundclk"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "dkong_system_wrapper_0_walk_out": {
        "ports": [
          "dkong_system_wrapper_0/walk_out",
          "xlconcat_0/In0"
        ]
      },
      "dkong_system_wrapper_0_jump_out": {
        "ports": [
          "dkong_system_wrapper_0/jump_out",
          "xlconcat_0/In1"
        ]
      },
      "dkong_system_wrapper_0_crash_out": {
        "ports": [
          "dkong_system_wrapper_0/crash_out",
          "xlconcat_0/In2"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "smartconnect_0/aresetn",
          "smartconnect_1/aresetn"
        ]
      },
      "I2S_0_SD": {
        "ports": [
          "I2S_0/SD",
          "SDATA_O"
        ]
      },
      "I2S_0_SCLK": {
        "ports": [
          "I2S_0/SCLK",
          "BCLK_O"
        ]
      },
      "I2S_0_LRCLK": {
        "ports": [
          "I2S_0/LRCLK",
          "LRCLK_O"
        ]
      },
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "axi_iic_0/iic2intc_irpt",
          "xlconcat_0/In3"
        ]
      },
      "clk_wiz_0_analogclk": {
        "ports": [
          "clk_wiz_0/analogclk",
          "I2S_0/MCLK",
          "audio_joiner_0/mclk"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x41600000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_LOW_OCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_LOW_OCM",
                "offset": "0x00000000",
                "range": "256K"
              }
            }
          }
        }
      }
    }
  }
}