|VGA
VS <= vga_sync_1080:inst.vs
CLOCK_50 => PLL150:inst3.inclk0
HS <= vga_sync_1080:inst.hs
RED <= code_table_1080:inst4.r
GREEN <= code_table_1080:inst4.g
BLUE <= code_table_1080:inst4.b
LED[0] <= vga_sync_1080:inst.frames[0]
LED[1] <= vga_sync_1080:inst.frames[1]
LED[2] <= vga_sync_1080:inst.frames[2]
LED[3] <= vga_sync_1080:inst.frames[3]
LED[4] <= vga_sync_1080:inst.frames[4]
LED[5] <= vga_sync_1080:inst.frames[5]
LED[6] <= vga_sync_1080:inst.frames[6]
LED[7] <= vga_sync_1080:inst.frames[7]


|VGA|vga_sync_1080:inst
CLOCK200 => x[0]~reg0.CLK
CLOCK200 => x[1]~reg0.CLK
CLOCK200 => x[2]~reg0.CLK
CLOCK200 => x[3]~reg0.CLK
CLOCK200 => x[4]~reg0.CLK
CLOCK200 => x[5]~reg0.CLK
CLOCK200 => x[6]~reg0.CLK
CLOCK200 => x[7]~reg0.CLK
CLOCK200 => x[8]~reg0.CLK
CLOCK200 => x[9]~reg0.CLK
CLOCK200 => x[10]~reg0.CLK
CLOCK200 => x[11]~reg0.CLK
CLOCK200 => frames[0]~reg0.CLK
CLOCK200 => frames[1]~reg0.CLK
CLOCK200 => frames[2]~reg0.CLK
CLOCK200 => frames[3]~reg0.CLK
CLOCK200 => frames[4]~reg0.CLK
CLOCK200 => frames[5]~reg0.CLK
CLOCK200 => frames[6]~reg0.CLK
CLOCK200 => frames[7]~reg0.CLK
CLOCK200 => y[0]~reg0.CLK
CLOCK200 => y[1]~reg0.CLK
CLOCK200 => y[2]~reg0.CLK
CLOCK200 => y[3]~reg0.CLK
CLOCK200 => y[4]~reg0.CLK
CLOCK200 => y[5]~reg0.CLK
CLOCK200 => y[6]~reg0.CLK
CLOCK200 => y[7]~reg0.CLK
CLOCK200 => y[8]~reg0.CLK
CLOCK200 => y[9]~reg0.CLK
CLOCK200 => y[10]~reg0.CLK
CLOCK200 => xi[0].CLK
CLOCK200 => xi[1].CLK
CLOCK200 => xi[2].CLK
CLOCK200 => xi[3].CLK
CLOCK200 => xi[4].CLK
CLOCK200 => xi[5].CLK
CLOCK200 => xi[6].CLK
CLOCK200 => xi[7].CLK
CLOCK200 => xi[8].CLK
CLOCK200 => xi[9].CLK
CLOCK200 => xi[10].CLK
CLOCK200 => xi[11].CLK
vs <= vs.DB_MAX_OUTPUT_PORT_TYPE
hs <= hs.DB_MAX_OUTPUT_PORT_TYPE
frames[0] <= frames[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frames[1] <= frames[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frames[2] <= frames[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frames[3] <= frames[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frames[4] <= frames[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frames[5] <= frames[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frames[6] <= frames[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frames[7] <= frames[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
visible <= visible.DB_MAX_OUTPUT_PORT_TYPE


|VGA|PLL150:inst3
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|VGA|PLL150:inst3|altpll:altpll_component
inclk[0] => PLL150_altpll:auto_generated.inclk[0]
inclk[1] => PLL150_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|VGA|PLL150:inst3|altpll:altpll_component|PLL150_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|VGA|code_table_1080:inst4
r <= inst5.DB_MAX_OUTPUT_PORT_TYPE
clock => ROM1:inst.clock
x[0] => con3:inst1.in[0]
x[1] => con3:inst1.in[1]
x[2] => con3:inst1.in[2]
x[3] => con4:inst3.in[0]
x[4] => con4:inst3.in[1]
x[5] => con4:inst3.in[2]
x[6] => con4:inst3.in[3]
x[7] => ~NO_FANOUT~
x[8] => ~NO_FANOUT~
x[9] => ~NO_FANOUT~
x[10] => ~NO_FANOUT~
x[11] => ~NO_FANOUT~
y[0] => con3:inst2.in[0]
y[1] => con3:inst2.in[1]
y[2] => con3:inst2.in[2]
y[3] => con4:inst4.in[0]
y[4] => con4:inst4.in[1]
y[5] => con4:inst4.in[2]
y[6] => con4:inst4.in[3]
y[7] => ~NO_FANOUT~
y[8] => ~NO_FANOUT~
y[9] => ~NO_FANOUT~
y[10] => ~NO_FANOUT~
visible => inst5.IN1
g <= inst5.DB_MAX_OUTPUT_PORT_TYPE
b <= inst5.DB_MAX_OUTPUT_PORT_TYPE
frames[0] => ~NO_FANOUT~
frames[1] => ~NO_FANOUT~
frames[2] => ~NO_FANOUT~
frames[3] => ~NO_FANOUT~
frames[4] => ~NO_FANOUT~
frames[5] => ~NO_FANOUT~
frames[6] => ~NO_FANOUT~
frames[7] => ~NO_FANOUT~


|VGA|code_table_1080:inst4|ROM1:inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|VGA|code_table_1080:inst4|ROM1:inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_a591:auto_generated.address_a[0]
address_a[1] => altsyncram_a591:auto_generated.address_a[1]
address_a[2] => altsyncram_a591:auto_generated.address_a[2]
address_a[3] => altsyncram_a591:auto_generated.address_a[3]
address_a[4] => altsyncram_a591:auto_generated.address_a[4]
address_a[5] => altsyncram_a591:auto_generated.address_a[5]
address_a[6] => altsyncram_a591:auto_generated.address_a[6]
address_a[7] => altsyncram_a591:auto_generated.address_a[7]
address_a[8] => altsyncram_a591:auto_generated.address_a[8]
address_a[9] => altsyncram_a591:auto_generated.address_a[9]
address_a[10] => altsyncram_a591:auto_generated.address_a[10]
address_a[11] => altsyncram_a591:auto_generated.address_a[11]
address_a[12] => altsyncram_a591:auto_generated.address_a[12]
address_a[13] => altsyncram_a591:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a591:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a591:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA|code_table_1080:inst4|ROM1:inst|altsyncram:altsyncram_component|altsyncram_a591:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_smb:mux2.result[0]


|VGA|code_table_1080:inst4|ROM1:inst|altsyncram:altsyncram_component|altsyncram_a591:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|VGA|code_table_1080:inst4|ROM1:inst|altsyncram:altsyncram_component|altsyncram_a591:auto_generated|mux_smb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|VGA|code_table_1080:inst4|con4:inst3
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE


|VGA|code_table_1080:inst4|con3:inst2
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE


|VGA|code_table_1080:inst4|con4:inst4
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE


|VGA|code_table_1080:inst4|con3:inst1
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE


