<p><span style="font-size: 24.0px;"><strong><br/></strong></span></p><p><span style="font-size: 24.0px;"><strong>module_name:</strong></span></p><p><span style="font-size: 24.0px;">atui_axi</span></p><p><strong style="font-size: 24.0px;">parameters</strong></p><div class="wiki-content"><h2 id="HW-CTFatui_axi-java_script:"><strong>java_script:</strong></h2><p><strong>// Top Level Parameters</strong></p><p>assertOn: &lt;true or false&gt;, // Enable SytemVerilog Assertions</p><p>nodeId: &lt;0 ...&gt; , // Node ID of the ATU</p><p>maxPduSize: &lt;4,8,16, ... 4096&gt; , // Maximum Data Size for a packet in bytes.</p><p>numPri: &lt;1,2, ...&gt;, // Number of Priorities used by the ATU</p><p>maxOutWr: &lt;0,1,2,4,8, ..., 512&gt; , // Maximum Number of Outstanding Write Transactions-</p><p>maxOutRd:  &lt;0,1,2,4,8, ..., 512&gt; ,  // Maximum Number of Outstanding Read Transactions</p><p>maxOutTotal: &lt;1,2,4,8, ..., 512&gt; , // Maximum Number of Outstanding Total Transactions</p><p><strong>// Native Parameters</strong></p><p>nativeType: &lt;&quot;axi3&quot;,&quot;axi4&quot;&gt;, // The AXI Native Type. Can be &quot;axi3&quot; or &quot;axi4&quot;</p><p>wrEn: &lt;true or false&gt;,  // Enable/Disable the AXI Write Path</p><p>rdEn: &lt;true or false&gt;,  // Enable/Disable the AXI Read Path</p><p><strong>// Timing Parameters</strong></p><p>axiPipeR: &lt;0,1,2&gt; , // Amount of Pipe Levels on Specific Path</p><p>axiPipeB: &lt;0,1,2&gt; , // Amount of Pipe Levels on Specific Path</p><p>axiPipeW: &lt;0,1,2&gt; , // Amount of Pipe Levels on Specific Path</p><p>axiPipeAW: &lt;0,1,2&gt; , // Amount of Pipe Levels on Specific Path</p><p>axiPipeAR: &lt;0,1,2&gt; , // Amount of Pipe Levels on Specific Path</p><p>pipeLevelRob: &lt;0,1,2&gt; , // Amount of Pipe Levels on Specific Path</p><p>pipeLevelSmi: &lt;0,1,2&gt; , // Amount of Pipe Levels on Specific Path</p><p>pipeLevelAtp: &lt;0,1,2&gt; , // Amount of Pipe Levels on Specific Path</p><p>pipeLevelPam: &lt;0,1,...&gt; ,  // Amount of Pipe Levels on Specific Path</p><p>ctlPipeReq: &lt;0,1,2&gt; , // Amount of Pipe Levels on Specific Path</p><p>ctlPipeResp: &lt;0,1,2&gt; , // Amount of Pipe Levels on Specific Path</p><p>ctlPipeCtxt: &lt;0,1,...&gt; ,  // Amount of Pipe Levels on Specific Path</p><p><strong>// Arbitration Parameters</strong></p><p>pktArbType: &lt;&quot;arb_rr2&quot;,&quot;arb_wrr_rr1&quot;,&quot;arb_wrr_rr2&quot;,&quot;arb_pri_rr1&quot;,&quot;arb_pri_rr2&quot;,&quot;arb_fifo&quot;&gt;, // Arbitration types between VCs inside the packetizer.</p><p>pktArbWeights: [int, int, ...], // The length of the array in numVC. Each int has to be 1 or greater. // Weights of the VCs inside the packetizer.</p><p>depktArbType: &lt;arb_rr2,arb_wrr_rr1,arb_wrr_rr2,arb_pri_rr1,arb_pri_rr2,arb_fifo&gt;,   // Arbitration types between VCs inside the depacketizer.</p><p>depktArbWeights:  [int, int, ...], // The length of the array in numVC. Each int has to be 1 or greater. // Weights of the VCs inside the depacketizer.</p><p>-ctlArbType: {</p><p>    master : &lt;&quot;arb_rr2&quot;,&quot;arb_wrr_rr1&quot;, ...&gt;</p><p>    vcs : [ &quot;string&quot;, &quot;string&quot; , ... ]  // Each String is an arb type</p><p>} // The arbiter types of the master and VC arbs for the queues inside the Common Layer</p><p>ctlArbWeights: {</p><p>    master : &lt;1,2,3, ...&gt;</p><p>    vcs : [int, int, , ... ]  // Each String is an arb type</p><p>} // The arbiter weights of the master and VC arbs for the queues inside the Common Layer</p><p>mstrArbLock: &lt;true or false&gt; , // Indicates whether the arbiters will lock on a VC. </p><p>lckStyleVld: &lt;true or false&gt; ,  // Indicates whether the arbiters will lock on valid.</p><p><strong>// Protection Parameters</strong></p><p>ctlProtectionScheme: &lt;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170235/protectionScheme" data-linked-resource-id="16170235" data-linked-resource-version="9" data-linked-resource-type="page">protectionScheme</a>&gt; ,  // Describes how the Common Layer Interface is Protected</p><p>stateProtectionStyle: &lt;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169044/protectionStyle" data-linked-resource-id="16169044" data-linked-resource-version="15" data-linked-resource-type="page">protectionStyle</a>&gt; , // Describes how the flops are protected.</p><p>registerProtectionStyle: &lt;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169044/protectionStyle" data-linked-resource-id="16169044" data-linked-resource-version="15" data-linked-resource-type="page">protectionStyle</a>&gt; , // Describes how the registers are protected.</p><p>memoryProtectionStyle: &lt;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169044/protectionStyle" data-linked-resource-id="16169044" data-linked-resource-version="15" data-linked-resource-type="page">protectionStyle</a>&gt; , // Describes how the memories are protected.</p><p><strong>// User Field Parameters: </strong></p><p>nativeToCommon: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161723/HW-CTF+Generic+Assignment+Proposal" data-linked-resource-id="16161723" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF Generic Assignment Proposal</a></p><p>commonToNative: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161723/HW-CTF+Generic+Assignment+Proposal" data-linked-resource-id="16161723" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF Generic Assignment Proposal</a></p><p><strong>// Common Layer Parameters:</strong></p><p><strong>// See <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161575/HW-CTF+Common+Transaction+Layer+Microarchitecture+Specification" data-linked-resource-id="16161575" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF Common Transaction Layer Microarchitecture Specification</a> for more detailed descriptions<br/></strong></p><p>enBufWrite:  &lt;true or false&gt;,</p><p>enSplitting: &lt;true or false&gt;,</p><p>fixedSupported: &lt;true or false&gt;,</p><p>incrSupported: &lt;true or false&gt;,-</p><p>wrapSupported: &lt;true or false&gt;,</p><p>narrowSupported: &lt;true or false&gt;,</p><p>readInterleaveSupported: &lt;true or false&gt;,</p><p>widthAdaptionSupported: &lt;true or false&gt;,</p><p>atomicsSupported: &lt;true or false&gt;,</p><p>idCompMask: [&lt;0 or 1&gt;, &lt;0 or 1&gt;,  ...],</p><p>queueMap: [&quot;string&quot;, &quot;string&quot; ...] ,</p><p>queueDepth: &lt;int&gt;,</p><p>queuePriMap: [int, int int, ...] ,</p><p>queueSecPriMap: [int, int int, ...] ,</p><p>vcMap: [int, int int, ...] ,</p><p>qosMapMode: &lt;int&gt;,</p><p><strong>// Credit Manager Parameters</strong></p><p>crdMngrEn: &lt;true or false&gt;,</p><p>wCrdMngrReqCnt:  [int, int int, ...] ,</p><p>wCrdMngrDataCnt: [int, int int, ...] ,</p><p>crdDataUnit: &lt;int&gt;,</p><p>wCrdMngrType:  [int, int int, ...] ,</p><p><strong>// Rate Limiter Parameters</strong></p><p>rateLmtEn:  &lt;true or false&gt;,</p><p>rateLmtUseExternalValues:  &lt;true or false&gt;,</p><p>rateLmtRefCntGlobal: &lt;int&gt;,</p><p>rateLmtRefCntQueue_p:  [int, int int, ...] ,</p><p>rateLmtRefCntQueue_s:  [int, int int, ...] ,</p><p>refreshAmtGlobal: &lt;int&gt;,</p><p>refreshAmtQueue_p: [int, int int, ...] ,</p><p>refreshAmtQueue_s: [int, int int, ...] ,</p><p>rateLmtBktGlobal: &lt;int&gt;,</p><p>rateLmtBktQueue_p: [int, int int, ...] ,</p><p>rateLmtBktQueue_s: [int, int int, ...] ,</p><p><strong>// PAM Table Parameters</strong></p><p>*modeUserBits: &quot;string&quot;, //  User bits that select mode. </p><p>pamMode: [int, int int, ...] ,</p><p>pamTid: [int, int int, ...] ,</p><p>pamRoute: [&quot;string&quot;, &quot;string&quot;, &quot;string&quot; ...] ,</p><p>pamBaseAddr: [&quot;string&quot;, &quot;string&quot;, &quot;string&quot; ...] ,</p><p>pamBaseMask: [&quot;string&quot;, &quot;string&quot;, &quot;string&quot; ...] ,</p><p>pamSz: [int, int int, ...] ,</p><p>pamMapBase: [&quot;string&quot;, &quot;string&quot;, &quot;string&quot; ...] ,</p><p>pamRW: [int, int int, ...] ,</p><p>pamStrp:  [int, int int, ...] ,</p><p>pamStrpGrpNum:  [int, int int, ...] ,</p><p>pamTargWidth:  [int, int int, ...] ,</p><p>pamTargMaxBurst:  [int, int int, ...] ,</p><p>pamTargSplitWrap:  [bool, bool, bool, ...],</p><p>pamTargReadInterleave:  [bool, bool, bool, ...],</p><p>pamTargBoundary:  [int, int int, ...] ,</p><p>  &quot;pamTargDomain&quot; : [</p><p>                                  { hash : [int, int, ... ] },</p><p>                                   ....</p><p>                              ], </p><p>*pamMulti: [bool, bool, bool, ...],</p><p>*pamMultLabel: [int,int,int, ...],</p><p>*pamMultiUser: [bool, bool, bool, ...],</p><p>*pamMultiLabelUserBits: &quot;string&quot;,</p><p>*pamMultiMaskUserBits: &quot;string&quot;,</p><p>nStrpTarg: int, </p><p>strpFunc:  [int, int int, ...] ,</p><p>strpFuncHash:  </p><p>                              [</p><p>                                  { hash : [int, int, ... ] },</p><p>                                   ....</p><p>                              ],</p><p>strpSz:  [int, int int, ...] ,</p><p>strpMap:  [int, int int, ...] ,</p><p>strpGrpTables: {  </p><p>   strpGrpTargId: [int, int int, ...] ,</p><p>   strpGrpMapBase: [int, int int, ...] ,</p><p>   strpGrpRoute: [int, int int, ...] ,</p><p>}</p><p>MemoryGeneration: [</p><p>{<br/>          &quot;rtlPrefixString&quot;: &quot;a_string&quot;, //  must match corresponding generic interface name. </p><p>          &quot;interfaceObjType: &quot;a_string&quot; // Used to match memory to genericInterface (rob0, rob1, ...), (Only &quot;rob0_0&quot;,&quot;rob0_1&quot; supported)</p><p>          &quot;nMemDataRatio&quot; : integer, // Ratio of data widths between the external and internal memory</p><p>          &quot;nMemLatency&quot; : integer, // latency of the connected memory.</p><p>          &quot;nMemCycles&quot; : integer, // Clock cycles required for memory to complete operation</p><p>          &quot;fnMemPorts&quot; :  integer, // Is fixed to 1 for R1</p><p>          &quot;fnMemType&quot; : &quot;a_string&quot;, // Flops, SRAM, or CLOG SRAM</p><p>          &quot;useMemWrBitEn&quot; : boolean, // Is fixed to false for R1</p><p>          &quot;useMemExternal&quot; : boolean// Is fixed to false for R1</p><p> }</p><p>]</p><p><strong>// Timeout Parameters</strong></p><p>timeoutErrChk: &lt;int&gt;,</p><p>timeoutErrCount: &lt;int&gt;,</p><p>*timeoutUseExternalValue: 0 or 1, // 0 use timeoutErrCount, 1 use a configurable value</p><p><strong>// Interfaces</strong></p><p>interfaces: {</p><p>    clkInterface: { name: &quot;a_string&quot;, params: {}, direction: &quot;slave&quot;, interface: &quot;InterfaceCLK&quot;},</p><p>    clkMem: [</p><p>                     { name: &quot;a_string&quot;, params: {}, direction: &quot;slave&quot;, interfaceObjType: &quot;a_string&quot;, //matches the interfaceObjType in MemoryGeneration (rob0, rob1, ...), interface: &quot;InterfaceCLK&quot;},</p><p>                   ]</p><p>    *intInterface :{</p><p>         &quot;name&quot; : &quot;a_string&quot;, </p><p>         &quot;params&quot; : {width : 2},</p><p>         &quot;direction&quot; : &quot;master&quot;, </p><p>         &quot;interface&quot; : &quot;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160508/InterfaceINT" data-linked-resource-id="16160508" data-linked-resource-version="3" data-linked-resource-type="page">InterfaceINT</a>&quot;<br/>  },</p><p>   *apbInterface: { </p><p>        name: &quot;a_string&quot;,</p><p>        params: { file_path: a string containing the full path of the JSON file specifying all the parameters of the interface },</p><p>        direction: &quot;slave&quot;,</p><p>        interface: &quot;InterfaceAPB&quot;</p><p>    },</p><p>   domainInterfaces: [{ </p><p>        name: &quot;domain_0_&quot;,</p><p>        params: {</p><p>           wOut : 0,</p><p>           wIn : 1</p><p>        },</p><p>        direction: &quot;master&quot;, </p><p>        interface: &quot;InterfaceGeneric&quot;</p><p>    }, ... ] // Array has a depth of number_of_domains</p><p>   *modeInterface: { </p><p>        name: &quot;a_string&quot;,</p><p>        params: {</p><p>           wOut : 0,</p><p>           wIn : wMode</p><p>        },</p><p>        direction: &quot;slave&quot;,</p><p>        interface: &quot;InterfaceGeneric&quot;</p><p>    },</p><p>   *statsInterface: An array of interfaces of type <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169167/InterfaceEvt" data-linked-resource-id="16169167" data-linked-resource-version="7" data-linked-resource-type="page">InterfaceEvt</a>. The length of the array = 2*maxOutTotal.<br/>   [<br/>      { </p><p>        name: &quot;a_string&quot;,</p><p>        params: { &quot;width&quot;: 1 },</p><p>        direction: &quot;master&quot;,</p><p>        interface: &quot;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169167/InterfaceEvt" data-linked-resource-id="16169167" data-linked-resource-version="7" data-linked-resource-type="page">InterfaceEvt</a>&quot;</p><p>      },</p><p>      {</p><p>      },<br/>      .<br/>      .<br/>      .</p><p>    ]</p><p>   *pmaControlInterface: { </p><p>        name: &quot;a_string&quot;,</p><p>        params: { },</p><p>        direction: &quot;slave&quot;,</p><p>        interface: &quot;InterfacePMAControl&quot;</p><p>    },</p><p>    axiInterface: { </p><p>        name: &quot;a_string&quot;,</p><p>        params: { file_path: a string containing the full path of the JSON file specifying all the parameters of the interface },</p><p>        direction: &quot;slave&quot;,</p><p>        interface: &quot;InterfaceAXI&quot;</p><p>    },</p><p>    &quot;genericIoMem&quot; : [ </p><p>                {<br/>                    name: &quot;a_string&quot;, // The name of the memory module is derived from the name of the generic interface</p><p>                    params: {interface parameters}, </p><p>                    interfaceObjType: &quot;a_string&quot;, //matches the interfaceObjType in MemoryGeneration (rob0, rob1, ...) (Only &quot;rob0_0&quot;,&quot;rob0_1&quot; supported)</p><p>                    direction: &quot;slave&quot;, </p><p>                    _SKIP_: boolean // true means interface is removed, false means interface is instanced</p><p>                    interface: &quot;InterfaceGeneric&quot;</p><p>                   }</p><p>    ],</p><p>    atpReqInterface: {</p><p>        name: &quot;a_string&quot;    </p><p>        params: { file_path: a string containing the full path of the JSON file specifying all the parameters of the interface },</p><p>        direction: &quot;master&quot;,</p><p>        interface: &quot;InterfaceATP&quot;,</p><p>        pktDef: { params : { ATP Packet Params }, packet: &quot;a_string specifying the packet definition&quot; }</p><p>    },</p><p>    atpRespInterface: {</p><p>        name: &quot;a_string&quot;    </p><p>        params: { file_path: a string containing the full path of the JSON file specifying all the parameters of the interface },</p><p>        direction: &quot;slave&quot;,</p><p>        interface: &quot;InterfaceATP&quot;,</p><p>        pktDef: { params : { ATP Packet Params }, packet: &quot;a_string specifying the packet definition&quot; }</p><p>    }</p><p>}</p><p><br/></p></div><div class="wiki-content"><h2 id="HW-CTFatui_axi-verilog:">verilog:</h2><div class="wiki-content">none.</div><h2 id="HW-CTFatui_axi-ModulesUsed">Modules Used</h2><p><strong><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157086/HW-CTF+axi_init" data-linked-resource-id="16157086" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF axi_init</a></strong></p><p><strong><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157105/HW-CTF+atui_ctl" data-linked-resource-id="16157105" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF atui_ctl</a></strong></p><p><strong><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16156621/HW-CTF+vc_smi_pkt" data-linked-resource-id="16156621" data-linked-resource-version="2" data-linked-resource-type="page">HW-CTF vc_smi_pkt</a></strong></p><p><strong><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16156619/HW-CTF+vc_smi_depkt" data-linked-resource-id="16156619" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF vc_smi_depkt</a></strong></p><h2 id="HW-CTFatui_axi-Description">Description</h2></div>