<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/mc/registers.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>registers.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><script defer src="../../../main.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../libtegra/index.html"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
</pre><pre class="rust"><code><span class="doccomment">//! Abstractions over the Memory Controller registers of the Tegra X1.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! See Chapter 18.11 in the Tegra X1 Technical Reference Manual</span>
<span class="doccomment">//! for details.</span>

<span class="kw">use</span> <span class="ident">tock_registers</span>::{<span class="ident">register_structs</span>, <span class="ident">registers</span>::<span class="kw-2">*</span>};

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::memory_map::MC</span>;

<span class="doccomment">/// A pointer to the MC register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REGISTERS</span>: <span class="kw-2">*const</span> <span class="ident">Registers</span> <span class="op">=</span> <span class="ident">MC</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">Registers</span>;

<span class="macro">register_structs!</span> {
    <span class="doccomment">/// Representation of the Memory Controller registers.</span>
    <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">non_snake_case</span>)]</span>
    <span class="kw">pub</span> <span class="ident">Registers</span> {
        (<span class="number">0x0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_INTSTATUS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_INTMASK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_ERR_STATUS_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_ERR_ADR_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x10</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_CONFIG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x14</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_TLB_CONFIG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x18</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_PTC_CONFIG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_PTB_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x20</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_PTB_DATA_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x24</span> =&gt; <span class="ident">_reserved0</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0xC</span>]),
        (<span class="number">0x30</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_TLB_FLUSH_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x34</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_PTC_FLUSH_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x38</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_ASID_SECURITY_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_ASID_SECURITY_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x40</span> =&gt; <span class="ident">_reserved1</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x10</span>]),
        (<span class="number">0x50</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_CFG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x54</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ADR_CFG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x58</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ADR_CFG_DEV0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x5C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ADR_CFG_DEV1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x60</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ADR_CFG_CHANNEL_MASK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x64</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ADR_CFG_BANK_MASK_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x68</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ADR_CFG_BANK_MASK_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ADR_CFG_BANK_MASK_2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x70</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CFG0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x74</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CFG1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x78</span> =&gt; <span class="ident">_reserved2</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x18</span>]),
        (<span class="number">0x90</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_CFG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x94</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_OUTSTANDING_REQ_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x98</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_TIMING_RCD_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_TIMING_RP_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xA0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_TIMING_RC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xA4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_TIMING_RAS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xA8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_TIMING_FAW_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xAC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_TIMING_RRD_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xB0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_TIMING_RAP2PRE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xB4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_TIMING_WAP2PRE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xB8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_TIMING_R2R_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xBC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_TIMING_W2W_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_TIMING_R2W_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_TIMING_W2R_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_MISC2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xCC</span> =&gt; <span class="ident">_reserved3</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0xD0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_DA_TURNS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_DA_COVERS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_MISC0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xDC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_MISC1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xE0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_RING1_THROTTLE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xE4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_RING3_THROTTLE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xE8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_OVERRIDE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xEC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_RSV_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xF0</span> =&gt; <span class="ident">_reserved4</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0xF4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_CLKEN_OVERRIDE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xF8</span> =&gt; <span class="ident">_reserved5</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0xFC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_TIMING_CONTROL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x100</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_STAT_CONTROL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x104</span> =&gt; <span class="ident">_reserved6</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0xFC</span>]),
        (<span class="number">0x200</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_CLIENT_HOTRESET_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x204</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_CLIENT_HOTRESET_STATUS_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x208</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_ISOCHRONOUS_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x20C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_ISOCHRONOUS_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x210</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_ISOCHRONOUS_2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x214</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_ISOCHRONOUS_3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x218</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_HYSTERESIS_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x21C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_HYSTERESIS_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x220</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_HYSTERESIS_2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x224</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_HYSTERESIS_3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x228</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_TRANSLATION_ENABLE_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x22C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_TRANSLATION_ENABLE_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x230</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_TRANSLATION_ENABLE_2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x234</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_TRANSLATION_ENABLE_3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x238</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_AFI_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x23C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_AVPC_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x240</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_DC_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x244</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_DCB_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x248</span> =&gt; <span class="ident">_reserved7</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x250</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_HC_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x254</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_HDA_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x258</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_ISP2_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x25C</span> =&gt; <span class="ident">_reserved8</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x264</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_NVENC_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x268</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_NV_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x26C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_NV2_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x270</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_PPCS_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x274</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_SATA_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x278</span> =&gt; <span class="ident">_reserved9</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x280</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_VI_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x284</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_VIC_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x288</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_XUSB_HOST_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x28C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_XUSB_DEV_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x290</span> =&gt; <span class="ident">_reserved10</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x294</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_TSEC_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x298</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_PPCS1_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x29C</span> =&gt; <span class="ident">_reserved11</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x44</span>]),
        (<span class="number">0x2E0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_AFI_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x2E4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_AVPC_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x2E8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_DC_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x2EC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_DC_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x2F0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_DC_2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x2F4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_DCB_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x2F8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_DCB_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x2FC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_DCB_2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x300</span> =&gt; <span class="ident">_reserved12</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x10</span>]),
        (<span class="number">0x310</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_HC_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x314</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_HC_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x318</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_HDA_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x31C</span> =&gt; <span class="ident">_reserved13</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x320</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_MPCORE_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x324</span> =&gt; <span class="ident">_reserved14</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x328</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_NVENC_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x32C</span> =&gt; <span class="ident">_reserved15</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x18</span>]),
        (<span class="number">0x344</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_PPCS_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x348</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_PPCS_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x34C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_PTC_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x350</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_SATA_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x354</span> =&gt; <span class="ident">_reserved16</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x1C</span>]),
        (<span class="number">0x370</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_ISP2_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x374</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_ISP2_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x378</span> =&gt; <span class="ident">_reserved17</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x37C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_XUSB_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x380</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_XUSB_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x384</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_ISP2B_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x388</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_ISP2B_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x38C</span> =&gt; <span class="ident">_reserved18</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x390</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_TSEC_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x394</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_VIC_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x398</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_VI2_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x39C</span> =&gt; <span class="ident">_reserved19</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x3A0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_AXIAP_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3A4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_A9AVP_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3A8</span> =&gt; <span class="ident">_reserved20</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x3AC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_GPU_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3B0</span> =&gt; <span class="ident">_reserved21</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x3B8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_SDMMCA_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3BC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_SDMMCAA_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3C0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_SDMMC_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3C4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_SDMMCAB_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3C8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_DC_3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3CC</span> =&gt; <span class="ident">_reserved22</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0xC</span>]),
        (<span class="number">0x3D8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_NVDEC_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3DC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_APE_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3E0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_SE_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3E4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_NVJPG_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3E8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_GPU2_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3EC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_ETR_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3F0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_LATENCY_ALLOWANCE_TSECB_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3F4</span> =&gt; <span class="ident">_reserved23</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x24</span>]),
        (<span class="number">0x418</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_VIDEO_PROTECT_VPR_OVERRIDE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x41C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_DIS_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x420</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_DIS_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x424</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_DIS_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x428</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_DISB_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x42C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_DISB_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x430</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_DISB_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x434</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_VE_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x438</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_VE_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x43C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_VE_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x440</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_RING2_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x444</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_RING2_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x448</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_RING2_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x44C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_MLL_MPCORER_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x450</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_MLL_MPCORER_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x454</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_MLL_MPCORER_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x458</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_SMMU_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x45C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_SMMU_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x460</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_SMMU_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x464</span> =&gt; <span class="ident">_reserved24</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x18</span>]),
        (<span class="number">0x47C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_RING1_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x480</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_RING1_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x484</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_RING1_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x488</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_A9AVPPC_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x48C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_A9AVPPC_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x490</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_A9AVPPC_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x494</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_VE2_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x498</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_VE2_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x49C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_VE2_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4A0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_ISP_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4A4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_ISP_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4A8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_ISP_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4AC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_PCX_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4B0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_PCX_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4B4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_PCX_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4B8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SAX_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4BC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SAX_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4C0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SAX_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4C4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_MSE_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4C8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_MSE_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4CC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_MSE_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4D0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SD_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4D4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SD_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4D8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SD_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4DC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_AHB_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4E0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_AHB_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4E4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_AHB_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4E8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_APB_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4EC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_APB_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4F0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_APB_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4F4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_AVP_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4F8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_AVP_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4FC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_AVP_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x500</span> =&gt; <span class="ident">_reserved25</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0xC</span>]),
        (<span class="number">0x50C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_FTOP_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x510</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_FTOP_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x514</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_FTOP_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x518</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_HOST_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x51C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_HOST_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x520</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_HOST_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x524</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_USBX_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x528</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_USBX_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x52C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_USBX_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x530</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_USBD_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x534</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_USBD_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x538</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_USBD_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x53C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_GK_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x540</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_GK_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x544</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_GK_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x548</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_AUD_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x54C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_AUD_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x550</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_AUD_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x554</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_VICPC_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x558</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_VICPC_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x55C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_VICPC_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x560</span> =&gt; <span class="ident">_reserved26</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x24</span>]),
        (<span class="number">0x584</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_JPG_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x588</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_JPG_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x58C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_JPG_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x590</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_VIDEO_PROTECT_VPR_OVERRIDE1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x594</span> =&gt; <span class="ident">_reserved27</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x6C</span>]),
        (<span class="number">0x600</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_TLB_SET_SELECTION_MASK_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x604</span> =&gt; <span class="ident">_reserved28</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x608</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_DISPLAY_SNAP_RING_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x60C</span> =&gt; <span class="ident">_reserved29</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x610</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_GK2_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x614</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_GK2_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x618</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_GK2_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x61C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SDM_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x620</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SDM_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x624</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SDM_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x628</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_HDAPC_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x62C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_HDAPC_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x630</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_HDAPC_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x634</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_DFD_PTSA_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x638</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_DFD_PTSA_MIN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x63C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_DFD_PTSA_MAX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x640</span> =&gt; <span class="ident">_reserved30</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x648</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_VIDEO_PROTECT_BOM_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x64C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_VIDEO_PROTECT_SIZE_MB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x650</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_VIDEO_PROTECT_REG_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x654</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_ERR_VPR_STATUS_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x658</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_ERR_VPR_ADR_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x65C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_IRAM_BOM_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x660</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_IRAM_TOM_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x664</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_CFG_ACCESS_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x668</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_TZ_SECURITY_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x66C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x670</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SEC_CARVEOUT_BOM_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x674</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SEC_CARVEOUT_SIZE_MB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x678</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SEC_CARVEOUT_REG_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x67C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_ERR_SEC_STATUS_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x680</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_ERR_SEC_ADR_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x684</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_PC_IDLE_CLOCK_GATE_CONFIG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x688</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_STUTTER_CONTROL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x68C</span> =&gt; <span class="ident">_reserved32</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x690</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x694</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x698</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x69C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6A0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6A4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6A8</span> =&gt; <span class="ident">_reserved33</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x6B0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_NISO_THROTTLE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6B4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6B8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_NISO_THROTTLE_MASK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6BC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_RING0_THROTTLE_MASK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6C0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_TIMING_CCDMW_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6C4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_TIMING_RFCPB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6C8</span> =&gt; <span class="ident">_reserved34</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x28</span>]),
        (<span class="number">0x6F0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_REFPB_HP_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6F4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_REFPB_BANK_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6F8</span> =&gt; <span class="ident">_reserved35</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x268</span>]),
        (<span class="number">0x960</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_PTSA_GRANT_DECREMENT_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x964</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_IRAM_REG_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x968</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_OVERRIDE_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x96C</span> =&gt; <span class="ident">_reserved36</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x970</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_CLIENT_HOTRESET_CTRL_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x974</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_CLIENT_HOTRESET_STATUS_1_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x978</span> =&gt; <span class="ident">_reserved37</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0xC</span>]),
        (<span class="number">0x984</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x988</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x98C</span> =&gt; <span class="ident">_reserved38</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x14</span>]),
        (<span class="number">0x9A0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_MTS_CARVEOUT_BOM_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9A4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_MTS_CARVEOUT_SIZE_MB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9A8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_MTS_CARVEOUT_ADR_HI_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9AC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_MTS_CARVEOUT_REG_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9B0</span> =&gt; <span class="ident">_reserved39</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x9B8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_PTC_FLUSH_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9BC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CFG3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9C0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_BANK_SWIZZLE_CFG0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9C4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_BANK_SWIZZLE_CFG1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9C8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_BANK_SWIZZLE_CFG2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9CC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_BANK_SWIZZLE_CFG3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9D0</span> =&gt; <span class="ident">_reserved40</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x9D4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SEC_CARVEOUT_ADR_HI_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9D8</span> =&gt; <span class="ident">_reserved41</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x9DC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_DA_CONFIG0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9E0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_ASID_SECURITY_2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9E4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_ASID_SECURITY_3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9E8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_ASID_SECURITY_4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9EC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_ASID_SECURITY_5_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9F0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_ASID_SECURITY_6_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9F4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_ASID_SECURITY_7_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x9F8</span> =&gt; <span class="ident">_reserved42</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x90</span>]),
        (<span class="number">0xA88</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_DC1_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xA8C</span> =&gt; <span class="ident">_reserved43</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0xA94</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_SDMMC1A_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xA98</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_SDMMC2A_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xA9C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_SDMMC3A_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xAA0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_SDMMC4A_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xAA4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_ISP2B_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xAA8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_GPU_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xAAC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_GPUB_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xAB0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_PPCS2_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xAB4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_NVDEC_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xAB8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_APE_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xABC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_SE_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xAC0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_NVJPG_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xAC4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_HC1_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xAC8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_SE1_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xACC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_AXIAP_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xAD0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_ETR_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xAD4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_TSECB_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xAD8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_TSEC1_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xADC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_TSECB1_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xAE0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_NVDEC1_ASID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xAE4</span> =&gt; <span class="ident">_reserved44</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x9C</span>]),
        (<span class="number">0xB80</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_NISO_THROTTLE_MASK_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xB84</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_HYSTERESIS_4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xB88</span> =&gt; <span class="ident">_reserved45</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0xC</span>]),
        (<span class="number">0xB94</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_ISOCHRONOUS_4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xB98</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SMMU_TRANSLATION_ENABLE_4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xB9C</span> =&gt; <span class="ident">_reserved46</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x14</span>]),
        (<span class="number">0xBB0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_DHYSTERESIS_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xBB4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_DHYSTERESIS_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xBB8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_DHYSTERESIS_2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xBBC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_DHYSTERESIS_3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xBC0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_DHYSTERESIS_4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xBC4</span> =&gt; <span class="ident">_reserved47</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0xBCC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_DHYST_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xBD0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xBD4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xBD8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xBDC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xBE0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xBE4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_5_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xBE8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_6_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xBEC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_7_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xBF0</span> =&gt; <span class="ident">_reserved48</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x18</span>]),
        (<span class="number">0xC08</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT1_CFG0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC0C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT1_BOM_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC10</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT1_BOM_HI_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC14</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT1_SIZE_128KB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC18</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT1_CA0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC1C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT1_CA1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC20</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT1_CA2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC24</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT1_CA3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC28</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT1_CA4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC2C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT1_CFIA0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC30</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT1_CFIA1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC34</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT1_CFIA2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC38</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT1_CFIA3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC3C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT1_CFIA4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC40</span> =&gt; <span class="ident">_reserved49</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x18</span>]),
        (<span class="number">0xC58</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT2_CFG0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC5C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT2_BOM_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC60</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT2_BOM_HI_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC64</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT2_SIZE_128KB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC68</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT2_CA0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC6C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT2_CA1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC70</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT2_CA2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC74</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT2_CA3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC78</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT2_CA4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC7C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT2_CFIA0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC80</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT2_CFIA1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC84</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT2_CFIA2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC88</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT2_CFIA3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC8C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT2_CFIA4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xC90</span> =&gt; <span class="ident">_reserved50</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x18</span>]),
        (<span class="number">0xCA8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT3_CFG0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xCAC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT3_BOM_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xCB0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT3_BOM_HI_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xCB4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT3_SIZE_128KB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xCB8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT3_CA0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xCBC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT3_CA1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xCC0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT3_CA2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xCC4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT3_CA3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xCC8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT3_CA4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xCCC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT3_CFIA0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xCD0</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT3_CFIA1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xCD4</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT3_CFIA2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xCD8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT3_CFIA3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xCDC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT3_CFIA4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xCE0</span> =&gt; <span class="ident">_reserved51</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x18</span>]),
        (<span class="number">0xCF8</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT4_CFG0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xCFC</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT4_BOM_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD00</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT4_BOM_HI_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD04</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT4_SIZE_128KB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD08</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT4_CA0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD0C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT4_CA1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD10</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT4_CA2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD14</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT4_CA3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD18</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT4_CA4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD1C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT4_CFIA0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD20</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT4_CFIA1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD24</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT4_CFIA2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD28</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT4_CFIA3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD2C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT4_CFIA4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD30</span> =&gt; <span class="ident">_reserved52</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x18</span>]),
        (<span class="number">0xD48</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT5_CFG0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD4C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT5_BOM_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD50</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT5_BOM_HI_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD54</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT5_SIZE_128KB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD58</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT5_CA0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD5C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT5_CA1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD60</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT5_CA2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD64</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT5_CA3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD68</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT5_CA4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD6C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT5_CFIA0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD70</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT5_CFIA1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD74</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT5_CFIA2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD78</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT5_CFIA3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD7C</span> =&gt; <span class="kw">pub</span> <span class="ident">MC_SECURITY_CARVEOUT5_CFIA4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0xD80</span> =&gt; @<span class="ident">END</span>),
    }
}

<span class="macro">assert_eq_size!</span>(<span class="ident">Registers</span>, [<span class="ident">u8</span>; <span class="number">0xD80</span>]);
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="libtegra" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0-nightly (ca122c7eb 2022-06-13)" ></div>
</body></html>