

================================================================
== Vitis HLS Report for 'matrix_mult'
================================================================
* Date:           Sun Feb 18 11:19:07 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.837 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2057|     2057|  20.570 us|  20.570 us|  2058|  2058|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |     2055|     2055|        16|          8|          1|   256|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 8, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.83>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [matrix_mult.cpp:12]   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [matrix_mult.cpp:10]   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [matrix_mult.cpp:4]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prod, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %prod"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln10 = store i5 0, i5 %i" [matrix_mult.cpp:10]   --->   Operation 30 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln12 = store i5 0, i5 %j" [matrix_mult.cpp:12]   --->   Operation 31 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln10 = br void %Product" [matrix_mult.cpp:10]   --->   Operation 32 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [matrix_mult.cpp:10]   --->   Operation 33 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%icmp_ln10 = icmp_eq  i9 %indvar_flatten_load, i9 256" [matrix_mult.cpp:10]   --->   Operation 34 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.82ns)   --->   "%add_ln10_1 = add i9 %indvar_flatten_load, i9 1" [matrix_mult.cpp:10]   --->   Operation 35 'add' 'add_ln10_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc27, void %for.end29" [matrix_mult.cpp:10]   --->   Operation 36 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [matrix_mult.cpp:12]   --->   Operation 37 'load' 'j_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [matrix_mult.cpp:10]   --->   Operation 38 'load' 'i_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.78ns)   --->   "%add_ln10 = add i5 %i_load, i5 1" [matrix_mult.cpp:10]   --->   Operation 39 'add' 'add_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.78ns)   --->   "%icmp_ln12 = icmp_eq  i5 %j_load, i5 16" [matrix_mult.cpp:12]   --->   Operation 40 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln10)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.21ns)   --->   "%select_ln10_1 = select i1 %icmp_ln12, i5 %add_ln10, i5 %i_load" [matrix_mult.cpp:10]   --->   Operation 41 'select' 'select_ln10_1' <Predicate = (!icmp_ln10)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i5 %select_ln10_1" [matrix_mult.cpp:16]   --->   Operation 42 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln16, i4 0" [matrix_mult.cpp:16]   --->   Operation 43 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln16_2 = or i8 %tmp_cast, i8 3" [matrix_mult.cpp:16]   --->   Operation 44 'or' 'or_ln16_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln16_66 = zext i8 %or_ln16_2" [matrix_mult.cpp:16]   --->   Operation 45 'zext' 'zext_ln16_66' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr i8 %a, i64 0, i64 %zext_ln16_66" [matrix_mult.cpp:16]   --->   Operation 46 'getelementptr' 'a_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%a_load_3 = load i8 %a_addr_3" [matrix_mult.cpp:16]   --->   Operation 47 'load' 'a_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln10 = store i9 %add_ln10_1, i9 %indvar_flatten" [matrix_mult.cpp:10]   --->   Operation 48 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln10 = store i5 %select_ln10_1, i5 %i" [matrix_mult.cpp:10]   --->   Operation 49 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.33>
ST_2 : Operation 50 [1/1] (1.21ns)   --->   "%select_ln10 = select i1 %icmp_ln12, i5 0, i5 %j_load" [matrix_mult.cpp:10]   --->   Operation 50 'select' 'select_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln16_4 = or i8 %tmp_cast, i8 5" [matrix_mult.cpp:16]   --->   Operation 51 'or' 'or_ln16_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln16_68 = zext i8 %or_ln16_4" [matrix_mult.cpp:16]   --->   Operation 52 'zext' 'zext_ln16_68' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr i8 %a, i64 0, i64 %zext_ln16_68" [matrix_mult.cpp:16]   --->   Operation 53 'getelementptr' 'a_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln16_6 = or i8 %tmp_cast, i8 7" [matrix_mult.cpp:16]   --->   Operation 54 'or' 'or_ln16_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln16_70 = zext i8 %or_ln16_6" [matrix_mult.cpp:16]   --->   Operation 55 'zext' 'zext_ln16_70' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr i8 %a, i64 0, i64 %zext_ln16_70" [matrix_mult.cpp:16]   --->   Operation 56 'getelementptr' 'a_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (3.25ns)   --->   "%a_load_3 = load i8 %a_addr_3" [matrix_mult.cpp:16]   --->   Operation 57 'load' 'a_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%a_load_5 = load i8 %a_addr_5" [matrix_mult.cpp:16]   --->   Operation 58 'load' 'a_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 59 [2/2] (3.25ns)   --->   "%a_load_7 = load i8 %a_addr_7" [matrix_mult.cpp:16]   --->   Operation 59 'load' 'a_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln16_80 = zext i5 %select_ln10" [matrix_mult.cpp:16]   --->   Operation 60 'zext' 'zext_ln16_80' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.87ns)   --->   "%add_ln16_16 = add i7 %zext_ln16_80, i7 48" [matrix_mult.cpp:16]   --->   Operation 61 'add' 'add_ln16_16' <Predicate = (!icmp_ln10)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln16_84 = zext i7 %add_ln16_16" [matrix_mult.cpp:16]   --->   Operation 62 'zext' 'zext_ln16_84' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr i8 %b, i64 0, i64 %zext_ln16_84" [matrix_mult.cpp:16]   --->   Operation 63 'getelementptr' 'b_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.87ns)   --->   "%add_ln16_17 = add i7 %zext_ln16_80, i7 80" [matrix_mult.cpp:16]   --->   Operation 64 'add' 'add_ln16_17' <Predicate = (!icmp_ln10)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln16_86 = zext i7 %add_ln16_17" [matrix_mult.cpp:16]   --->   Operation 65 'zext' 'zext_ln16_86' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%b_addr_5 = getelementptr i8 %b, i64 0, i64 %zext_ln16_86" [matrix_mult.cpp:16]   --->   Operation 66 'getelementptr' 'b_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%b_load_3 = load i8 %b_addr_3" [matrix_mult.cpp:16]   --->   Operation 67 'load' 'b_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%b_load_5 = load i8 %b_addr_5" [matrix_mult.cpp:16]   --->   Operation 68 'load' 'b_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln16_8 = or i8 %tmp_cast, i8 9" [matrix_mult.cpp:16]   --->   Operation 69 'or' 'or_ln16_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln16_72 = zext i8 %or_ln16_8" [matrix_mult.cpp:16]   --->   Operation 70 'zext' 'zext_ln16_72' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr i8 %a, i64 0, i64 %zext_ln16_72" [matrix_mult.cpp:16]   --->   Operation 71 'getelementptr' 'a_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln16_10 = or i8 %tmp_cast, i8 11" [matrix_mult.cpp:16]   --->   Operation 72 'or' 'or_ln16_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln16_74 = zext i8 %or_ln16_10" [matrix_mult.cpp:16]   --->   Operation 73 'zext' 'zext_ln16_74' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr i8 %a, i64 0, i64 %zext_ln16_74" [matrix_mult.cpp:16]   --->   Operation 74 'getelementptr' 'a_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (3.25ns)   --->   "%a_load_5 = load i8 %a_addr_5" [matrix_mult.cpp:16]   --->   Operation 75 'load' 'a_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 76 [1/2] (3.25ns)   --->   "%a_load_7 = load i8 %a_addr_7" [matrix_mult.cpp:16]   --->   Operation 76 'load' 'a_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%a_load_9 = load i8 %a_addr_9" [matrix_mult.cpp:16]   --->   Operation 77 'load' 'a_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 78 [2/2] (3.25ns)   --->   "%a_load_11 = load i8 %a_addr_11" [matrix_mult.cpp:16]   --->   Operation 78 'load' 'a_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln16_79 = zext i5 %select_ln10" [matrix_mult.cpp:16]   --->   Operation 79 'zext' 'zext_ln16_79' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.91ns)   --->   "%add_ln16_18 = add i8 %zext_ln16_79, i8 112" [matrix_mult.cpp:16]   --->   Operation 80 'add' 'add_ln16_18' <Predicate = (!icmp_ln10)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln16_88 = zext i8 %add_ln16_18" [matrix_mult.cpp:16]   --->   Operation 81 'zext' 'zext_ln16_88' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%b_addr_7 = getelementptr i8 %b, i64 0, i64 %zext_ln16_88" [matrix_mult.cpp:16]   --->   Operation 82 'getelementptr' 'b_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.91ns)   --->   "%add_ln16_19 = add i8 %zext_ln16_79, i8 144" [matrix_mult.cpp:16]   --->   Operation 83 'add' 'add_ln16_19' <Predicate = (!icmp_ln10)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln16_90 = zext i8 %add_ln16_19" [matrix_mult.cpp:16]   --->   Operation 84 'zext' 'zext_ln16_90' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%b_addr_9 = getelementptr i8 %b, i64 0, i64 %zext_ln16_90" [matrix_mult.cpp:16]   --->   Operation 85 'getelementptr' 'b_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 86 [1/2] (3.25ns)   --->   "%b_load_3 = load i8 %b_addr_3" [matrix_mult.cpp:16]   --->   Operation 86 'load' 'b_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 87 [1/2] (3.25ns)   --->   "%b_load_5 = load i8 %b_addr_5" [matrix_mult.cpp:16]   --->   Operation 87 'load' 'b_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 88 [2/2] (3.25ns)   --->   "%b_load_7 = load i8 %b_addr_7" [matrix_mult.cpp:16]   --->   Operation 88 'load' 'b_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 89 [2/2] (3.25ns)   --->   "%b_load_9 = load i8 %b_addr_9" [matrix_mult.cpp:16]   --->   Operation 89 'load' 'b_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln16_12 = or i8 %tmp_cast, i8 13" [matrix_mult.cpp:16]   --->   Operation 90 'or' 'or_ln16_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln16_76 = zext i8 %or_ln16_12" [matrix_mult.cpp:16]   --->   Operation 91 'zext' 'zext_ln16_76' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%a_addr_13 = getelementptr i8 %a, i64 0, i64 %zext_ln16_76" [matrix_mult.cpp:16]   --->   Operation 92 'getelementptr' 'a_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln16_14 = or i8 %tmp_cast, i8 15" [matrix_mult.cpp:16]   --->   Operation 93 'or' 'or_ln16_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln16_78 = zext i8 %or_ln16_14" [matrix_mult.cpp:16]   --->   Operation 94 'zext' 'zext_ln16_78' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr i8 %a, i64 0, i64 %zext_ln16_78" [matrix_mult.cpp:16]   --->   Operation 95 'getelementptr' 'a_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%a_load_9 = load i8 %a_addr_9" [matrix_mult.cpp:16]   --->   Operation 96 'load' 'a_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 97 [1/2] (3.25ns)   --->   "%a_load_11 = load i8 %a_addr_11" [matrix_mult.cpp:16]   --->   Operation 97 'load' 'a_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 98 [2/2] (3.25ns)   --->   "%a_load_13 = load i8 %a_addr_13" [matrix_mult.cpp:16]   --->   Operation 98 'load' 'a_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 99 [2/2] (3.25ns)   --->   "%a_load_15 = load i8 %a_addr_15" [matrix_mult.cpp:16]   --->   Operation 99 'load' 'a_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 100 [1/1] (1.91ns)   --->   "%add_ln16_20 = add i8 %zext_ln16_79, i8 176" [matrix_mult.cpp:16]   --->   Operation 100 'add' 'add_ln16_20' <Predicate = (!icmp_ln10)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln16_92 = zext i8 %add_ln16_20" [matrix_mult.cpp:16]   --->   Operation 101 'zext' 'zext_ln16_92' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%b_addr_11 = getelementptr i8 %b, i64 0, i64 %zext_ln16_92" [matrix_mult.cpp:16]   --->   Operation 102 'getelementptr' 'b_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln16_2 = sext i7 %add_ln16_17" [matrix_mult.cpp:16]   --->   Operation 103 'sext' 'sext_ln16_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln16_94 = zext i8 %sext_ln16_2" [matrix_mult.cpp:16]   --->   Operation 104 'zext' 'zext_ln16_94' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%b_addr_13 = getelementptr i8 %b, i64 0, i64 %zext_ln16_94" [matrix_mult.cpp:16]   --->   Operation 105 'getelementptr' 'b_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 106 [1/2] (3.25ns)   --->   "%b_load_7 = load i8 %b_addr_7" [matrix_mult.cpp:16]   --->   Operation 106 'load' 'b_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 107 [1/2] (3.25ns)   --->   "%b_load_9 = load i8 %b_addr_9" [matrix_mult.cpp:16]   --->   Operation 107 'load' 'b_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%b_load_11 = load i8 %b_addr_11" [matrix_mult.cpp:16]   --->   Operation 108 'load' 'b_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 109 [2/2] (3.25ns)   --->   "%b_load_13 = load i8 %b_addr_13" [matrix_mult.cpp:16]   --->   Operation 109 'load' 'b_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln16 = or i8 %tmp_cast, i8 1" [matrix_mult.cpp:16]   --->   Operation 110 'or' 'or_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln16_64 = zext i8 %or_ln16" [matrix_mult.cpp:16]   --->   Operation 111 'zext' 'zext_ln16_64' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 %zext_ln16_64" [matrix_mult.cpp:16]   --->   Operation 112 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln16_1 = or i8 %tmp_cast, i8 2" [matrix_mult.cpp:16]   --->   Operation 113 'or' 'or_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln16_65 = zext i8 %or_ln16_1" [matrix_mult.cpp:16]   --->   Operation 114 'zext' 'zext_ln16_65' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i8 %a, i64 0, i64 %zext_ln16_65" [matrix_mult.cpp:16]   --->   Operation 115 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (3.25ns)   --->   "%a_load_1 = load i8 %a_addr_1" [matrix_mult.cpp:16]   --->   Operation 116 'load' 'a_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_5 : Operation 117 [2/2] (3.25ns)   --->   "%a_load_2 = load i8 %a_addr_2" [matrix_mult.cpp:16]   --->   Operation 117 'load' 'a_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i8 %a_load_3" [matrix_mult.cpp:16]   --->   Operation 118 'zext' 'zext_ln16_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 119 [1/2] (3.25ns)   --->   "%a_load_13 = load i8 %a_addr_13" [matrix_mult.cpp:16]   --->   Operation 119 'load' 'a_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_5 : Operation 120 [1/2] (3.25ns)   --->   "%a_load_15 = load i8 %a_addr_15" [matrix_mult.cpp:16]   --->   Operation 120 'load' 'a_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_16_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %select_ln10" [matrix_mult.cpp:16]   --->   Operation 121 'bitconcatenate' 'tmp_16_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln16_83 = zext i6 %tmp_16_cast" [matrix_mult.cpp:16]   --->   Operation 122 'zext' 'zext_ln16_83' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i8 %b, i64 0, i64 %zext_ln16_83" [matrix_mult.cpp:16]   --->   Operation 123 'getelementptr' 'b_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_17_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 2, i5 %select_ln10" [matrix_mult.cpp:16]   --->   Operation 124 'bitconcatenate' 'tmp_17_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln16_85 = zext i7 %tmp_17_cast" [matrix_mult.cpp:16]   --->   Operation 125 'zext' 'zext_ln16_85' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr i8 %b, i64 0, i64 %zext_ln16_85" [matrix_mult.cpp:16]   --->   Operation 126 'getelementptr' 'b_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 127 [2/2] (3.25ns)   --->   "%b_load_2 = load i8 %b_addr_2" [matrix_mult.cpp:16]   --->   Operation 127 'load' 'b_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln16_22 = zext i8 %b_load_3" [matrix_mult.cpp:16]   --->   Operation 128 'zext' 'zext_ln16_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 129 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_3 = mul i16 %zext_ln16_22, i16 %zext_ln16_3" [matrix_mult.cpp:16]   --->   Operation 129 'mul' 'mul_ln16_3' <Predicate = (!icmp_ln10)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 130 [2/2] (3.25ns)   --->   "%b_load_4 = load i8 %b_addr_4" [matrix_mult.cpp:16]   --->   Operation 130 'load' 'b_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_5 : Operation 131 [1/2] (3.25ns)   --->   "%b_load_11 = load i8 %b_addr_11" [matrix_mult.cpp:16]   --->   Operation 131 'load' 'b_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_5 : Operation 132 [1/2] (3.25ns)   --->   "%b_load_13 = load i8 %b_addr_13" [matrix_mult.cpp:16]   --->   Operation 132 'load' 'b_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln16_3 = or i8 %tmp_cast, i8 4" [matrix_mult.cpp:16]   --->   Operation 133 'or' 'or_ln16_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln16_67 = zext i8 %or_ln16_3" [matrix_mult.cpp:16]   --->   Operation 134 'zext' 'zext_ln16_67' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr i8 %a, i64 0, i64 %zext_ln16_67" [matrix_mult.cpp:16]   --->   Operation 135 'getelementptr' 'a_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln16_5 = or i8 %tmp_cast, i8 6" [matrix_mult.cpp:16]   --->   Operation 136 'or' 'or_ln16_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln16_69 = zext i8 %or_ln16_5" [matrix_mult.cpp:16]   --->   Operation 137 'zext' 'zext_ln16_69' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr i8 %a, i64 0, i64 %zext_ln16_69" [matrix_mult.cpp:16]   --->   Operation 138 'getelementptr' 'a_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 139 [1/2] (3.25ns)   --->   "%a_load_1 = load i8 %a_addr_1" [matrix_mult.cpp:16]   --->   Operation 139 'load' 'a_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_6 : Operation 140 [1/2] (3.25ns)   --->   "%a_load_2 = load i8 %a_addr_2" [matrix_mult.cpp:16]   --->   Operation 140 'load' 'a_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_6 : Operation 141 [2/2] (3.25ns)   --->   "%a_load_4 = load i8 %a_addr_4" [matrix_mult.cpp:16]   --->   Operation 141 'load' 'a_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i8 %a_load_5" [matrix_mult.cpp:16]   --->   Operation 142 'zext' 'zext_ln16_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 143 [2/2] (3.25ns)   --->   "%a_load_6 = load i8 %a_addr_6" [matrix_mult.cpp:16]   --->   Operation 143 'load' 'a_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i6 %tmp_16_cast" [matrix_mult.cpp:16]   --->   Operation 144 'sext' 'sext_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln16_87 = zext i7 %sext_ln16" [matrix_mult.cpp:16]   --->   Operation 145 'zext' 'zext_ln16_87' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%b_addr_6 = getelementptr i8 %b, i64 0, i64 %zext_ln16_87" [matrix_mult.cpp:16]   --->   Operation 146 'getelementptr' 'b_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_19_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 4, i5 %select_ln10" [matrix_mult.cpp:16]   --->   Operation 147 'bitconcatenate' 'tmp_19_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln16_89 = zext i8 %tmp_19_cast" [matrix_mult.cpp:16]   --->   Operation 148 'zext' 'zext_ln16_89' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%b_addr_8 = getelementptr i8 %b, i64 0, i64 %zext_ln16_89" [matrix_mult.cpp:16]   --->   Operation 149 'getelementptr' 'b_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 150 [1/2] (3.25ns)   --->   "%b_load_2 = load i8 %b_addr_2" [matrix_mult.cpp:16]   --->   Operation 150 'load' 'b_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_6 : Operation 151 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_3 = mul i16 %zext_ln16_22, i16 %zext_ln16_3" [matrix_mult.cpp:16]   --->   Operation 151 'mul' 'mul_ln16_3' <Predicate = (!icmp_ln10)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/2] (3.25ns)   --->   "%b_load_4 = load i8 %b_addr_4" [matrix_mult.cpp:16]   --->   Operation 152 'load' 'b_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln16_26 = zext i8 %b_load_5" [matrix_mult.cpp:16]   --->   Operation 153 'zext' 'zext_ln16_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 154 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16_5 = mul i16 %zext_ln16_26, i16 %zext_ln16_5" [matrix_mult.cpp:16]   --->   Operation 154 'mul' 'mul_ln16_5' <Predicate = (!icmp_ln10)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [2/2] (3.25ns)   --->   "%b_load_6 = load i8 %b_addr_6" [matrix_mult.cpp:16]   --->   Operation 155 'load' 'b_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_6 : Operation 156 [2/2] (3.25ns)   --->   "%b_load_8 = load i8 %b_addr_8" [matrix_mult.cpp:16]   --->   Operation 156 'load' 'b_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 6.27>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln16_7 = or i8 %tmp_cast, i8 8" [matrix_mult.cpp:16]   --->   Operation 157 'or' 'or_ln16_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln16_71 = zext i8 %or_ln16_7" [matrix_mult.cpp:16]   --->   Operation 158 'zext' 'zext_ln16_71' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr i8 %a, i64 0, i64 %zext_ln16_71" [matrix_mult.cpp:16]   --->   Operation 159 'getelementptr' 'a_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%or_ln16_9 = or i8 %tmp_cast, i8 10" [matrix_mult.cpp:16]   --->   Operation 160 'or' 'or_ln16_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln16_73 = zext i8 %or_ln16_9" [matrix_mult.cpp:16]   --->   Operation 161 'zext' 'zext_ln16_73' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr i8 %a, i64 0, i64 %zext_ln16_73" [matrix_mult.cpp:16]   --->   Operation 162 'getelementptr' 'a_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i8 %a_load_2" [matrix_mult.cpp:16]   --->   Operation 163 'zext' 'zext_ln16_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 164 [1/2] (3.25ns)   --->   "%a_load_4 = load i8 %a_addr_4" [matrix_mult.cpp:16]   --->   Operation 164 'load' 'a_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 165 [1/2] (3.25ns)   --->   "%a_load_6 = load i8 %a_addr_6" [matrix_mult.cpp:16]   --->   Operation 165 'load' 'a_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln16_7 = zext i8 %a_load_7" [matrix_mult.cpp:16]   --->   Operation 166 'zext' 'zext_ln16_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 167 [2/2] (3.25ns)   --->   "%a_load_8 = load i8 %a_addr_8" [matrix_mult.cpp:16]   --->   Operation 167 'load' 'a_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 168 [2/2] (3.25ns)   --->   "%a_load_10 = load i8 %a_addr_10" [matrix_mult.cpp:16]   --->   Operation 168 'load' 'a_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_20_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %select_ln10" [matrix_mult.cpp:16]   --->   Operation 169 'bitconcatenate' 'tmp_20_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln16_91 = zext i8 %tmp_20_cast" [matrix_mult.cpp:16]   --->   Operation 170 'zext' 'zext_ln16_91' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%b_addr_10 = getelementptr i8 %b, i64 0, i64 %zext_ln16_91" [matrix_mult.cpp:16]   --->   Operation 171 'getelementptr' 'b_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i7 %tmp_17_cast" [matrix_mult.cpp:16]   --->   Operation 172 'sext' 'sext_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln16_93 = zext i8 %sext_ln16_1" [matrix_mult.cpp:16]   --->   Operation 173 'zext' 'zext_ln16_93' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%b_addr_12 = getelementptr i8 %b, i64 0, i64 %zext_ln16_93" [matrix_mult.cpp:16]   --->   Operation 174 'getelementptr' 'b_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln16_20 = zext i8 %b_load_2" [matrix_mult.cpp:16]   --->   Operation 175 'zext' 'zext_ln16_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (4.17ns)   --->   "%mul_ln16_2 = mul i16 %zext_ln16_20, i16 %zext_ln16_2" [matrix_mult.cpp:16]   --->   Operation 176 'mul' 'mul_ln16_2' <Predicate = (!icmp_ln10)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln16_21 = zext i16 %mul_ln16_2" [matrix_mult.cpp:16]   --->   Operation 177 'zext' 'zext_ln16_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 178 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_3 = mul i16 %zext_ln16_22, i16 %zext_ln16_3" [matrix_mult.cpp:16]   --->   Operation 178 'mul' 'mul_ln16_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 179 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_1)   --->   "%zext_ln16_23 = zext i16 %mul_ln16_3" [matrix_mult.cpp:16]   --->   Operation 179 'zext' 'zext_ln16_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 180 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16_5 = mul i16 %zext_ln16_26, i16 %zext_ln16_5" [matrix_mult.cpp:16]   --->   Operation 180 'mul' 'mul_ln16_5' <Predicate = (!icmp_ln10)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 181 [1/2] (3.25ns)   --->   "%b_load_6 = load i8 %b_addr_6" [matrix_mult.cpp:16]   --->   Operation 181 'load' 'b_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln16_30 = zext i8 %b_load_7" [matrix_mult.cpp:16]   --->   Operation 182 'zext' 'zext_ln16_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 183 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_7 = mul i16 %zext_ln16_30, i16 %zext_ln16_7" [matrix_mult.cpp:16]   --->   Operation 183 'mul' 'mul_ln16_7' <Predicate = (!icmp_ln10)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 184 [1/2] (3.25ns)   --->   "%b_load_8 = load i8 %b_addr_8" [matrix_mult.cpp:16]   --->   Operation 184 'load' 'b_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 185 [2/2] (3.25ns)   --->   "%b_load_10 = load i8 %b_addr_10" [matrix_mult.cpp:16]   --->   Operation 185 'load' 'b_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 186 [2/2] (3.25ns)   --->   "%b_load_12 = load i8 %b_addr_12" [matrix_mult.cpp:16]   --->   Operation 186 'load' 'b_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 187 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_1 = add i17 %zext_ln16_21, i17 %zext_ln16_23" [matrix_mult.cpp:16]   --->   Operation 187 'add' 'add_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.27>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%or_ln16_11 = or i8 %tmp_cast, i8 12" [matrix_mult.cpp:16]   --->   Operation 188 'or' 'or_ln16_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln16_75 = zext i8 %or_ln16_11" [matrix_mult.cpp:16]   --->   Operation 189 'zext' 'zext_ln16_75' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr i8 %a, i64 0, i64 %zext_ln16_75" [matrix_mult.cpp:16]   --->   Operation 190 'getelementptr' 'a_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln16_13 = or i8 %tmp_cast, i8 14" [matrix_mult.cpp:16]   --->   Operation 191 'or' 'or_ln16_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln16_77 = zext i8 %or_ln16_13" [matrix_mult.cpp:16]   --->   Operation 192 'zext' 'zext_ln16_77' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr i8 %a, i64 0, i64 %zext_ln16_77" [matrix_mult.cpp:16]   --->   Operation 193 'getelementptr' 'a_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln16_4 = zext i8 %a_load_4" [matrix_mult.cpp:16]   --->   Operation 194 'zext' 'zext_ln16_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 195 [1/2] (3.25ns)   --->   "%a_load_8 = load i8 %a_addr_8" [matrix_mult.cpp:16]   --->   Operation 195 'load' 'a_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln16_9 = zext i8 %a_load_9" [matrix_mult.cpp:16]   --->   Operation 196 'zext' 'zext_ln16_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 197 [1/2] (3.25ns)   --->   "%a_load_10 = load i8 %a_addr_10" [matrix_mult.cpp:16]   --->   Operation 197 'load' 'a_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 198 [2/2] (3.25ns)   --->   "%a_load_12 = load i8 %a_addr_12" [matrix_mult.cpp:16]   --->   Operation 198 'load' 'a_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 199 [2/2] (3.25ns)   --->   "%a_load_14 = load i8 %a_addr_14" [matrix_mult.cpp:16]   --->   Operation 199 'load' 'a_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln16_81 = zext i5 %select_ln10" [matrix_mult.cpp:16]   --->   Operation 200 'zext' 'zext_ln16_81' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (1.82ns)   --->   "%add_ln16_15 = add i6 %zext_ln16_81, i6 16" [matrix_mult.cpp:16]   --->   Operation 201 'add' 'add_ln16_15' <Predicate = (!icmp_ln10)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln16_82 = zext i6 %add_ln16_15" [matrix_mult.cpp:16]   --->   Operation 202 'zext' 'zext_ln16_82' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln16_82" [matrix_mult.cpp:16]   --->   Operation 203 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln16_3 = sext i6 %tmp_16_cast" [matrix_mult.cpp:16]   --->   Operation 204 'sext' 'sext_ln16_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln16_95 = zext i8 %sext_ln16_3" [matrix_mult.cpp:16]   --->   Operation 205 'zext' 'zext_ln16_95' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%b_addr_14 = getelementptr i8 %b, i64 0, i64 %zext_ln16_95" [matrix_mult.cpp:16]   --->   Operation 206 'getelementptr' 'b_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 207 [2/2] (3.25ns)   --->   "%b_load_1 = load i8 %b_addr_1" [matrix_mult.cpp:16]   --->   Operation 207 'load' 'b_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln16_24 = zext i8 %b_load_4" [matrix_mult.cpp:16]   --->   Operation 208 'zext' 'zext_ln16_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (4.17ns)   --->   "%mul_ln16_4 = mul i16 %zext_ln16_24, i16 %zext_ln16_4" [matrix_mult.cpp:16]   --->   Operation 209 'mul' 'mul_ln16_4' <Predicate = (!icmp_ln10)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln16_25 = zext i16 %mul_ln16_4" [matrix_mult.cpp:16]   --->   Operation 210 'zext' 'zext_ln16_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 211 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16_5 = mul i16 %zext_ln16_26, i16 %zext_ln16_5" [matrix_mult.cpp:16]   --->   Operation 211 'mul' 'mul_ln16_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 212 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_3)   --->   "%zext_ln16_27 = zext i16 %mul_ln16_5" [matrix_mult.cpp:16]   --->   Operation 212 'zext' 'zext_ln16_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 213 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_7 = mul i16 %zext_ln16_30, i16 %zext_ln16_7" [matrix_mult.cpp:16]   --->   Operation 213 'mul' 'mul_ln16_7' <Predicate = (!icmp_ln10)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln16_34 = zext i8 %b_load_9" [matrix_mult.cpp:16]   --->   Operation 214 'zext' 'zext_ln16_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 215 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_7)   --->   "%mul_ln16_9 = mul i16 %zext_ln16_34, i16 %zext_ln16_9" [matrix_mult.cpp:16]   --->   Operation 215 'mul' 'mul_ln16_9' <Predicate = (!icmp_ln10)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 216 [1/2] (3.25ns)   --->   "%b_load_10 = load i8 %b_addr_10" [matrix_mult.cpp:16]   --->   Operation 216 'load' 'b_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 217 [1/2] (3.25ns)   --->   "%b_load_12 = load i8 %b_addr_12" [matrix_mult.cpp:16]   --->   Operation 217 'load' 'b_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 218 [2/2] (3.25ns)   --->   "%b_load_14 = load i8 %b_addr_14" [matrix_mult.cpp:16]   --->   Operation 218 'load' 'b_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 219 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_1 = add i17 %zext_ln16_21, i17 %zext_ln16_23" [matrix_mult.cpp:16]   --->   Operation 219 'add' 'add_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 220 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_3 = add i17 %zext_ln16_25, i17 %zext_ln16_27" [matrix_mult.cpp:16]   --->   Operation 220 'add' 'add_ln16_3' <Predicate = (!icmp_ln10)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 221 [1/1] (1.78ns)   --->   "%add_ln12 = add i5 %select_ln10, i5 1" [matrix_mult.cpp:12]   --->   Operation 221 'add' 'add_ln12' <Predicate = (!icmp_ln10)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [1/1] (1.58ns)   --->   "%store_ln12 = store i5 %add_ln12, i5 %j" [matrix_mult.cpp:12]   --->   Operation 222 'store' 'store_ln12' <Predicate = (!icmp_ln10)> <Delay = 1.58>
ST_8 : Operation 337 [1/1] (0.00ns)   --->   "%ret_ln21 = ret" [matrix_mult.cpp:21]   --->   Operation 337 'ret' 'ret_ln21' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.27>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln16_63 = zext i8 %tmp_cast" [matrix_mult.cpp:16]   --->   Operation 223 'zext' 'zext_ln16_63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln16_63" [matrix_mult.cpp:16]   --->   Operation 224 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [2/2] (3.25ns)   --->   "%a_load = load i8 %a_addr" [matrix_mult.cpp:16]   --->   Operation 225 'load' 'a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln16_6 = zext i8 %a_load_6" [matrix_mult.cpp:16]   --->   Operation 226 'zext' 'zext_ln16_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln16_11 = zext i8 %a_load_11" [matrix_mult.cpp:16]   --->   Operation 227 'zext' 'zext_ln16_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 228 [1/2] (3.25ns)   --->   "%a_load_12 = load i8 %a_addr_12" [matrix_mult.cpp:16]   --->   Operation 228 'load' 'a_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_9 : Operation 229 [1/2] (3.25ns)   --->   "%a_load_14 = load i8 %a_addr_14" [matrix_mult.cpp:16]   --->   Operation 229 'load' 'a_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i5 %select_ln10" [matrix_mult.cpp:12]   --->   Operation 230 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln12" [matrix_mult.cpp:16]   --->   Operation 231 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.78ns)   --->   "%xor_ln16 = xor i5 %select_ln10, i5 16" [matrix_mult.cpp:16]   --->   Operation 232 'xor' 'xor_ln16' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln16_4 = sext i5 %xor_ln16" [matrix_mult.cpp:16]   --->   Operation 233 'sext' 'sext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln16_96 = zext i8 %sext_ln16_4" [matrix_mult.cpp:16]   --->   Operation 234 'zext' 'zext_ln16_96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%b_addr_15 = getelementptr i8 %b, i64 0, i64 %zext_ln16_96" [matrix_mult.cpp:16]   --->   Operation 235 'getelementptr' 'b_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (1.91ns)   --->   "%add_ln16_21 = add i8 %tmp_cast, i8 %zext_ln16_79" [matrix_mult.cpp:16]   --->   Operation 236 'add' 'add_ln16_21' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [2/2] (3.25ns)   --->   "%b_load = load i8 %b_addr" [matrix_mult.cpp:16]   --->   Operation 237 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_9 : Operation 238 [1/2] (3.25ns)   --->   "%b_load_1 = load i8 %b_addr_1" [matrix_mult.cpp:16]   --->   Operation 238 'load' 'b_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln16_28 = zext i8 %b_load_6" [matrix_mult.cpp:16]   --->   Operation 239 'zext' 'zext_ln16_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (4.17ns)   --->   "%mul_ln16_6 = mul i16 %zext_ln16_28, i16 %zext_ln16_6" [matrix_mult.cpp:16]   --->   Operation 240 'mul' 'mul_ln16_6' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln16_29 = zext i16 %mul_ln16_6" [matrix_mult.cpp:16]   --->   Operation 241 'zext' 'zext_ln16_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_7 = mul i16 %zext_ln16_30, i16 %zext_ln16_7" [matrix_mult.cpp:16]   --->   Operation 242 'mul' 'mul_ln16_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 243 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_4)   --->   "%zext_ln16_31 = zext i16 %mul_ln16_7" [matrix_mult.cpp:16]   --->   Operation 243 'zext' 'zext_ln16_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 244 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_7)   --->   "%mul_ln16_9 = mul i16 %zext_ln16_34, i16 %zext_ln16_9" [matrix_mult.cpp:16]   --->   Operation 244 'mul' 'mul_ln16_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln16_38 = zext i8 %b_load_11" [matrix_mult.cpp:16]   --->   Operation 245 'zext' 'zext_ln16_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 246 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_8)   --->   "%mul_ln16_11 = mul i16 %zext_ln16_38, i16 %zext_ln16_11" [matrix_mult.cpp:16]   --->   Operation 246 'mul' 'mul_ln16_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 247 [1/2] (3.25ns)   --->   "%b_load_14 = load i8 %b_addr_14" [matrix_mult.cpp:16]   --->   Operation 247 'load' 'b_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_9 : Operation 248 [2/2] (3.25ns)   --->   "%b_load_15 = load i8 %b_addr_15" [matrix_mult.cpp:16]   --->   Operation 248 'load' 'b_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_9 : Operation 249 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_3 = add i17 %zext_ln16_25, i17 %zext_ln16_27" [matrix_mult.cpp:16]   --->   Operation 249 'add' 'add_ln16_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 250 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_4 = add i17 %zext_ln16_29, i17 %zext_ln16_31" [matrix_mult.cpp:16]   --->   Operation 250 'add' 'add_ln16_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 6.27>
ST_10 : Operation 251 [1/2] (3.25ns)   --->   "%a_load = load i8 %a_addr" [matrix_mult.cpp:16]   --->   Operation 251 'load' 'a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln16_8 = zext i8 %a_load_8" [matrix_mult.cpp:16]   --->   Operation 252 'zext' 'zext_ln16_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln16_13 = zext i8 %a_load_13" [matrix_mult.cpp:16]   --->   Operation 253 'zext' 'zext_ln16_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 254 [1/2] (3.25ns)   --->   "%b_load = load i8 %b_addr" [matrix_mult.cpp:16]   --->   Operation 254 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln16_32 = zext i8 %b_load_8" [matrix_mult.cpp:16]   --->   Operation 255 'zext' 'zext_ln16_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (4.17ns)   --->   "%mul_ln16_8 = mul i16 %zext_ln16_32, i16 %zext_ln16_8" [matrix_mult.cpp:16]   --->   Operation 256 'mul' 'mul_ln16_8' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln16_33 = zext i16 %mul_ln16_8" [matrix_mult.cpp:16]   --->   Operation 257 'zext' 'zext_ln16_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 258 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_7)   --->   "%mul_ln16_9 = mul i16 %zext_ln16_34, i16 %zext_ln16_9" [matrix_mult.cpp:16]   --->   Operation 258 'mul' 'mul_ln16_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 259 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_7)   --->   "%zext_ln16_35 = zext i16 %mul_ln16_9" [matrix_mult.cpp:16]   --->   Operation 259 'zext' 'zext_ln16_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_8)   --->   "%mul_ln16_11 = mul i16 %zext_ln16_38, i16 %zext_ln16_11" [matrix_mult.cpp:16]   --->   Operation 260 'mul' 'mul_ln16_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln16_42 = zext i8 %b_load_13" [matrix_mult.cpp:16]   --->   Operation 261 'zext' 'zext_ln16_42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 262 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_10)   --->   "%mul_ln16_13 = mul i16 %zext_ln16_42, i16 %zext_ln16_13" [matrix_mult.cpp:16]   --->   Operation 262 'mul' 'mul_ln16_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 263 [1/2] (3.25ns)   --->   "%b_load_15 = load i8 %b_addr_15" [matrix_mult.cpp:16]   --->   Operation 263 'load' 'b_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln16_51 = zext i17 %add_ln16_3" [matrix_mult.cpp:16]   --->   Operation 264 'zext' 'zext_ln16_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 265 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_4 = add i17 %zext_ln16_29, i17 %zext_ln16_31" [matrix_mult.cpp:16]   --->   Operation 265 'add' 'add_ln16_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln16_52 = zext i17 %add_ln16_4" [matrix_mult.cpp:16]   --->   Operation 266 'zext' 'zext_ln16_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (2.10ns)   --->   "%add_ln16_5 = add i18 %zext_ln16_52, i18 %zext_ln16_51" [matrix_mult.cpp:16]   --->   Operation 267 'add' 'add_ln16_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_7 = add i17 %zext_ln16_33, i17 %zext_ln16_35" [matrix_mult.cpp:16]   --->   Operation 268 'add' 'add_ln16_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 6.27>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln16_10 = zext i8 %a_load_10" [matrix_mult.cpp:16]   --->   Operation 269 'zext' 'zext_ln16_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln16_15 = zext i8 %a_load_15" [matrix_mult.cpp:16]   --->   Operation 270 'zext' 'zext_ln16_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln16_36 = zext i8 %b_load_10" [matrix_mult.cpp:16]   --->   Operation 271 'zext' 'zext_ln16_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (4.17ns)   --->   "%mul_ln16_10 = mul i16 %zext_ln16_36, i16 %zext_ln16_10" [matrix_mult.cpp:16]   --->   Operation 272 'mul' 'mul_ln16_10' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln16_37 = zext i16 %mul_ln16_10" [matrix_mult.cpp:16]   --->   Operation 273 'zext' 'zext_ln16_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 274 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_8)   --->   "%mul_ln16_11 = mul i16 %zext_ln16_38, i16 %zext_ln16_11" [matrix_mult.cpp:16]   --->   Operation 274 'mul' 'mul_ln16_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 275 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_8)   --->   "%zext_ln16_39 = zext i16 %mul_ln16_11" [matrix_mult.cpp:16]   --->   Operation 275 'zext' 'zext_ln16_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 276 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_10)   --->   "%mul_ln16_13 = mul i16 %zext_ln16_42, i16 %zext_ln16_13" [matrix_mult.cpp:16]   --->   Operation 276 'mul' 'mul_ln16_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln16_46 = zext i8 %b_load_15" [matrix_mult.cpp:16]   --->   Operation 277 'zext' 'zext_ln16_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 278 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_11)   --->   "%mul_ln16_15 = mul i16 %zext_ln16_46, i16 %zext_ln16_15" [matrix_mult.cpp:16]   --->   Operation 278 'mul' 'mul_ln16_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 279 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_7 = add i17 %zext_ln16_33, i17 %zext_ln16_35" [matrix_mult.cpp:16]   --->   Operation 279 'add' 'add_ln16_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 280 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_8 = add i17 %zext_ln16_37, i17 %zext_ln16_39" [matrix_mult.cpp:16]   --->   Operation 280 'add' 'add_ln16_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 6.27>
ST_12 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i8 %a_load" [matrix_mult.cpp:16]   --->   Operation 281 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln16_12 = zext i8 %a_load_12" [matrix_mult.cpp:16]   --->   Operation 282 'zext' 'zext_ln16_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln16_16 = zext i8 %b_load" [matrix_mult.cpp:16]   --->   Operation 283 'zext' 'zext_ln16_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [3/3] (1.05ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16 = mul i16 %zext_ln16_16, i16 %zext_ln16" [matrix_mult.cpp:16]   --->   Operation 284 'mul' 'mul_ln16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln16_40 = zext i8 %b_load_12" [matrix_mult.cpp:16]   --->   Operation 285 'zext' 'zext_ln16_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (4.17ns)   --->   "%mul_ln16_12 = mul i16 %zext_ln16_40, i16 %zext_ln16_12" [matrix_mult.cpp:16]   --->   Operation 286 'mul' 'mul_ln16_12' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln16_41 = zext i16 %mul_ln16_12" [matrix_mult.cpp:16]   --->   Operation 287 'zext' 'zext_ln16_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_10)   --->   "%mul_ln16_13 = mul i16 %zext_ln16_42, i16 %zext_ln16_13" [matrix_mult.cpp:16]   --->   Operation 288 'mul' 'mul_ln16_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 289 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_10)   --->   "%zext_ln16_43 = zext i16 %mul_ln16_13" [matrix_mult.cpp:16]   --->   Operation 289 'zext' 'zext_ln16_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 290 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_11)   --->   "%mul_ln16_15 = mul i16 %zext_ln16_46, i16 %zext_ln16_15" [matrix_mult.cpp:16]   --->   Operation 290 'mul' 'mul_ln16_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln16_55 = zext i17 %add_ln16_7" [matrix_mult.cpp:16]   --->   Operation 291 'zext' 'zext_ln16_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 292 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_8 = add i17 %zext_ln16_37, i17 %zext_ln16_39" [matrix_mult.cpp:16]   --->   Operation 292 'add' 'add_ln16_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln16_56 = zext i17 %add_ln16_8" [matrix_mult.cpp:16]   --->   Operation 293 'zext' 'zext_ln16_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (2.10ns)   --->   "%add_ln16_9 = add i18 %zext_ln16_56, i18 %zext_ln16_55" [matrix_mult.cpp:16]   --->   Operation 294 'add' 'add_ln16_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 295 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_10 = add i17 %zext_ln16_41, i17 %zext_ln16_43" [matrix_mult.cpp:16]   --->   Operation 295 'add' 'add_ln16_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 6.27>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln16_14 = zext i8 %a_load_14" [matrix_mult.cpp:16]   --->   Operation 296 'zext' 'zext_ln16_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 297 [2/3] (1.05ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16 = mul i16 %zext_ln16_16, i16 %zext_ln16" [matrix_mult.cpp:16]   --->   Operation 297 'mul' 'mul_ln16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln16_44 = zext i8 %b_load_14" [matrix_mult.cpp:16]   --->   Operation 298 'zext' 'zext_ln16_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 299 [1/1] (4.17ns)   --->   "%mul_ln16_14 = mul i16 %zext_ln16_44, i16 %zext_ln16_14" [matrix_mult.cpp:16]   --->   Operation 299 'mul' 'mul_ln16_14' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln16_45 = zext i16 %mul_ln16_14" [matrix_mult.cpp:16]   --->   Operation 300 'zext' 'zext_ln16_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 301 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_11)   --->   "%mul_ln16_15 = mul i16 %zext_ln16_46, i16 %zext_ln16_15" [matrix_mult.cpp:16]   --->   Operation 301 'mul' 'mul_ln16_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 302 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_11)   --->   "%zext_ln16_47 = zext i16 %mul_ln16_15" [matrix_mult.cpp:16]   --->   Operation 302 'zext' 'zext_ln16_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 303 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_10 = add i17 %zext_ln16_41, i17 %zext_ln16_43" [matrix_mult.cpp:16]   --->   Operation 303 'add' 'add_ln16_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 304 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_11 = add i17 %zext_ln16_45, i17 %zext_ln16_47" [matrix_mult.cpp:16]   --->   Operation 304 'add' 'add_ln16_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.34>
ST_14 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i8 %a_load_1" [matrix_mult.cpp:16]   --->   Operation 305 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 306 [1/3] (0.00ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16 = mul i16 %zext_ln16_16, i16 %zext_ln16" [matrix_mult.cpp:16]   --->   Operation 306 'mul' 'mul_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 307 [1/1] (0.00ns) (grouped into DSP with root node add_ln16)   --->   "%zext_ln16_17 = zext i16 %mul_ln16" [matrix_mult.cpp:16]   --->   Operation 307 'zext' 'zext_ln16_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln16_18 = zext i8 %b_load_1" [matrix_mult.cpp:16]   --->   Operation 308 'zext' 'zext_ln16_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 309 [1/1] (4.17ns)   --->   "%mul_ln16_1 = mul i16 %zext_ln16_18, i16 %zext_ln16_1" [matrix_mult.cpp:16]   --->   Operation 309 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln16_19 = zext i16 %mul_ln16_1" [matrix_mult.cpp:16]   --->   Operation 310 'zext' 'zext_ln16_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 311 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16 = add i17 %zext_ln16_19, i17 %zext_ln16_17" [matrix_mult.cpp:16]   --->   Operation 311 'add' 'add_ln16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln16_57 = zext i18 %add_ln16_9" [matrix_mult.cpp:16]   --->   Operation 312 'zext' 'zext_ln16_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln16_58 = zext i17 %add_ln16_10" [matrix_mult.cpp:16]   --->   Operation 313 'zext' 'zext_ln16_58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 314 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_11 = add i17 %zext_ln16_45, i17 %zext_ln16_47" [matrix_mult.cpp:16]   --->   Operation 314 'add' 'add_ln16_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln16_59 = zext i17 %add_ln16_11" [matrix_mult.cpp:16]   --->   Operation 315 'zext' 'zext_ln16_59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 316 [1/1] (2.10ns)   --->   "%add_ln16_12 = add i18 %zext_ln16_59, i18 %zext_ln16_58" [matrix_mult.cpp:16]   --->   Operation 316 'add' 'add_ln16_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln16_60 = zext i18 %add_ln16_12" [matrix_mult.cpp:16]   --->   Operation 317 'zext' 'zext_ln16_60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 318 [1/1] (2.13ns)   --->   "%add_ln16_13 = add i19 %zext_ln16_60, i19 %zext_ln16_57" [matrix_mult.cpp:16]   --->   Operation 318 'add' 'add_ln16_13' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.34>
ST_15 : Operation 319 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16 = add i17 %zext_ln16_19, i17 %zext_ln16_17" [matrix_mult.cpp:16]   --->   Operation 319 'add' 'add_ln16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln16_48 = zext i17 %add_ln16" [matrix_mult.cpp:16]   --->   Operation 320 'zext' 'zext_ln16_48' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln16_49 = zext i17 %add_ln16_1" [matrix_mult.cpp:16]   --->   Operation 321 'zext' 'zext_ln16_49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 322 [1/1] (2.10ns)   --->   "%add_ln16_2 = add i18 %zext_ln16_49, i18 %zext_ln16_48" [matrix_mult.cpp:16]   --->   Operation 322 'add' 'add_ln16_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln16_50 = zext i18 %add_ln16_2" [matrix_mult.cpp:16]   --->   Operation 323 'zext' 'zext_ln16_50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln16_53 = zext i18 %add_ln16_5" [matrix_mult.cpp:16]   --->   Operation 324 'zext' 'zext_ln16_53' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 325 [1/1] (2.13ns)   --->   "%add_ln16_6 = add i19 %zext_ln16_53, i19 %zext_ln16_50" [matrix_mult.cpp:16]   --->   Operation 325 'add' 'add_ln16_6' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.42>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 326 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 327 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 327 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln16_97 = zext i8 %add_ln16_21" [matrix_mult.cpp:16]   --->   Operation 328 'zext' 'zext_ln16_97' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 329 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr i32 %prod, i64 0, i64 %zext_ln16_97" [matrix_mult.cpp:16]   --->   Operation 329 'getelementptr' 'prod_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 330 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [matrix_mult.cpp:12]   --->   Operation 330 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln16_54 = zext i19 %add_ln16_6" [matrix_mult.cpp:16]   --->   Operation 331 'zext' 'zext_ln16_54' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln16_61 = zext i19 %add_ln16_13" [matrix_mult.cpp:16]   --->   Operation 332 'zext' 'zext_ln16_61' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 333 [1/1] (2.16ns)   --->   "%add_ln16_14 = add i20 %zext_ln16_61, i20 %zext_ln16_54" [matrix_mult.cpp:16]   --->   Operation 333 'add' 'add_ln16_14' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln16_62 = zext i20 %add_ln16_14" [matrix_mult.cpp:16]   --->   Operation 334 'zext' 'zext_ln16_62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 335 [1/1] (3.25ns)   --->   "%store_ln16 = store i32 %zext_ln16_62, i8 %prod_addr" [matrix_mult.cpp:16]   --->   Operation 335 'store' 'store_ln16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln12 = br void %Product" [matrix_mult.cpp:12]   --->   Operation 336 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.837ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln10', matrix_mult.cpp:10) of constant 0 on local variable 'i', matrix_mult.cpp:10 [15]  (1.588 ns)
	'load' operation 5 bit ('i_load', matrix_mult.cpp:10) on local variable 'i', matrix_mult.cpp:10 [25]  (0.000 ns)
	'add' operation 5 bit ('add_ln10', matrix_mult.cpp:10) [26]  (1.780 ns)
	'select' operation 5 bit ('select_ln10_1', matrix_mult.cpp:10) [31]  (1.215 ns)
	'or' operation 8 bit ('or_ln16_2', matrix_mult.cpp:16) [42]  (0.000 ns)
	'getelementptr' operation 8 bit ('a_addr_3', matrix_mult.cpp:16) [44]  (0.000 ns)
	'load' operation 8 bit ('a_load_3', matrix_mult.cpp:16) on array 'a' [87]  (3.254 ns)

 <State 2>: 6.339ns
The critical path consists of the following:
	'select' operation 5 bit ('select_ln10', matrix_mult.cpp:10) [30]  (1.215 ns)
	'add' operation 7 bit ('add_ln16_16', matrix_mult.cpp:16) [124]  (1.870 ns)
	'getelementptr' operation 8 bit ('b_addr_3', matrix_mult.cpp:16) [126]  (0.000 ns)
	'load' operation 8 bit ('b_load_3', matrix_mult.cpp:16) on array 'b' [180]  (3.254 ns)

 <State 3>: 5.169ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln16_18', matrix_mult.cpp:16) [136]  (1.915 ns)
	'getelementptr' operation 8 bit ('b_addr_7', matrix_mult.cpp:16) [138]  (0.000 ns)
	'load' operation 8 bit ('b_load_7', matrix_mult.cpp:16) on array 'b' [196]  (3.254 ns)

 <State 4>: 5.169ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln16_20', matrix_mult.cpp:16) [148]  (1.915 ns)
	'getelementptr' operation 8 bit ('b_addr_11', matrix_mult.cpp:16) [150]  (0.000 ns)
	'load' operation 8 bit ('b_load_11', matrix_mult.cpp:16) on array 'b' [212]  (3.254 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'or' operation 8 bit ('or_ln16', matrix_mult.cpp:16) [36]  (0.000 ns)
	'getelementptr' operation 8 bit ('a_addr_1', matrix_mult.cpp:16) [38]  (0.000 ns)
	'load' operation 8 bit ('a_load_1', matrix_mult.cpp:16) on array 'a' [83]  (3.254 ns)

 <State 6>: 3.254ns
The critical path consists of the following:
	'load' operation 8 bit ('a_load_1', matrix_mult.cpp:16) on array 'a' [83]  (3.254 ns)

 <State 7>: 6.270ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln16_2', matrix_mult.cpp:16) [178]  (4.170 ns)
	'add' operation 17 bit of DSP[234] ('add_ln16_1', matrix_mult.cpp:16) [234]  (2.100 ns)

 <State 8>: 6.270ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln16_4', matrix_mult.cpp:16) [186]  (4.170 ns)
	'add' operation 17 bit of DSP[238] ('add_ln16_3', matrix_mult.cpp:16) [238]  (2.100 ns)

 <State 9>: 6.270ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln16_6', matrix_mult.cpp:16) [194]  (4.170 ns)
	'add' operation 17 bit of DSP[240] ('add_ln16_4', matrix_mult.cpp:16) [240]  (2.100 ns)

 <State 10>: 6.270ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln16_8', matrix_mult.cpp:16) [202]  (4.170 ns)
	'add' operation 17 bit of DSP[246] ('add_ln16_7', matrix_mult.cpp:16) [246]  (2.100 ns)

 <State 11>: 6.270ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln16_10', matrix_mult.cpp:16) [210]  (4.170 ns)
	'add' operation 17 bit of DSP[248] ('add_ln16_8', matrix_mult.cpp:16) [248]  (2.100 ns)

 <State 12>: 6.270ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln16_12', matrix_mult.cpp:16) [218]  (4.170 ns)
	'add' operation 17 bit of DSP[252] ('add_ln16_10', matrix_mult.cpp:16) [252]  (2.100 ns)

 <State 13>: 6.270ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln16_14', matrix_mult.cpp:16) [226]  (4.170 ns)
	'add' operation 17 bit of DSP[254] ('add_ln16_11', matrix_mult.cpp:16) [254]  (2.100 ns)

 <State 14>: 6.343ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[254] ('add_ln16_11', matrix_mult.cpp:16) [254]  (2.100 ns)
	'add' operation 18 bit ('add_ln16_12', matrix_mult.cpp:16) [256]  (2.107 ns)
	'add' operation 19 bit ('add_ln16_13', matrix_mult.cpp:16) [258]  (2.136 ns)

 <State 15>: 6.343ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[232] ('add_ln16', matrix_mult.cpp:16) [232]  (2.100 ns)
	'add' operation 18 bit ('add_ln16_2', matrix_mult.cpp:16) [236]  (2.107 ns)
	'add' operation 19 bit ('add_ln16_6', matrix_mult.cpp:16) [244]  (2.136 ns)

 <State 16>: 5.420ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln16_14', matrix_mult.cpp:16) [260]  (2.166 ns)
	'store' operation 0 bit ('store_ln16', matrix_mult.cpp:16) of variable 'zext_ln16_62', matrix_mult.cpp:16 on array 'prod' [262]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
