
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 311020                       # Simulator instruction rate (inst/s)
host_mem_usage                              201498584                       # Number of bytes of host memory used
host_op_rate                                   360404                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9163.56                       # Real time elapsed on the host
host_tick_rate                              112762353                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2850051680                       # Number of instructions simulated
sim_ops                                    3302587066                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304676515                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    47                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       309387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        618758                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 158712338                       # Number of branches fetched
system.switch_cpus.committedInsts           850051679                       # Number of instructions committed
system.switch_cpus.committedOps             984578117                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2477948864                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2477948864                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    279365886                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    273166739                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    120796834                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            27948057                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     826212965                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            826212965                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1369853565                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    711474266                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           184727969                       # Number of load instructions
system.switch_cpus.num_mem_refs             321749981                       # number of memory refs
system.switch_cpus.num_store_insts          137022012                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     115296019                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            115296019                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    143654109                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     84473454                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         567978686     57.69%     57.69% # Class of executed instruction
system.switch_cpus.op_class::IntMult         29410930      2.99%     60.67% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     60.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        12884064      1.31%     61.98% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         8523697      0.87%     62.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3507382      0.36%     63.21% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       11623131      1.18%     64.39% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     13986820      1.42%     65.81% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1956915      0.20%     66.01% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       12133282      1.23%     67.24% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           774848      0.08%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           48428      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::MemRead        184727969     18.76%     86.08% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       137022012     13.92%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          984578164                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3032825                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           42                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6065650                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             42                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             299460                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       202575                       # Transaction distribution
system.membus.trans_dist::CleanEvict           106797                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9926                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9926                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        299460                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       464546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       463598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       928144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 928144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     32806144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     32724864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     65531008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                65531008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            309386                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  309386    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              309386                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1266969802                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1263055467                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2944185292                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3013707                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1953376                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1388835                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19118                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19118                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3013707                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9098475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9098475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    612304128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              612304128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          309386                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25929600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3342211                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000019                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004376                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3342147    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     64      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3342211                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5449712118                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6323440125                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     19818752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          19818752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     12987392                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       12987392                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       154834                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             154834                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       101464                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            101464                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     19179969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             19179969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      12568792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            12568792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      12568792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     19179969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            31748762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    202928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    309482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001312026256                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        11368                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        11368                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             829863                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            191661                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     154834                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    101464                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   309668                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  202928                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   186                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            19681                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            20001                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            19451                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            19767                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            20020                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            21083                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            23388                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            19026                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            18430                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            19204                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           19487                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           18964                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           17880                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           16344                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           18133                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           18623                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            12488                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            12904                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            12354                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            12684                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            12540                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            13287                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            14954                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            12534                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            12510                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            12752                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           13044                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           12492                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           12244                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           10938                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           12490                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           12688                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  6798733220                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                1547410000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            12601520720                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21968.11                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40718.11                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  155060                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                  91829                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.10                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.25                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               309668                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              202928                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 154747                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 154735                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 10467                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 10502                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 11368                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 11374                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 11370                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 11370                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 11370                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 11369                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 11369                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 11369                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 11368                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 11368                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 11368                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 11368                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 11368                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 11368                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 11368                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 11368                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    41                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       265492                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   123.514562                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   121.441093                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    20.397212                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127        21684      8.17%      8.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191       242173     91.22%     99.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255          299      0.11%     99.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319         1306      0.49%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447           12      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-831            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       265492                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        11368                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     27.222027                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    25.840287                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     8.687874                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              9      0.08%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            91      0.80%      0.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          555      4.88%      5.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1245     10.95%     16.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         2053     18.06%     34.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         2066     18.17%     52.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         1926     16.94%     69.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         1411     12.41%     82.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39          930      8.18%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43          560      4.93%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47          247      2.17%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          143      1.26%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55           74      0.65%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59           36      0.32%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63           15      0.13%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67            4      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        11368                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        11368                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.848610                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.839939                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.539009                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             867      7.63%      7.63% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              35      0.31%      7.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           10424     91.70%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              36      0.32%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               6      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        11368                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              19806848                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  11904                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               12985792                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               19818752                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            12987392                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       19.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       12.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    19.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    12.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.25                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033294701231                       # Total gap between requests
system.mem_ctrls0.avgGap                   4031614.38                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     19806848                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     12985792                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 19168449.006542816758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 12567244.003769386560                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       309668                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       202928                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  12601520720                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23844873942193                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40693.65                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 117504109.55                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           912070740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           484765710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1050044100                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         517604760                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    121696152540                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    294305035200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      500533318170                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       484.400516                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 763809026972                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 234991569543                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           983570700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           522776430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         1159657380                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         541548900                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    131668547640                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    285907228800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      502350974970                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       486.159587                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 741871280675                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 256929315840                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     19782656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          19782656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     12942208                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       12942208                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       154552                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             154552                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       101111                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            101111                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     19145037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             19145037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      12525065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            12525065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      12525065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     19145037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            31670102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    202222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    308931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001455266590                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        11329                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        11329                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             828697                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            191001                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     154552                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    101111                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   309104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  202222                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   173                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            19722                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            20093                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            19598                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            19379                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            19661                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            21136                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            23115                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            19218                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            18354                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            19288                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           19314                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           18813                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           17952                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           16486                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           17894                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           18908                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            12350                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            12838                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            12659                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            11956                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            12500                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            13258                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            14870                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            12838                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            12308                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            13106                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           12728                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           12368                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           12532                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           11138                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           12118                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           12628                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  6777829696                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                1544655000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            12570285946                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21939.62                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40689.62                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  154765                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                  91476                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.10                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.24                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               309104                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              202222                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 154468                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 154463                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 10436                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 10457                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 11333                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 11338                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 11334                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 11331                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 11331                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 11330                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 11330                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 11330                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 11330                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 11330                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 11329                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 11329                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 11329                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 11329                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 11329                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 11329                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       264884                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   123.495326                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   121.419563                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    20.479137                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        21679      8.18%      8.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       241886     91.32%     99.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         1296      0.49%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511            8      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       264884                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        11329                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     27.267632                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    25.866336                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     8.730894                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-3              1      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              7      0.06%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           101      0.89%      0.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          550      4.85%      5.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         1231     10.87%     16.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         1932     17.05%     33.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         2168     19.14%     52.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         1894     16.72%     69.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         1456     12.85%     82.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39          872      7.70%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43          536      4.73%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47          297      2.62%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          163      1.44%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55           76      0.67%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59           28      0.25%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63           12      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67            4      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        11329                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        11329                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.847559                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.838853                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.540040                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             873      7.71%      7.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              19      0.17%      7.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           10408     91.87%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              20      0.18%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               9      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        11329                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              19771584                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  11072                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               12940480                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               19782656                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            12942208                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       19.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       12.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    19.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    12.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.25                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033294855104                       # Total gap between requests
system.mem_ctrls1.avgGap                   4041628.45                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     19771584                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     12940480                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 19134321.608495097607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 12523392.465080117807                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       309104                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       202222                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  12570285946                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23849228393342                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40666.85                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 117935874.40                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           911556660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           484503855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1049644260                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         516393720                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    121572205470                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    294409411680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      500511360765                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       484.379266                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 764082113233                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 234718483282                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           979722240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           520730925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         1156123080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         539064180                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    130976895960                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    286490542080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      502230723585                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       486.043212                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 743392404084                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 255408192431                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2723439                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2723439                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2723439                       # number of overall hits
system.l2.overall_hits::total                 2723439                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       309386                       # number of demand (read+write) misses
system.l2.demand_misses::total                 309386                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       309386                       # number of overall misses
system.l2.overall_misses::total                309386                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  28313035656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28313035656                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  28313035656                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28313035656                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      3032825                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3032825                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3032825                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3032825                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.102012                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.102012                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.102012                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.102012                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 91513.629111                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91513.629111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91513.629111                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91513.629111                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              202575                       # number of writebacks
system.l2.writebacks::total                    202575                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       309386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            309386                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       309386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           309386                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  25665321016                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25665321016                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  25665321016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25665321016                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.102012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.102012                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.102012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.102012                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82955.663850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82955.663850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82955.663850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82955.663850                       # average overall mshr miss latency
system.l2.replacements                         309386                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1750801                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1750801                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1750801                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1750801                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         9192                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9192                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9926                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9926                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    915693636                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     915693636                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        19118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.519197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.519197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92252.028612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92252.028612                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    830819027                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    830819027                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.519197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.519197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83701.292263                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83701.292263                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2714247                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2714247                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       299460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          299460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  27397342020                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  27397342020                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3013707                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3013707                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.099366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.099366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91489.153877                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91489.153877                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       299460                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       299460                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  24834501989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24834501989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.099366                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.099366                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82930.949005                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82930.949005                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    12416974                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    342154                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     36.290600                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks              2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6199.898648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 26566.101352                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.189206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.810733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2578                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29839                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  97359434                       # Number of tag accesses
system.l2.tags.data_accesses                 97359434                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695323485                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304676515                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204394                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    850051727                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2850256121                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204394                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    850051727                       # number of overall hits
system.cpu.icache.overall_hits::total      2850256121                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          864                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            864                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          864                       # number of overall misses
system.cpu.icache.overall_misses::total           864                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    850051727                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2850256985                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    850051727                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2850256985                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          240                       # number of writebacks
system.cpu.icache.writebacks::total               240                       # number of writebacks
system.cpu.icache.replacements                    240                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204394                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    850051727                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2850256121                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          864                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           864                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    850051727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2850256985                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.943781                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2850256985                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               864                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3298908.547454                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.943781                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      111160023279                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     111160023279                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    716478634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    305642225                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1022120859                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    716478634                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    305642225                       # number of overall hits
system.cpu.dcache.overall_hits::total      1022120859                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7227019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3032790                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10259809                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7227019                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3032790                       # number of overall misses
system.cpu.dcache.overall_misses::total      10259809                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  58560234906                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58560234906                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  58560234906                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58560234906                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723705653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    308675015                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1032380668                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723705653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    308675015                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1032380668                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009986                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009825                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009938                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009986                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009825                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009938                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19309.030598                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  5707.731490                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19309.030598                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  5707.731490                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6054974                       # number of writebacks
system.cpu.dcache.writebacks::total           6054974                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3032790                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3032790                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3032790                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3032790                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  56030888046                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  56030888046                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  56030888046                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56030888046                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009825                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009825                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18475.030598                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18475.030598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18475.030598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18475.030598                       # average overall mshr miss latency
system.cpu.dcache.replacements               10259687                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    410224979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    175613269                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       585838248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6782974                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3013672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9796646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  57523598343                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  57523598343                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    417007953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    178626941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    595634894                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.016871                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 19087.544478                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  5871.764514                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3013672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3013672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  55010195895                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  55010195895                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.016871                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18253.544478                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18253.544478                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306253655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    130028956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      436282611                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       444045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       463163                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1036636563                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1036636563                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697700                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    130048074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    436745774                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001060                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 54223.065331                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2238.167908                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19118                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19118                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1020692151                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1020692151                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000147                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 53389.065331                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53389.065331                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027681                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      6973903                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     23001584                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           35                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          134                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       391146                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       391146                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      6973938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     23001718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 11175.600000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         2919                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           35                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       361956                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       361956                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10341.600000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10341.600000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027780                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      6973938                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     23001718                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027780                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      6973938                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     23001718                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999320                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1078384104                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10259943                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.106247                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   143.226800                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   112.772520                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.559480                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.440518                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       34518551271                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      34518551271                       # Number of data accesses

---------- End Simulation Statistics   ----------
