// Seed: 1695563474
module module_0 (
    input wor  id_0,
    input tri1 id_1
);
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output wire  id_2,
    input  tri1  id_3,
    output tri0  id_4,
    input  uwire id_5,
    input  wire  id_6,
    output tri0  id_7,
    input  uwire id_8,
    output uwire id_9,
    input  wor   id_10,
    input  tri0  id_11,
    input  wor   id_12,
    output uwire id_13,
    output tri1  id_14,
    output wor   id_15
);
  assign id_9 = 1;
  module_0(
      id_6, id_10
  );
endmodule
