;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN <121, 106
	ADD 270, 60
	ADD 270, 60
	ADD 130, 200
	SUB -20, 12
	CMP #290, <500
	SLT #290, <500
	JMZ <121, 106
	SPL -20, #12
	CMP #890, <500
	SUB @0, @2
	JMN 210, 60
	CMP 900, @-20
	JMN 210, 60
	JMN 0, <-100
	JMN 0, <-100
	CMP -20, 12
	CMP -20, 12
	SUB -20, 12
	SPL <300, 90
	SLT -560, 41
	SUB -20, 12
	SUB @0, @2
	SUB #12, @10
	ADD #272, <531
	ADD #272, <531
	ADD #272, <531
	MOV -1, <-25
	MOV -1, <-25
	MOV -1, <-25
	ADD #272, <531
	JMP <121, 106
	JMP @12, #250
	SPL 0, <-100
	JMP <121, 106
	JMP <121, 106
	ADD 210, 60
	JMP <121, 106
	JMP <121, 106
	JMP <121, 106
	JMP <121, 106
	JMP <121, 106
	SPL 0, <-100
	JMP <121, 106
	ADD 210, 60
