// Seed: 4177337504
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1 - 1;
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    input wand id_2,
    input wor id_3,
    input tri1 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wand id_7
);
  always id_1 = @(id_1++ == {1{1}} + $display(1'b0)) 1;
  wire id_9;
  module_0(
      id_9, id_9, id_9, id_9, id_9
  ); id_10(
      id_1 == 1'b0, id_5, 1, 1 & 1
  );
endmodule
