// Seed: 1575678189
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  assign id_1 = 1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_8 = 32'd28,
    parameter id_9 = 32'd41
) (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input supply0 id_4,
    output wor id_5
);
  always @(posedge id_1) id_5 = id_4;
  wire id_7;
  defparam id_8.id_9 = 1;
  wire id_10;
  wire id_11;
  assign id_7 = id_7;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire id_12;
endmodule
