
---------- Begin Simulation Statistics ----------
final_tick                                49607214000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 159767                       # Simulator instruction rate (inst/s)
host_mem_usage                                 843504                       # Number of bytes of host memory used
host_op_rate                                   265780                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   472.16                       # Real time elapsed on the host
host_tick_rate                              105063393                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    75436203                       # Number of instructions simulated
sim_ops                                     125492054                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049607                       # Number of seconds simulated
sim_ticks                                 49607214000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9316970                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 83                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            508654                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9511178                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            6530889                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         9316970                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2786081                       # Number of indirect misses.
system.cpu.branchPred.lookups                10479158                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  478076                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       264749                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  45361045                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 38386850                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            508748                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    8022620                       # Number of branches committed
system.cpu.commit.bw_lim_events               7266828                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        16842084                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             75436203                       # Number of instructions committed
system.cpu.commit.committedOps              125492054                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     47078034                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.665618                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.883158                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14431570     30.65%     30.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      9200544     19.54%     50.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3999724      8.50%     58.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7189136     15.27%     73.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1017908      2.16%     76.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1343972      2.85%     78.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       599926      1.27%     80.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2028426      4.31%     84.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7266828     15.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     47078034                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   15257866                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               331381                       # Number of function calls committed.
system.cpu.commit.int_insts                 116534678                       # Number of committed integer instructions.
system.cpu.commit.loads                      39475349                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       396158      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         65518704     52.21%     52.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           41115      0.03%     52.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           555804      0.44%     53.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4888605      3.90%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           55888      0.04%     56.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           74006      0.06%     57.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         211704      0.17%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1642100      1.31%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23310      0.02%     58.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        19110      0.02%     58.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1646080      1.31%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        34516189     27.50%     87.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        9298535      7.41%     94.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4959160      3.95%     98.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      1645346      1.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         125492054                       # Class of committed instruction
system.cpu.commit.refs                       50419230                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    75436203                       # Number of Instructions Simulated
system.cpu.committedOps                     125492054                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.657605                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.657605                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              16885772                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              148753080                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 11101461                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  14463749                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 518504                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               6528843                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    41621135                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         17065                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    11275928                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2812                       # TLB misses on write requests
system.cpu.fetch.Branches                    10479158                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   8373573                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      37111801                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                166689                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       90844021                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  336                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          631                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1001                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1037008                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.211243                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           11866032                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            7008965                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.831266                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           49498329                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.099635                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.579311                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 25009320     50.53%     50.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2538988      5.13%     55.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   800991      1.62%     57.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   806571      1.63%     58.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1857535      3.75%     62.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1001600      2.02%     64.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2298890      4.64%     69.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   840894      1.70%     71.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 14343540     28.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             49498329                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  12480898                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 14176421                       # number of floating regfile writes
system.cpu.idleCycles                          108886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               606085                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  8558689                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.717942                       # Inst execution rate
system.cpu.iew.exec_refs                     52887547                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   11275475                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1942066                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              42894892                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              24407                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             20780                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             11948946                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           142330359                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              41612072                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1228540                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             134829514                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1319                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 28594                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 518504                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 29821                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2371                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         17864180                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        23802                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        11972                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1437                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      3419543                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1005065                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          11972                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       419197                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         186888                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 134065604                       # num instructions consuming a value
system.cpu.iew.wb_count                     134041844                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.770755                       # average fanout of values written-back
system.cpu.iew.wb_producers                 103331714                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.702063                       # insts written-back per cycle
system.cpu.iew.wb_sent                      134395900                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                205180862                       # number of integer regfile reads
system.cpu.int_regfile_writes               101241562                       # number of integer regfile writes
system.cpu.ipc                               1.520670                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.520670                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            565220      0.42%      0.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              72424423     53.23%     53.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                41559      0.03%     53.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                590751      0.43%     54.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             5436160      4.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 397      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                59581      0.04%     58.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                79534      0.06%     58.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              216880      0.16%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1642377      1.21%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23478      0.02%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           19252      0.01%     59.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1646212      1.21%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             36725839     26.99%     87.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9708597      7.14%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         5227382      3.84%     98.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1650412      1.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              136058054                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                16098358                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            32194695                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     15837205                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           18314752                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3686006                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027091                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  849508     23.05%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     48      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    50      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     23.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2822493     76.57%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11512      0.31%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1444      0.04%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              951      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              123080482                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          293255618                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    118204639                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         140865311                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  142258316                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 136058054                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               72043                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        16838304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            149870                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          71701                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     27071195                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      49498329                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.748740                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.205108                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10597846     21.41%     21.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             7523491     15.20%     36.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5964313     12.05%     48.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7543608     15.24%     63.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5374409     10.86%     74.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5466075     11.04%     85.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4576302      9.25%     95.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1928990      3.90%     98.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              523295      1.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        49498329                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.742707                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     8373755                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           345                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          18319495                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5420708                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             42894892                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11948946                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70105768                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    143                       # number of misc regfile writes
system.cpu.numCycles                         49607215                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 2005701                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             143738378                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                2                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 371065                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 12912280                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               11913431                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  7354                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             368513916                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              146437505                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           168543543                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  19061038                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1434138                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 518504                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              14990612                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 24805165                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          13746452                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        226227306                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          10194                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                836                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  27425235                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            906                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    182145344                       # The number of ROB reads
system.cpu.rob.rob_writes                   287117784                       # The number of ROB writes
system.cpu.timesIdled                           35535                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   203                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17008                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          248                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       398536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       799064                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  49607214000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6099                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10909                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10909                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6099                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        34016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        34016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1088512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1088512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1088512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17008                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17008    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17008                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17008000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89674250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  49607214000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            379062                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       230994                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       155143                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12396                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21468                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21468                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        156117                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       222946                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       467376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       732218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1199594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     19920576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     30426112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               50346688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           400531                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000627                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025026                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 400280     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    251      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             400531                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1571338000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         733243998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         468349998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  49607214000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               154373                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               229148                       # number of demand (read+write) hits
system.l2.demand_hits::total                   383521                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              154373                       # number of overall hits
system.l2.overall_hits::.cpu.data              229148                       # number of overall hits
system.l2.overall_hits::total                  383521                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1744                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15266                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17010                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1744                       # number of overall misses
system.l2.overall_misses::.cpu.data             15266                       # number of overall misses
system.l2.overall_misses::total                 17010                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    172030000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1464077000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1636107000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    172030000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1464077000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1636107000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           156117                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           244414                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               400531                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          156117                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          244414                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              400531                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.011171                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.062460                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.042469                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.011171                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.062460                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.042469                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98641.055046                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95904.428141                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96185.008818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98641.055046                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95904.428141                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96185.008818                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1744                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17009                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1744                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17009                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    137170000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1158705000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1295875000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    137170000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1158705000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1295875000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.062456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.042466                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.062456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.042466                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78652.522936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75905.994104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76187.606561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78652.522936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75905.994104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76187.606561                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       230994                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           230994                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       230994                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       230994                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       155143                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           155143                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       155143                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       155143                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10559                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10559                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10909                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10909                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1032898000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1032898000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.508152                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.508152                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94683.105693                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94683.105693                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    814718000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    814718000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.508152                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.508152                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74683.105693                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74683.105693                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         154373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             154373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1744                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1744                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    172030000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    172030000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       156117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         156117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98641.055046                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98641.055046                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1744                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1744                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    137170000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    137170000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78652.522936                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78652.522936                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        218589                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            218589                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4357                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4357                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    431179000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    431179000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       222946                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        222946                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.019543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.019543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98962.359422                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98962.359422                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4356                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4356                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    343987000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    343987000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.019538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.019538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78968.549128                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78968.549128                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  49607214000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10858.904851                       # Cycle average of tags in use
system.l2.tags.total_refs                      798814                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17008                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     46.966957                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1501.020353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      9357.884498                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.045808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.285580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.331387                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2656                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14073                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.519043                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6407536                       # Number of tag accesses
system.l2.tags.data_accesses                  6407536                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  49607214000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         111552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         976960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1088512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       111552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        111552                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17008                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2248705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19693910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              21942615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2248705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2248705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2248705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19693910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             21942615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               46719                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17008                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    104631250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   85040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               423531250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6151.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24901.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14859                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17008                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    506.989748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   293.648838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   417.527133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          626     29.17%     29.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          292     13.61%     42.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          142      6.62%     49.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           93      4.33%     53.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           97      4.52%     58.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           77      3.59%     61.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           61      2.84%     64.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           53      2.47%     67.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          705     32.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2146                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1088512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1088512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        21.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     21.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49607093000                       # Total gap between requests
system.mem_ctrls.avgGap                    2916691.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       111552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       976960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2248705.198401184287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19693909.841419436038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1743                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     47708250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    375823000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27371.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24619.91                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7211400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3832950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            59119200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3915871440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1530528090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17760304800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23276867880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        469.223446                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  46155621000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1656460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1795133000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8132460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4311120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62317920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3915871440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1623731640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17681817600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23296182180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        469.612790                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45950405500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1656460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2000348500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     49607214000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  49607214000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8191357                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8191357                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8191357                       # number of overall hits
system.cpu.icache.overall_hits::total         8191357                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       182215                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         182215                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       182215                       # number of overall misses
system.cpu.icache.overall_misses::total        182215                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4605223000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4605223000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4605223000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4605223000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8373572                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8373572                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8373572                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8373572                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021761                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021761                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021761                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021761                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25273.566940                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25273.566940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25273.566940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25273.566940                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          483                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    80.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       155143                       # number of writebacks
system.cpu.icache.writebacks::total            155143                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        26098                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        26098                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        26098                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        26098                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       156117                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       156117                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       156117                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       156117                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3896535000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3896535000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3896535000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3896535000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018644                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018644                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018644                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018644                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24959.069160                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24959.069160                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24959.069160                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24959.069160                       # average overall mshr miss latency
system.cpu.icache.replacements                 155143                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8191357                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8191357                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       182215                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        182215                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4605223000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4605223000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8373572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8373572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021761                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021761                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25273.566940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25273.566940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        26098                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        26098                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       156117                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       156117                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3896535000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3896535000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018644                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018644                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24959.069160                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24959.069160                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  49607214000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           925.943209                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8347473                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            156116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             53.469683                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   925.943209                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.904241                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.904241                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          973                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          823                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.950195                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16903260                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16903260                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  49607214000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  49607214000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  49607214000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  49607214000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  49607214000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  49607214000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  49607214000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34041231                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34041231                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34041260                       # number of overall hits
system.cpu.dcache.overall_hits::total        34041260                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       640739                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         640739                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       644212                       # number of overall misses
system.cpu.dcache.overall_misses::total        644212                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15380289998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15380289998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15380289998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15380289998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34681970                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34681970                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34685472                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34685472                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018475                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018573                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018573                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24003.986019                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24003.986019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23874.578552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23874.578552                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        52684                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           70                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2540                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.741732                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    17.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       230994                       # number of writebacks
system.cpu.dcache.writebacks::total            230994                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       399798                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       399798                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       399798                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       399798                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       240941                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       240941                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       244414                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       244414                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6800840998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6800840998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7021329998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7021329998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006947                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006947                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007047                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007047                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28226.167394                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28226.167394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28727.200561                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28727.200561                       # average overall mshr miss latency
system.cpu.dcache.replacements                 243390                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     23118727                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23118727                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       619259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        619259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14017724000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14017724000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23737986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23737986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22636.286271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22636.286271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       399786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       399786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       219473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       219473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5481663000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5481663000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009246                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009246                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24976.480023                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24976.480023                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10922504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10922504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21480                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21480                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1362565998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1362565998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10943984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10943984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001963                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001963                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63434.171229                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63434.171229                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21468                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21468                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1319177998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1319177998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001962                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001962                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61448.574530                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61448.574530                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3502                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3502                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.991719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.991719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    220489000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    220489000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.991719                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.991719                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63486.610999                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63486.610999                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49607214000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.546982                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34285674                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            244414                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.277046                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.546982                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998581                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998581                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          560                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          318                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         277728190                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        277728190                       # Number of data accesses

---------- End Simulation Statistics   ----------
