analyze -f SVERILOG -library DEFAULT ../verilog/half_divisor.v
