# Full-Adder-ripple-carry-and-carry-lookahead
-	Implementing full adder circuits using Verilog HDL (ripple carry, carry lookahead), simulating on Quartus, extracting netlists, drawing schematics on Tanner, functional testing, creating layouts, conducting DRC, LVS checks, post-layout simulation, and comparing delay, area, and power between techniques.
