
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.39

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency cosine_out[0]$_SDFFE_PN0P_/CK ^
  -0.07 target latency cosine_out[0]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: sine_out[11]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: sine_out[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.36    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.25    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    12   16.50    0.02    0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    0.07 ^ sine_out[11]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.67    0.01    0.09    0.15 v sine_out[11]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net33 (net)
                  0.01    0.00    0.15 v _542_/A1 (NAND2_X1)
     1    1.65    0.01    0.01    0.17 ^ _542_/ZN (NAND2_X1)
                                         _201_ (net)
                  0.01    0.00    0.17 ^ _550_/A1 (NAND2_X1)
     1    1.25    0.01    0.01    0.18 v _550_/ZN (NAND2_X1)
                                         _013_ (net)
                  0.01    0.00    0.18 v sine_out[11]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.36    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.25    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    12   16.50    0.02    0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    0.07 ^ sine_out[11]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: phase_in[12] (input port clocked by core_clock)
Endpoint: cosine_out[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.19    0.00    0.00    0.20 ^ phase_in[12] (in)
                                         phase_in[12] (net)
                  0.00    0.00    0.20 ^ input4/A (BUF_X1)
     3    9.25    0.02    0.04    0.24 ^ input4/Z (BUF_X1)
                                         net4 (net)
                  0.02    0.00    0.24 ^ _323_/A (BUF_X2)
     7   17.93    0.02    0.04    0.28 ^ _323_/Z (BUF_X2)
                                         _261_ (net)
                  0.02    0.00    0.28 ^ _324_/A (INV_X2)
     4   13.32    0.01    0.02    0.30 v _324_/ZN (INV_X2)
                                         _309_ (net)
                  0.01    0.00    0.30 v _611_/A (HA_X1)
     3    9.66    0.01    0.04    0.34 v _611_/CO (HA_X1)
                                         _311_ (net)
                  0.01    0.00    0.34 v _341_/A (CLKBUF_X3)
    10   18.81    0.02    0.05    0.39 v _341_/Z (CLKBUF_X3)
                                         _277_ (net)
                  0.02    0.00    0.39 v _418_/A2 (OR2_X1)
     5    8.64    0.02    0.07    0.46 v _418_/ZN (OR2_X1)
                                         _089_ (net)
                  0.02    0.00    0.46 v _419_/A4 (NOR4_X1)
     1    1.82    0.04    0.08    0.54 ^ _419_/ZN (NOR4_X1)
                                         _090_ (net)
                  0.04    0.00    0.54 ^ _422_/A (AOI21_X1)
     1    1.63    0.01    0.02    0.56 v _422_/ZN (AOI21_X1)
                                         _093_ (net)
                  0.01    0.00    0.56 v _425_/A2 (NAND3_X1)
     3    5.45    0.02    0.03    0.59 ^ _425_/ZN (NAND3_X1)
                                         _096_ (net)
                  0.02    0.00    0.59 ^ _509_/B1 (OAI221_X1)
     1    2.21    0.02    0.03    0.62 v _509_/ZN (OAI221_X1)
                                         _172_ (net)
                  0.02    0.00    0.62 v _511_/B1 (AOI21_X1)
     1    1.42    0.02    0.03    0.65 ^ _511_/ZN (AOI21_X1)
                                         _009_ (net)
                  0.02    0.00    0.65 ^ cosine_out[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.65   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    5.36    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.25    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    12   16.50    0.02    0.04    1.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    1.07 ^ cosine_out[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.03    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: phase_in[12] (input port clocked by core_clock)
Endpoint: cosine_out[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.19    0.00    0.00    0.20 ^ phase_in[12] (in)
                                         phase_in[12] (net)
                  0.00    0.00    0.20 ^ input4/A (BUF_X1)
     3    9.25    0.02    0.04    0.24 ^ input4/Z (BUF_X1)
                                         net4 (net)
                  0.02    0.00    0.24 ^ _323_/A (BUF_X2)
     7   17.93    0.02    0.04    0.28 ^ _323_/Z (BUF_X2)
                                         _261_ (net)
                  0.02    0.00    0.28 ^ _324_/A (INV_X2)
     4   13.32    0.01    0.02    0.30 v _324_/ZN (INV_X2)
                                         _309_ (net)
                  0.01    0.00    0.30 v _611_/A (HA_X1)
     3    9.66    0.01    0.04    0.34 v _611_/CO (HA_X1)
                                         _311_ (net)
                  0.01    0.00    0.34 v _341_/A (CLKBUF_X3)
    10   18.81    0.02    0.05    0.39 v _341_/Z (CLKBUF_X3)
                                         _277_ (net)
                  0.02    0.00    0.39 v _418_/A2 (OR2_X1)
     5    8.64    0.02    0.07    0.46 v _418_/ZN (OR2_X1)
                                         _089_ (net)
                  0.02    0.00    0.46 v _419_/A4 (NOR4_X1)
     1    1.82    0.04    0.08    0.54 ^ _419_/ZN (NOR4_X1)
                                         _090_ (net)
                  0.04    0.00    0.54 ^ _422_/A (AOI21_X1)
     1    1.63    0.01    0.02    0.56 v _422_/ZN (AOI21_X1)
                                         _093_ (net)
                  0.01    0.00    0.56 v _425_/A2 (NAND3_X1)
     3    5.45    0.02    0.03    0.59 ^ _425_/ZN (NAND3_X1)
                                         _096_ (net)
                  0.02    0.00    0.59 ^ _509_/B1 (OAI221_X1)
     1    2.21    0.02    0.03    0.62 v _509_/ZN (OAI221_X1)
                                         _172_ (net)
                  0.02    0.00    0.62 v _511_/B1 (AOI21_X1)
     1    1.42    0.02    0.03    0.65 ^ _511_/ZN (AOI21_X1)
                                         _009_ (net)
                  0.02    0.00    0.65 ^ cosine_out[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.65   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    5.36    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.25    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    12   16.50    0.02    0.04    1.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    1.07 ^ cosine_out[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.03    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.1471489816904068

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7412

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
8.612263679504395

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8225

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sine_out[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: sine_out[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ sine_out[2]$_SDFFE_PN0P_/CK (DFF_X2)
   0.13    0.19 ^ sine_out[2]$_SDFFE_PN0P_/Q (DFF_X2)
   0.02    0.21 v _590_/ZN (AOI221_X1)
   0.05    0.26 ^ _591_/ZN (NOR3_X1)
   0.00    0.26 ^ sine_out[2]$_SDFFE_PN0P_/D (DFF_X2)
           0.26   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ sine_out[2]$_SDFFE_PN0P_/CK (DFF_X2)
   0.00    1.07   clock reconvergence pessimism
  -0.03    1.03   library setup time
           1.03   data required time
---------------------------------------------------------
           1.03   data required time
          -0.26   data arrival time
---------------------------------------------------------
           0.77   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: sine_out[11]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: sine_out[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ sine_out[11]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.15 v sine_out[11]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.17 ^ _542_/ZN (NAND2_X1)
   0.01    0.18 v _550_/ZN (NAND2_X1)
   0.00    0.18 v sine_out[11]$_SDFFE_PN0P_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ sine_out[11]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0666

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0668

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.6480

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.3860

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
59.567901

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.43e-04   7.18e-06   1.84e-06   1.52e-04  34.1%
Combinational          1.03e-04   1.01e-04   1.07e-05   2.14e-04  48.1%
Clock                  3.41e-05   4.48e-05   1.03e-07   7.90e-05  17.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.80e-04   1.53e-04   1.27e-05   4.45e-04 100.0%
                          62.8%      34.3%       2.8%
