Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri May 31 04:35:12 2024
| Host         : binhkieudo-ASUS running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_methodology -file VC707woDDRHarness_methodology_drc_routed.rpt -pb VC707woDDRHarness_methodology_drc_routed.pb -rpx VC707woDDRHarness_methodology_drc_routed.rpx
| Design       : VC707woDDRHarness
| Device       : xc7vx485tffg1157-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 25
+-----------+----------+----------------------------------+------------+
| Rule      | Severity | Description                      | Violations |
+-----------+----------+----------------------------------+------------+
| HPDR-1    | Warning  | Port pin direction inconsistency | 5          |
| LUTAR-1   | Warning  | LUT drives async reset alert     | 6          |
| SYNTH-10  | Warning  | Wide multiplier                  | 3          |
| SYNTH-16  | Warning  | Address collision                | 6          |
| TIMING-9  | Warning  | Unknown CDC Logic                | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer | 1          |
| TIMING-18 | Warning  | Missing input or output delay    | 3          |
+-----------+----------+----------------------------------+------------+

2. REPORT DETAILS
-----------------
HPDR-1#1 Warning
Port pin direction inconsistency  
Hierarchical port(pin) jtag_jtag_TDO direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (jtag_jtag_TDO) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#2 Warning
Port pin direction inconsistency  
Hierarchical port(pin) sdio_spi_clk direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (sdio_spi_clk) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#3 Warning
Port pin direction inconsistency  
Hierarchical port(pin) sdio_spi_cs direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (sdio_spi_cs) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#4 Warning
Port pin direction inconsistency  
Hierarchical port(pin) sdio_spi_dat_3 direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (sdio_spi_dat_3) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#5 Warning
Port pin direction inconsistency  
Hierarchical port(pin) uart_txd direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (uart_txd) connected to this Port, but both were not found.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR,
chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR,
chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR,
chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR,
chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR,
chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR,
chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR,
chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR
chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR,
chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR,
chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR,
chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR,
chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR,
chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR,
chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR,
chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) chiptop0/system/subsystem_fbus_in_async/sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR,
chiptop0/system/subsystem_fbus_in_async/sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR
chiptop0/system/subsystem_fbus_in_async/sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) chiptop0/system/subsystem_fbus_in_async/source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR,
chiptop0/system/subsystem_fbus_in_async/source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR,
chiptop0/system/subsystem_fbus_in_async/source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR,
chiptop0/system/subsystem_fbus_in_async/source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR,
chiptop0/system/subsystem_fbus_in_async/source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
chiptop0/system/subsystem_fbus_in_async/source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell dutWrangler/debounced_debounce/reg_0_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dutWrangler/debounced_debounce/reg_0_reg[0]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[10]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[11]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[12]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[1]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[2]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[3]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[4]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[5]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[6]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[7]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[8]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[9]/CLR
dutWrangler/deglitched_deglitch/reg_0_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell harnessSysPLL_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) harnessSysPLL/inst/mmcm_adv_inst/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0 of size 25x18, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__1 of size 18x18, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__2 of size 18x25, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#2 Warning
Address collision  
Block RAM chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#3 Warning
Address collision  
Block RAM chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#4 Warning
Address collision  
Block RAM chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#5 Warning
Address collision  
Block RAM chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#6 Warning
Address collision  
Block RAM chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on jtag_jtag_TDI relative to clock(s) JTCK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on jtag_jtag_TDO relative to clock(s) JTCK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on jtag_jtag_TMS relative to clock(s) JTCK
Related violations: <none>


