verilog xil_defaultlib --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/ec67/hdl" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/8c62/hdl" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_processing_system7_0_0" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/1ddd/hdl/verilog" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/b2d0/hdl/verilog" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ec67/hdl" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/c923" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/configs/snapshots/default" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/include" \
"../../../bd/top_bd/ip/top_bd_processing_system7_0_0/sim/top_bd_processing_system7_0_0.v" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/sim/bd_c78a.v" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_0/sim/bd_c78a_one_0.v" \

sv xil_defaultlib --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/ec67/hdl" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/8c62/hdl" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_processing_system7_0_0" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/1ddd/hdl/verilog" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/b2d0/hdl/verilog" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ec67/hdl" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/c923" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/configs/snapshots/default" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/include" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_2/sim/bd_c78a_s00mmu_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_3/sim/bd_c78a_s00tr_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_4/sim/bd_c78a_s00sic_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_5/sim/bd_c78a_s00a2s_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_6/sim/bd_c78a_sarn_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_7/sim/bd_c78a_srn_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_8/sim/bd_c78a_sawn_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_9/sim/bd_c78a_swn_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_10/sim/bd_c78a_sbn_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_11/sim/bd_c78a_m00s2a_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_12/sim/bd_c78a_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/ec67/hdl" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/8c62/hdl" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_processing_system7_0_0" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/1ddd/hdl/verilog" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/b2d0/hdl/verilog" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ec67/hdl" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/c923" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/configs/snapshots/default" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/include" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/sim/top_bd_axi_smc_0.v" \
"../../../bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_1/sim/axi_intc_auto_cc_1.v" \
"../../../bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_4/sim/axi_intc_auto_cc_4.v" \
"../../../bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_0/sim/axi_intc_auto_cc_0.v" \
"../../../bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_2/sim/axi_intc_auto_cc_2.v" \
"../../../bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_3/sim/axi_intc_auto_cc_3.v" \
"../../../bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_pc_0/sim/axi_intc_auto_pc_0.v" \
"../../../bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0_clk_wiz.v" \
"../../../bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0.v" \
"../../../bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_xbar_0/sim/axi_intc_xbar_0.v" \
"../../../bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_blk_mem_gen_0_0/sim/axi_intc_blk_mem_gen_0_0.v" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1_core.srcs/sources_1/bd/axi_intc/sim/axi_intc.v" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/sim/clk_and_rst.v" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1_core.srcs/sources_1/bd/axi_intc/hdl/axi_intc_wrapper.v" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/hdl/clk_and_rst_wrapper.v" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/dmi/dmi_jtag_to_core_sync.v" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/dmi/dmi_wrapper.v" \

sv xil_defaultlib --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/ec67/hdl" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/8c62/hdl" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_processing_system7_0_0" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/1ddd/hdl/verilog" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/b2d0/hdl/verilog" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ec67/hdl" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/c923" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/configs/snapshots/default" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/include" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/ahb_to_axi4.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/axi4_to_ahb.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/dbg/dbg.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/include/swerv_types.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_decode_ctl.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_gpr_ctl.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_ib_ctl.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_tlu_ctl.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_trigger.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/dma_ctrl.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/exu/exu.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/exu/exu_alu_ctl.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/exu/exu_div_ctl.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/exu/exu_mul_ctl.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu_aln_ctl.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu_bp_ctl.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu_compress_ctl.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu_ic_mem.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu_ifc_ctl.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu_mem_ctl.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/lsu/lsu.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/lsu/lsu_addrcheck.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/lsu/lsu_bus_buffer.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/lsu/lsu_bus_intf.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/lsu/lsu_clkdomain.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/lsu/lsu_dccm_ctl.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/lsu/lsu_dccm_mem.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/lsu/lsu_ecc.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/lsu/lsu_lsc_ctl.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/lsu/lsu_stbuf.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/lsu/lsu_trigger.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/mem.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/mem_lib.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/pic_ctrl.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/dmi/rvjtag_tap.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv.sv" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv" \

verilog xil_defaultlib --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/ec67/hdl" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/8c62/hdl" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_processing_system7_0_0" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/1ddd/hdl/verilog" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/b2d0/hdl/verilog" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ec67/hdl" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/c923" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/configs/snapshots/default" --include "../../../../swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/include" \
"../../../bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v" \
"../../../bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/sim/top_bd_swerv_eh1_reference_0_6.v" \
"../../../bd/top_bd/sim/top_bd.v" \

verilog xil_defaultlib "glbl.v"

nosort
