/*
 * Copyright (c) 2024, Analog Devices Incorporated, All Rights Reserved
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __ADI_ADRV906X_DDR_REGMAP_INTERNAL_H__
#define __ADI_ADRV906X_DDR_REGMAP_INTERNAL_H__

#define ADDRMAP0_ADDRMAP_CS_BIT0_MASK   0x0000001F
#define ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT  0
#define ADDRMAP10_ADDRMAP_ROW_B6_MASK   0x0000000F
#define ADDRMAP10_ADDRMAP_ROW_B6_SHIFT  0
#define ADDRMAP10_ADDRMAP_ROW_B7_MASK   0x00000F00
#define ADDRMAP10_ADDRMAP_ROW_B7_SHIFT  8
#define ADDRMAP10_ADDRMAP_ROW_B8_MASK   0x000F0000
#define ADDRMAP10_ADDRMAP_ROW_B8_SHIFT  16
#define ADDRMAP10_ADDRMAP_ROW_B9_MASK   0x0F000000
#define ADDRMAP10_ADDRMAP_ROW_B9_SHIFT  24
#define ADDRMAP11_ADDRMAP_ROW_B10_MASK  0x0000000F
#define ADDRMAP11_ADDRMAP_ROW_B10_SHIFT 0
#define ADDRMAP1_ADDRMAP_BANK_B0_MASK   0x0000003F
#define ADDRMAP1_ADDRMAP_BANK_B0_SHIFT  0
#define ADDRMAP1_ADDRMAP_BANK_B1_MASK   0x00003F00
#define ADDRMAP1_ADDRMAP_BANK_B1_SHIFT  8
#define ADDRMAP1_ADDRMAP_BANK_B2_MASK   0x003F0000
#define ADDRMAP1_ADDRMAP_BANK_B2_SHIFT  16
#define ADDRMAP2_ADDRMAP_COL_B2_MASK    0x0000000F
#define ADDRMAP2_ADDRMAP_COL_B2_SHIFT   0
#define ADDRMAP2_ADDRMAP_COL_B3_MASK    0x00001F00
#define ADDRMAP2_ADDRMAP_COL_B3_SHIFT   8
#define ADDRMAP2_ADDRMAP_COL_B4_MASK    0x000F0000
#define ADDRMAP2_ADDRMAP_COL_B4_SHIFT   16
#define ADDRMAP2_ADDRMAP_COL_B5_MASK    0x0F000000
#define ADDRMAP2_ADDRMAP_COL_B5_SHIFT   24
#define ADDRMAP3_ADDRMAP_COL_B6_MASK    0x0000001F
#define ADDRMAP3_ADDRMAP_COL_B6_SHIFT   0
#define ADDRMAP3_ADDRMAP_COL_B7_MASK    0x00001F00
#define ADDRMAP3_ADDRMAP_COL_B7_SHIFT   8
#define ADDRMAP3_ADDRMAP_COL_B8_MASK    0x001F0000
#define ADDRMAP3_ADDRMAP_COL_B8_SHIFT   16
#define ADDRMAP3_ADDRMAP_COL_B9_MASK    0x1F000000
#define ADDRMAP3_ADDRMAP_COL_B9_SHIFT   24
#define ADDRMAP4_ADDRMAP_COL_B10_MASK   0x0000001F
#define ADDRMAP4_ADDRMAP_COL_B10_SHIFT  0
#define ADDRMAP4_ADDRMAP_COL_B11_MASK   0x00001F00
#define ADDRMAP4_ADDRMAP_COL_B11_SHIFT  8
#define ADDRMAP5_ADDRMAP_ROW_B0_MASK    0x0000000F
#define ADDRMAP5_ADDRMAP_ROW_B0_SHIFT   0
#define ADDRMAP5_ADDRMAP_ROW_B11_MASK   0x0F000000
#define ADDRMAP5_ADDRMAP_ROW_B11_SHIFT  24
#define ADDRMAP5_ADDRMAP_ROW_B1_MASK    0x00000F00
#define ADDRMAP5_ADDRMAP_ROW_B1_SHIFT   8
#define ADDRMAP5_ADDRMAP_ROW_B2_10_MASK 0x000F0000
#define ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT        16
#define ADDRMAP6_ADDRMAP_ROW_B12_MASK   0x0000000F
#define ADDRMAP6_ADDRMAP_ROW_B12_SHIFT  0
#define ADDRMAP6_ADDRMAP_ROW_B13_MASK   0x00000F00
#define ADDRMAP6_ADDRMAP_ROW_B13_SHIFT  8
#define ADDRMAP6_ADDRMAP_ROW_B14_MASK   0x000F0000
#define ADDRMAP6_ADDRMAP_ROW_B14_SHIFT  16
#define ADDRMAP6_ADDRMAP_ROW_B15_MASK   0x0F000000
#define ADDRMAP6_ADDRMAP_ROW_B15_SHIFT  24
#define ADDRMAP7_ADDRMAP_ROW_B16_MASK   0x0000000F
#define ADDRMAP7_ADDRMAP_ROW_B16_SHIFT  0
#define ADDRMAP7_ADDRMAP_ROW_B17_MASK   0x00000F00
#define ADDRMAP7_ADDRMAP_ROW_B17_SHIFT  8
#define ADDRMAP8_ADDRMAP_BG_B0_MASK     0x0000003F
#define ADDRMAP8_ADDRMAP_BG_B0_SHIFT    0
#define ADDRMAP8_ADDRMAP_BG_B1_MASK     0x00003F00
#define ADDRMAP8_ADDRMAP_BG_B1_SHIFT    8
#define ADDRMAP9_ADDRMAP_ROW_B2_MASK    0x0000000F
#define ADDRMAP9_ADDRMAP_ROW_B2_SHIFT   0
#define ADDRMAP9_ADDRMAP_ROW_B3_MASK    0x00000F00
#define ADDRMAP9_ADDRMAP_ROW_B3_SHIFT   8
#define ADDRMAP9_ADDRMAP_ROW_B4_MASK    0x000F0000
#define ADDRMAP9_ADDRMAP_ROW_B4_SHIFT   16
#define ADDRMAP9_ADDRMAP_ROW_B5_MASK    0x0F000000
#define ADDRMAP9_ADDRMAP_ROW_B5_SHIFT   24
#define ADVECCINDEX_ECC_ERR_SYMBOL_SEL_MASK     0x00000018
#define ADVECCINDEX_ECC_ERR_SYMBOL_SEL_SHIFT    3
#define ADVECCINDEX_ECC_POISON_BEATS_SEL_MASK   0x000001E0
#define ADVECCINDEX_ECC_POISON_BEATS_SEL_SHIFT  5
#define ADVECCINDEX_ECC_SYNDROME_SEL_MASK       0x00000007
#define ADVECCINDEX_ECC_SYNDROME_SEL_SHIFT      0
#define CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MASK   0x00000004
#define CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SHIFT  2
#define CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MASK   0x00000002
#define CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SHIFT  1
#define CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MASK    0x00000001
#define CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SHIFT   0
#define CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR_MASK      0x00001000
#define CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR_SHIFT     12
#define CRCPARCTL1_CRC_ENABLE_MASK      0x00000010
#define CRCPARCTL1_CRC_ENABLE_SHIFT     4
#define CRCPARCTL1_CRC_INC_DM_MASK      0x00000080
#define CRCPARCTL1_CRC_INC_DM_SHIFT     7
#define CRCPARCTL1_PARITY_ENABLE_MASK   0x00000001
#define CRCPARCTL1_PARITY_ENABLE_SHIFT  0
#define CRCPARSTAT_DFI_ALERT_ERR_CNT_MASK       0x0000FFFF
#define CRCPARSTAT_DFI_ALERT_ERR_CNT_SHIFT      0
#define CRCPARSTAT_DFI_ALERT_ERR_INT_MASK       0x00010000
#define CRCPARSTAT_DFI_ALERT_ERR_INT_SHIFT      16
#define DBG0_DIS_COLLISION_PAGE_OPT_MASK        0x00000010
#define DBG0_DIS_COLLISION_PAGE_OPT_SHIFT       4
#define DBG0_DIS_MAX_RANK_RD_OPT_MASK   0x00000040
#define DBG0_DIS_MAX_RANK_RD_OPT_SHIFT  6
#define DBG0_DIS_MAX_RANK_WR_OPT_MASK   0x00000080
#define DBG0_DIS_MAX_RANK_WR_OPT_SHIFT  7
#define DBG0_DIS_WC_MASK        0x00000001
#define DBG0_DIS_WC_SHIFT       0
#define DBG1_DIS_DQ_MASK        0x00000001
#define DBG1_DIS_DQ_SHIFT       0
#define DBG1_DIS_HIF_MASK       0x00000002
#define DBG1_DIS_HIF_SHIFT      1
#define DBGCAM1_DBG_WRECC_Q_DEPTH_MASK  0x0000007F
#define DBGCAM1_DBG_WRECC_Q_DEPTH_SHIFT 0
#define DBGCAM_DBG_HPR_Q_DEPTH_MASK     0x0000007F
#define DBGCAM_DBG_HPR_Q_DEPTH_SHIFT    0
#define DBGCAM_DBG_LPR_Q_DEPTH_MASK     0x00007F00
#define DBGCAM_DBG_LPR_Q_DEPTH_SHIFT    8
#define DBGCAM_DBG_RD_Q_EMPTY_MASK      0x02000000
#define DBGCAM_DBG_RD_Q_EMPTY_SHIFT     25
#define DBGCAM_DBG_STALL_MASK   0x01000000
#define DBGCAM_DBG_STALL_SHIFT  24
#define DBGCAM_DBG_WR_Q_EMPTY_MASK      0x04000000
#define DBGCAM_DBG_WR_Q_EMPTY_SHIFT     26
#define DBGCAM_DBG_W_Q_DEPTH_MASK       0x007F0000
#define DBGCAM_DBG_W_Q_DEPTH_SHIFT      16
#define DBGCAM_RD_DATA_PIPELINE_EMPTY_MASK      0x10000000
#define DBGCAM_RD_DATA_PIPELINE_EMPTY_SHIFT     28
#define DBGCAM_WR_DATA_PIPELINE_EMPTY_MASK      0x20000000
#define DBGCAM_WR_DATA_PIPELINE_EMPTY_SHIFT     29
#define DBGCMD_CTRLUPD_MASK     0x00000020
#define DBGCMD_CTRLUPD_SHIFT    5
#define DBGCMD_RANK0_REFRESH_MASK       0x00000001
#define DBGCMD_RANK0_REFRESH_SHIFT      0
#define DBGCMD_RANK1_REFRESH_MASK       0x00000002
#define DBGCMD_RANK1_REFRESH_SHIFT      1
#define DBGCMD_ZQ_CALIB_SHORT_MASK      0x00000010
#define DBGCMD_ZQ_CALIB_SHORT_SHIFT     4
#define DBGSTAT_CTRLUPD_BUSY_MASK       0x00000020
#define DBGSTAT_CTRLUPD_BUSY_SHIFT      5
#define DBGSTAT_RANK0_REFRESH_BUSY_MASK 0x00000001
#define DBGSTAT_RANK0_REFRESH_BUSY_SHIFT        0
#define DBGSTAT_RANK1_REFRESH_BUSY_MASK 0x00000002
#define DBGSTAT_RANK1_REFRESH_BUSY_SHIFT        1
#define DBGSTAT_ZQ_CALIB_SHORT_BUSY_MASK        0x00000010
#define DBGSTAT_ZQ_CALIB_SHORT_BUSY_SHIFT       4
#define DBICTL_DM_EN_MASK       0x00000001
#define DBICTL_DM_EN_SHIFT      0
#define DBICTL_RD_DBI_EN_MASK   0x00000004
#define DBICTL_RD_DBI_EN_SHIFT  2
#define DBICTL_WR_DBI_EN_MASK   0x00000002
#define DBICTL_WR_DBI_EN_SHIFT  1
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCKEVAL    0x00100308
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCSMAPCTRL0        0x00100340
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCSMAPCTRL1        0x00100344
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCSMAPCTRL10       0x00100368
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCSMAPCTRL11       0x0010036C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCSMAPCTRL12       0x00100370
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCSMAPCTRL13       0x00100374
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCSMAPCTRL14       0x00100378
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCSMAPCTRL15       0x0010037C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCSMAPCTRL2        0x00100348
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCSMAPCTRL3        0x0010034C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCSMAPCTRL4        0x00100350
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCSMAPCTRL5        0x00100354
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCSMAPCTRL6        0x00100358
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCSMAPCTRL7        0x0010035C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCSMAPCTRL8        0x00100360
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCSMAPCTRL9        0x00100364
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL0     0x001003C0
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL1     0x001003C4
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL10    0x001003E8
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL11    0x001003EC
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL12    0x001003F0
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL13    0x001003F4
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL14    0x001003F8
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL15    0x001003FC
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL16    0x001003A4
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL18    0x001003AC
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL19    0x001003B0
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL2     0x001003C8
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL20    0x001003B4
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL21    0x001003B8
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL22    0x001003BC
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL23    0x00100300
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL3     0x001003CC
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL4     0x001003D0
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL5     0x001003D4
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL6     0x001003D8
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL7     0x001003DC
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL8     0x001003E0
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMCTRL9     0x001003E4
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMODTCTRL0  0x00100380
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMODTCTRL1  0x00100384
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMODTCTRL2  0x00100388
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMODTCTRL3  0x0010038C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMODTCTRL4  0x00100390
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMODTCTRL5  0x00100394
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMODTCTRL6  0x00100398
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMODTCTRL7  0x0010039C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMODTCTRL8  0x001003A0
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMPLAYBACK0X0_P0    0x00100200
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMPLAYBACK0X1_P0    0x00100208
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMPLAYBACK0X2_P0    0x00100210
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMPLAYBACK0X3_P0    0x00100218
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMPLAYBACK0X4_P0    0x00100220
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMPLAYBACK0X5_P0    0x00100228
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMPLAYBACK0X6_P0    0x00100230
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMPLAYBACK0X7_P0    0x00100238
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMPLAYBACK1X0_P0    0x00100204
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMPLAYBACK1X1_P0    0x0010020C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMPLAYBACK1X2_P0    0x00100214
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMPLAYBACK1X3_P0    0x0010021C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMPLAYBACK1X4_P0    0x00100224
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMPLAYBACK1X5_P0    0x0010022C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMPLAYBACK1X6_P0    0x00100234
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMPLAYBACK1X7_P0    0x0010023C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMPSTATEOVREN       0x00100240
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMPSTATEOVRVAL      0x00100244
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X0    0x00100000
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X1    0x00100004
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X10   0x00100028
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X11   0x0010002C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X12   0x00100030
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X13   0x00100034
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X14   0x00100038
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X15   0x0010003C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X16   0x00100040
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X17   0x00100044
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X18   0x00100048
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X19   0x0010004C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X2    0x00100008
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X20   0x00100050
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X21   0x00100054
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X22   0x00100058
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X23   0x0010005C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X24   0x00100060
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X25   0x00100064
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X26   0x00100068
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X27   0x0010006C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X28   0x00100070
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X29   0x00100074
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X3    0x0010000C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X30   0x00100078
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X31   0x0010007C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X4    0x00100010
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X5    0x00100014
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X6    0x00100018
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X7    0x0010001C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X8    0x00100020
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ0X9    0x00100024
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X0    0x00100080
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X1    0x00100084
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X10   0x001000A8
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X11   0x001000AC
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X12   0x001000B0
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X13   0x001000B4
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X14   0x001000B8
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X15   0x001000BC
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X16   0x001000C0
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X17   0x001000C4
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X18   0x001000C8
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X19   0x001000CC
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X2    0x00100088
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X20   0x001000D0
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X21   0x001000D4
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X22   0x001000D8
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X23   0x001000DC
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X24   0x001000E0
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X25   0x001000E4
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X26   0x001000E8
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X27   0x001000EC
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X28   0x001000F0
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X29   0x001000F4
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X3    0x0010008C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X30   0x001000F8
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X31   0x001000FC
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X4    0x00100090
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X5    0x00100094
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X6    0x00100098
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X7    0x0010009C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X8    0x001000A0
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ1X9    0x001000A4
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X0    0x00100100
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X1    0x00100104
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X10   0x00100128
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X11   0x0010012C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X12   0x00100130
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X13   0x00100134
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X14   0x00100138
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X15   0x0010013C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X16   0x00100140
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X17   0x00100144
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X18   0x00100148
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X19   0x0010014C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X2    0x00100108
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X20   0x00100150
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X21   0x00100154
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X22   0x00100158
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X23   0x0010015C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X24   0x00100160
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X25   0x00100164
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X26   0x00100168
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X27   0x0010016C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X28   0x00100170
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X29   0x00100174
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X3    0x0010010C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X30   0x00100178
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X31   0x0010017C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X4    0x00100110
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X5    0x00100114
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X6    0x00100118
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X7    0x0010011C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X8    0x00100120
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ2X9    0x00100124
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X0    0x00100180
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X1    0x00100184
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X10   0x001001A8
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X11   0x001001AC
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X12   0x001001B0
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X13   0x001001B4
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X14   0x001001B8
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X15   0x001001BC
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X16   0x001001C0
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X17   0x001001C4
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X18   0x001001C8
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X19   0x001001CC
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X2    0x00100188
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X20   0x001001D0
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X21   0x001001D4
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X22   0x001001D8
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X23   0x001001DC
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X24   0x001001E0
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X25   0x001001E4
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X26   0x001001E8
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X27   0x001001EC
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X28   0x001001F0
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X29   0x001001F4
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X3    0x0010018C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X30   0x001001F8
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X31   0x001001FC
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X4    0x00100190
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X5    0x00100194
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X6    0x00100198
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X7    0x0010019C
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X8    0x001001A0
#define DDRPHYA_ACSM0_P0_ACSM0_P0_ACSMSEQ3X9    0x001001A4
#define DDRPHYA_ACSM0_P0_ACSM0_P0_LOWSPEEDCLOCKDIVIDER  0x00100320
#define DDRPHYA_ACSM0_P0_ACSM0_P0_LOWSPEEDCLOCKSTOPVAL  0x001003A8
#define DDRPHYA_ACSM0_P1_ACSM0_P1_ACSMPLAYBACK0X0_P1    0x00500200
#define DDRPHYA_ACSM0_P1_ACSM0_P1_ACSMPLAYBACK0X1_P1    0x00500208
#define DDRPHYA_ACSM0_P1_ACSM0_P1_ACSMPLAYBACK0X2_P1    0x00500210
#define DDRPHYA_ACSM0_P1_ACSM0_P1_ACSMPLAYBACK0X3_P1    0x00500218
#define DDRPHYA_ACSM0_P1_ACSM0_P1_ACSMPLAYBACK0X4_P1    0x00500220
#define DDRPHYA_ACSM0_P1_ACSM0_P1_ACSMPLAYBACK0X5_P1    0x00500228
#define DDRPHYA_ACSM0_P1_ACSM0_P1_ACSMPLAYBACK0X6_P1    0x00500230
#define DDRPHYA_ACSM0_P1_ACSM0_P1_ACSMPLAYBACK0X7_P1    0x00500238
#define DDRPHYA_ACSM0_P1_ACSM0_P1_ACSMPLAYBACK1X0_P1    0x00500204
#define DDRPHYA_ACSM0_P1_ACSM0_P1_ACSMPLAYBACK1X1_P1    0x0050020C
#define DDRPHYA_ACSM0_P1_ACSM0_P1_ACSMPLAYBACK1X2_P1    0x00500214
#define DDRPHYA_ACSM0_P1_ACSM0_P1_ACSMPLAYBACK1X3_P1    0x0050021C
#define DDRPHYA_ACSM0_P1_ACSM0_P1_ACSMPLAYBACK1X4_P1    0x00500224
#define DDRPHYA_ACSM0_P1_ACSM0_P1_ACSMPLAYBACK1X5_P1    0x0050022C
#define DDRPHYA_ACSM0_P1_ACSM0_P1_ACSMPLAYBACK1X6_P1    0x00500234
#define DDRPHYA_ACSM0_P1_ACSM0_P1_ACSMPLAYBACK1X7_P1    0x0050023C
#define DDRPHYA_ACSM0_P2_ACSM0_P2_ACSMPLAYBACK0X0_P2    0x00900200
#define DDRPHYA_ACSM0_P2_ACSM0_P2_ACSMPLAYBACK0X1_P2    0x00900208
#define DDRPHYA_ACSM0_P2_ACSM0_P2_ACSMPLAYBACK0X2_P2    0x00900210
#define DDRPHYA_ACSM0_P2_ACSM0_P2_ACSMPLAYBACK0X3_P2    0x00900218
#define DDRPHYA_ACSM0_P2_ACSM0_P2_ACSMPLAYBACK0X4_P2    0x00900220
#define DDRPHYA_ACSM0_P2_ACSM0_P2_ACSMPLAYBACK0X5_P2    0x00900228
#define DDRPHYA_ACSM0_P2_ACSM0_P2_ACSMPLAYBACK0X6_P2    0x00900230
#define DDRPHYA_ACSM0_P2_ACSM0_P2_ACSMPLAYBACK0X7_P2    0x00900238
#define DDRPHYA_ACSM0_P2_ACSM0_P2_ACSMPLAYBACK1X0_P2    0x00900204
#define DDRPHYA_ACSM0_P2_ACSM0_P2_ACSMPLAYBACK1X1_P2    0x0090020C
#define DDRPHYA_ACSM0_P2_ACSM0_P2_ACSMPLAYBACK1X2_P2    0x00900214
#define DDRPHYA_ACSM0_P2_ACSM0_P2_ACSMPLAYBACK1X3_P2    0x0090021C
#define DDRPHYA_ACSM0_P2_ACSM0_P2_ACSMPLAYBACK1X4_P2    0x00900224
#define DDRPHYA_ACSM0_P2_ACSM0_P2_ACSMPLAYBACK1X5_P2    0x0090022C
#define DDRPHYA_ACSM0_P2_ACSM0_P2_ACSMPLAYBACK1X6_P2    0x00900234
#define DDRPHYA_ACSM0_P2_ACSM0_P2_ACSMPLAYBACK1X7_P2    0x0090023C
#define DDRPHYA_ACSM0_P3_ACSM0_P3_ACSMPLAYBACK0X0_P3    0x00D00200
#define DDRPHYA_ACSM0_P3_ACSM0_P3_ACSMPLAYBACK0X1_P3    0x00D00208
#define DDRPHYA_ACSM0_P3_ACSM0_P3_ACSMPLAYBACK0X2_P3    0x00D00210
#define DDRPHYA_ACSM0_P3_ACSM0_P3_ACSMPLAYBACK0X3_P3    0x00D00218
#define DDRPHYA_ACSM0_P3_ACSM0_P3_ACSMPLAYBACK0X4_P3    0x00D00220
#define DDRPHYA_ACSM0_P3_ACSM0_P3_ACSMPLAYBACK0X5_P3    0x00D00228
#define DDRPHYA_ACSM0_P3_ACSM0_P3_ACSMPLAYBACK0X6_P3    0x00D00230
#define DDRPHYA_ACSM0_P3_ACSM0_P3_ACSMPLAYBACK0X7_P3    0x00D00238
#define DDRPHYA_ACSM0_P3_ACSM0_P3_ACSMPLAYBACK1X0_P3    0x00D00204
#define DDRPHYA_ACSM0_P3_ACSM0_P3_ACSMPLAYBACK1X1_P3    0x00D0020C
#define DDRPHYA_ACSM0_P3_ACSM0_P3_ACSMPLAYBACK1X2_P3    0x00D00214
#define DDRPHYA_ACSM0_P3_ACSM0_P3_ACSMPLAYBACK1X3_P3    0x00D0021C
#define DDRPHYA_ACSM0_P3_ACSM0_P3_ACSMPLAYBACK1X4_P3    0x00D00224
#define DDRPHYA_ACSM0_P3_ACSM0_P3_ACSMPLAYBACK1X5_P3    0x00D0022C
#define DDRPHYA_ACSM0_P3_ACSM0_P3_ACSMPLAYBACK1X6_P3    0x00D00234
#define DDRPHYA_ACSM0_P3_ACSM0_P3_ACSMPLAYBACK1X7_P3    0x00D0023C
#define DDRPHYA_ANIB0_P0_ANIB0_P0_AFORCEDRVCONT 0x0000009C
#define DDRPHYA_ANIB0_P0_ANIB0_P0_AFORCETRICONT 0x000000A0
#define DDRPHYA_ANIB0_P0_ANIB0_P0_ATESTPRBSERR  0x0000014C
#define DDRPHYA_ANIB0_P0_ANIB0_P0_ATESTPRBSERRCNT       0x00000158
#define DDRPHYA_ANIB0_P0_ANIB0_P0_ATXDLY_P0     0x00000200
#define DDRPHYA_ANIB0_P0_ANIB0_P0_ATXIMPEDANCE  0x0000010C
#define DDRPHYA_ANIB0_P0_ANIB0_P0_ATXSLEWRATE   0x00000154
#define DDRPHYA_ANIB0_P0_ANIB0_P0_MTESTMUXSEL   0x00000068
#define DDRPHYA_ANIB0_P1_ANIB0_P1_ATXDLY_P1     0x00400200
#define DDRPHYA_ANIB0_P2_ANIB0_P2_ATXDLY_P2     0x00800200
#define DDRPHYA_ANIB0_P3_ANIB0_P3_ATXDLY_P3     0x00C00200
#define DDRPHYA_ANIB10_P0_ANIB10_P0_AFORCEDRVCONT       0x0002809C
#define DDRPHYA_ANIB10_P0_ANIB10_P0_AFORCETRICONT       0x000280A0
#define DDRPHYA_ANIB10_P0_ANIB10_P0_ATESTPRBSERR        0x0002814C
#define DDRPHYA_ANIB10_P0_ANIB10_P0_ATESTPRBSERRCNT     0x00028158
#define DDRPHYA_ANIB10_P0_ANIB10_P0_ATXDLY_P0   0x00028200
#define DDRPHYA_ANIB10_P0_ANIB10_P0_ATXIMPEDANCE        0x0002810C
#define DDRPHYA_ANIB10_P0_ANIB10_P0_ATXSLEWRATE 0x00028154
#define DDRPHYA_ANIB10_P0_ANIB10_P0_MTESTMUXSEL 0x00028068
#define DDRPHYA_ANIB10_P1_ANIB10_P1_ATXDLY_P1   0x00428200
#define DDRPHYA_ANIB10_P2_ANIB10_P2_ATXDLY_P2   0x00828200
#define DDRPHYA_ANIB10_P3_ANIB10_P3_ATXDLY_P3   0x00C28200
#define DDRPHYA_ANIB11_P0_ANIB11_P0_AFORCEDRVCONT       0x0002C09C
#define DDRPHYA_ANIB11_P0_ANIB11_P0_AFORCETRICONT       0x0002C0A0
#define DDRPHYA_ANIB11_P0_ANIB11_P0_ATESTPRBSERR        0x0002C14C
#define DDRPHYA_ANIB11_P0_ANIB11_P0_ATESTPRBSERRCNT     0x0002C158
#define DDRPHYA_ANIB11_P0_ANIB11_P0_ATXDLY_P0   0x0002C200
#define DDRPHYA_ANIB11_P0_ANIB11_P0_ATXIMPEDANCE        0x0002C10C
#define DDRPHYA_ANIB11_P0_ANIB11_P0_ATXSLEWRATE 0x0002C154
#define DDRPHYA_ANIB11_P0_ANIB11_P0_MTESTMUXSEL 0x0002C068
#define DDRPHYA_ANIB11_P1_ANIB11_P1_ATXDLY_P1   0x0042C200
#define DDRPHYA_ANIB11_P2_ANIB11_P2_ATXDLY_P2   0x0082C200
#define DDRPHYA_ANIB11_P3_ANIB11_P3_ATXDLY_P3   0x00C2C200
#define DDRPHYA_ANIB1_P0_ANIB1_P0_AFORCEDRVCONT 0x0000409C
#define DDRPHYA_ANIB1_P0_ANIB1_P0_AFORCETRICONT 0x000040A0
#define DDRPHYA_ANIB1_P0_ANIB1_P0_ATESTPRBSERR  0x0000414C
#define DDRPHYA_ANIB1_P0_ANIB1_P0_ATESTPRBSERRCNT       0x00004158
#define DDRPHYA_ANIB1_P0_ANIB1_P0_ATXDLY_P0     0x00004200
#define DDRPHYA_ANIB1_P0_ANIB1_P0_ATXIMPEDANCE  0x0000410C
#define DDRPHYA_ANIB1_P0_ANIB1_P0_ATXSLEWRATE   0x00004154
#define DDRPHYA_ANIB1_P0_ANIB1_P0_MTESTMUXSEL   0x00004068
#define DDRPHYA_ANIB1_P1_ANIB1_P1_ATXDLY_P1     0x00404200
#define DDRPHYA_ANIB1_P2_ANIB1_P2_ATXDLY_P2     0x00804200
#define DDRPHYA_ANIB1_P3_ANIB1_P3_ATXDLY_P3     0x00C04200
#define DDRPHYA_ANIB2_P0_ANIB2_P0_AFORCEDRVCONT 0x0000809C
#define DDRPHYA_ANIB2_P0_ANIB2_P0_AFORCETRICONT 0x000080A0
#define DDRPHYA_ANIB2_P0_ANIB2_P0_ATESTPRBSERR  0x0000814C
#define DDRPHYA_ANIB2_P0_ANIB2_P0_ATESTPRBSERRCNT       0x00008158
#define DDRPHYA_ANIB2_P0_ANIB2_P0_ATXDLY_P0     0x00008200
#define DDRPHYA_ANIB2_P0_ANIB2_P0_ATXIMPEDANCE  0x0000810C
#define DDRPHYA_ANIB2_P0_ANIB2_P0_ATXSLEWRATE   0x00008154
#define DDRPHYA_ANIB2_P0_ANIB2_P0_MTESTMUXSEL   0x00008068
#define DDRPHYA_ANIB2_P1_ANIB2_P1_ATXDLY_P1     0x00408200
#define DDRPHYA_ANIB2_P2_ANIB2_P2_ATXDLY_P2     0x00808200
#define DDRPHYA_ANIB2_P3_ANIB2_P3_ATXDLY_P3     0x00C08200
#define DDRPHYA_ANIB3_P0_ANIB3_P0_AFORCEDRVCONT 0x0000C09C
#define DDRPHYA_ANIB3_P0_ANIB3_P0_AFORCETRICONT 0x0000C0A0
#define DDRPHYA_ANIB3_P0_ANIB3_P0_ATESTPRBSERR  0x0000C14C
#define DDRPHYA_ANIB3_P0_ANIB3_P0_ATESTPRBSERRCNT       0x0000C158
#define DDRPHYA_ANIB3_P0_ANIB3_P0_ATXDLY_P0     0x0000C200
#define DDRPHYA_ANIB3_P0_ANIB3_P0_ATXIMPEDANCE  0x0000C10C
#define DDRPHYA_ANIB3_P0_ANIB3_P0_ATXSLEWRATE   0x0000C154
#define DDRPHYA_ANIB3_P0_ANIB3_P0_MTESTMUXSEL   0x0000C068
#define DDRPHYA_ANIB3_P1_ANIB3_P1_ATXDLY_P1     0x0040C200
#define DDRPHYA_ANIB3_P2_ANIB3_P2_ATXDLY_P2     0x0080C200
#define DDRPHYA_ANIB3_P3_ANIB3_P3_ATXDLY_P3     0x00C0C200
#define DDRPHYA_ANIB4_P0_ANIB4_P0_AFORCEDRVCONT 0x0001009C
#define DDRPHYA_ANIB4_P0_ANIB4_P0_AFORCETRICONT 0x000100A0
#define DDRPHYA_ANIB4_P0_ANIB4_P0_ATESTPRBSERR  0x0001014C
#define DDRPHYA_ANIB4_P0_ANIB4_P0_ATESTPRBSERRCNT       0x00010158
#define DDRPHYA_ANIB4_P0_ANIB4_P0_ATXDLY_P0     0x00010200
#define DDRPHYA_ANIB4_P0_ANIB4_P0_ATXIMPEDANCE  0x0001010C
#define DDRPHYA_ANIB4_P0_ANIB4_P0_ATXSLEWRATE   0x00010154
#define DDRPHYA_ANIB4_P0_ANIB4_P0_MTESTMUXSEL   0x00010068
#define DDRPHYA_ANIB4_P1_ANIB4_P1_ATXDLY_P1     0x00410200
#define DDRPHYA_ANIB4_P2_ANIB4_P2_ATXDLY_P2     0x00810200
#define DDRPHYA_ANIB4_P3_ANIB4_P3_ATXDLY_P3     0x00C10200
#define DDRPHYA_ANIB5_P0_ANIB5_P0_AFORCEDRVCONT 0x0001409C
#define DDRPHYA_ANIB5_P0_ANIB5_P0_AFORCETRICONT 0x000140A0
#define DDRPHYA_ANIB5_P0_ANIB5_P0_ATESTPRBSERR  0x0001414C
#define DDRPHYA_ANIB5_P0_ANIB5_P0_ATESTPRBSERRCNT       0x00014158
#define DDRPHYA_ANIB5_P0_ANIB5_P0_ATXDLY_P0     0x00014200
#define DDRPHYA_ANIB5_P0_ANIB5_P0_ATXIMPEDANCE  0x0001410C
#define DDRPHYA_ANIB5_P0_ANIB5_P0_ATXSLEWRATE   0x00014154
#define DDRPHYA_ANIB5_P0_ANIB5_P0_MTESTMUXSEL   0x00014068
#define DDRPHYA_ANIB5_P1_ANIB5_P1_ATXDLY_P1     0x00414200
#define DDRPHYA_ANIB5_P2_ANIB5_P2_ATXDLY_P2     0x00814200
#define DDRPHYA_ANIB5_P3_ANIB5_P3_ATXDLY_P3     0x00C14200
#define DDRPHYA_ANIB6_P0_ANIB6_P0_AFORCEDRVCONT 0x0001809C
#define DDRPHYA_ANIB6_P0_ANIB6_P0_AFORCETRICONT 0x000180A0
#define DDRPHYA_ANIB6_P0_ANIB6_P0_ATESTPRBSERR  0x0001814C
#define DDRPHYA_ANIB6_P0_ANIB6_P0_ATESTPRBSERRCNT       0x00018158
#define DDRPHYA_ANIB6_P0_ANIB6_P0_ATXDLY_P0     0x00018200
#define DDRPHYA_ANIB6_P0_ANIB6_P0_ATXIMPEDANCE  0x0001810C
#define DDRPHYA_ANIB6_P0_ANIB6_P0_ATXSLEWRATE   0x00018154
#define DDRPHYA_ANIB6_P0_ANIB6_P0_MTESTMUXSEL   0x00018068
#define DDRPHYA_ANIB6_P1_ANIB6_P1_ATXDLY_P1     0x00418200
#define DDRPHYA_ANIB6_P2_ANIB6_P2_ATXDLY_P2     0x00818200
#define DDRPHYA_ANIB6_P3_ANIB6_P3_ATXDLY_P3     0x00C18200
#define DDRPHYA_ANIB7_P0_ANIB7_P0_AFORCEDRVCONT 0x0001C09C
#define DDRPHYA_ANIB7_P0_ANIB7_P0_AFORCETRICONT 0x0001C0A0
#define DDRPHYA_ANIB7_P0_ANIB7_P0_ATESTPRBSERR  0x0001C14C
#define DDRPHYA_ANIB7_P0_ANIB7_P0_ATESTPRBSERRCNT       0x0001C158
#define DDRPHYA_ANIB7_P0_ANIB7_P0_ATXDLY_P0     0x0001C200
#define DDRPHYA_ANIB7_P0_ANIB7_P0_ATXIMPEDANCE  0x0001C10C
#define DDRPHYA_ANIB7_P0_ANIB7_P0_ATXSLEWRATE   0x0001C154
#define DDRPHYA_ANIB7_P0_ANIB7_P0_MTESTMUXSEL   0x0001C068
#define DDRPHYA_ANIB7_P1_ANIB7_P1_ATXDLY_P1     0x0041C200
#define DDRPHYA_ANIB7_P2_ANIB7_P2_ATXDLY_P2     0x0081C200
#define DDRPHYA_ANIB7_P3_ANIB7_P3_ATXDLY_P3     0x00C1C200
#define DDRPHYA_ANIB8_P0_ANIB8_P0_AFORCEDRVCONT 0x0002009C
#define DDRPHYA_ANIB8_P0_ANIB8_P0_AFORCETRICONT 0x000200A0
#define DDRPHYA_ANIB8_P0_ANIB8_P0_ATESTPRBSERR  0x0002014C
#define DDRPHYA_ANIB8_P0_ANIB8_P0_ATESTPRBSERRCNT       0x00020158
#define DDRPHYA_ANIB8_P0_ANIB8_P0_ATXDLY_P0     0x00020200
#define DDRPHYA_ANIB8_P0_ANIB8_P0_ATXIMPEDANCE  0x0002010C
#define DDRPHYA_ANIB8_P0_ANIB8_P0_ATXSLEWRATE   0x00020154
#define DDRPHYA_ANIB8_P0_ANIB8_P0_MTESTMUXSEL   0x00020068
#define DDRPHYA_ANIB8_P1_ANIB8_P1_ATXDLY_P1     0x00420200
#define DDRPHYA_ANIB8_P2_ANIB8_P2_ATXDLY_P2     0x00820200
#define DDRPHYA_ANIB8_P3_ANIB8_P3_ATXDLY_P3     0x00C20200
#define DDRPHYA_ANIB9_P0_ANIB9_P0_AFORCEDRVCONT 0x0002409C
#define DDRPHYA_ANIB9_P0_ANIB9_P0_AFORCETRICONT 0x000240A0
#define DDRPHYA_ANIB9_P0_ANIB9_P0_ATESTPRBSERR  0x0002414C
#define DDRPHYA_ANIB9_P0_ANIB9_P0_ATESTPRBSERRCNT       0x00024158
#define DDRPHYA_ANIB9_P0_ANIB9_P0_ATXDLY_P0     0x00024200
#define DDRPHYA_ANIB9_P0_ANIB9_P0_ATXIMPEDANCE  0x0002410C
#define DDRPHYA_ANIB9_P0_ANIB9_P0_ATXSLEWRATE   0x00024154
#define DDRPHYA_ANIB9_P0_ANIB9_P0_MTESTMUXSEL   0x00024068
#define DDRPHYA_ANIB9_P1_ANIB9_P1_ATXDLY_P1     0x00424200
#define DDRPHYA_ANIB9_P2_ANIB9_P2_ATXDLY_P2     0x00824200
#define DDRPHYA_ANIB9_P3_ANIB9_P3_ATXDLY_P3     0x00C24200
#define DDRPHYA_APBONLY0_APBONLY0_DCTWRITEONLY  0x003400C0
#define DDRPHYA_APBONLY0_APBONLY0_DCTWRITEPROT  0x003400C4
#define DDRPHYA_APBONLY0_APBONLY0_DFICFGRDDATAVALIDTICKS        0x003400DC
#define DDRPHYA_APBONLY0_APBONLY0_DFIINITCOMPLETESHADOW 0x003403E8
#define DDRPHYA_APBONLY0_APBONLY0_MICROCONTMUXSEL       0x00340000
#define DDRPHYA_APBONLY0_APBONLY0_MICRORESET    0x00340264
#define DDRPHYA_APBONLY0_APBONLY0_NEVERGATECSRCLOCK     0x003400D4
#define DDRPHYA_APBONLY0_APBONLY0_SEQUENCEROVERRIDE     0x0034039C
#define DDRPHYA_APBONLY0_APBONLY0_UCTDATWRITEONLYSHADOW 0x003400D0
#define DDRPHYA_APBONLY0_APBONLY0_UCTSHADOWREGS 0x00340010
#define DDRPHYA_APBONLY0_APBONLY0_UCTWRITEONLYSHADOW    0x003400C8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_ASYNCDBYTEMODE      0x00040090
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_ASYNCDBYTERXDATA    0x000400A8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_ASYNCDBYTETXDATA    0x000400A0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_ASYNCDBYTETXEN      0x00040098
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DBYTEALLDTSMCTRL0   0x000402E4
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DBYTEALLDTSMCTRL1   0x000402E8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DBYTEALLDTSMCTRL2   0x000402EC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DBYTEMISCMODE       0x00040000
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DFIMRL_P0   0x00040080
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DQ0LNSEL    0x00040280
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DQ1LNSEL    0x00040284
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DQ2LNSEL    0x00040288
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DQ3LNSEL    0x0004028C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DQ4LNSEL    0x00040290
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DQ5LNSEL    0x00040294
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DQ6LNSEL    0x00040298
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DQ7LNSEL    0x0004029C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DQDQSRCVCNTRL1      0x00040128
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DQDQSRCVCNTRL2_P0   0x00040130
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DQDQSRCVCNTRL_B0_P0 0x0004010C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DQDQSRCVCNTRL_B1_P0 0x0004050C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DTSMBLANKINGCTRL    0x000402C4
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DTSMLOTHLDXINGIND   0x000402E0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DTSMTRAINMODECTRL   0x0004007C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DTSMUPTHLDXINGIND   0x000402DC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_DXLCDLSTATUS        0x00040390
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_MTESTMUXSEL 0x00040068
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_PPTCTLDYN   0x000402AC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_PPTCTLSTATIC        0x000402A8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_PPTDQSCNTINVTRNTG0_P0       0x000402B8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_PPTDQSCNTINVTRNTG1_P0       0x000402BC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_PPTINFO     0x000402B0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_PPTRXENEVNT 0x000402B4
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXCLKCDLYTG0_U0_P0  0x00040240
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXCLKCDLYTG0_U1_P0  0x00040640
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXCLKCDLYTG1_U0_P0  0x00040244
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXCLKCDLYTG1_U1_P0  0x00040644
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXCLKCDLYTG2_U0_P0  0x00040248
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXCLKCDLYTG2_U1_P0  0x00040648
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXCLKCDLYTG3_U0_P0  0x0004024C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXCLKCDLYTG3_U1_P0  0x0004064C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXCLKDLYTG0_U0_P0   0x00040230
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXCLKDLYTG0_U1_P0   0x00040630
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXCLKDLYTG1_U0_P0   0x00040234
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXCLKDLYTG1_U1_P0   0x00040634
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXCLKDLYTG2_U0_P0   0x00040238
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXCLKDLYTG2_U1_P0   0x00040638
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXCLKDLYTG3_U0_P0   0x0004023C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXCLKDLYTG3_U1_P0   0x0004063C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXENDLYTG0_U0_P0    0x00040200
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXENDLYTG0_U1_P0    0x00040600
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXENDLYTG1_U0_P0    0x00040204
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXENDLYTG1_U1_P0    0x00040604
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXENDLYTG2_U0_P0    0x00040208
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXENDLYTG2_U1_P0    0x00040608
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXENDLYTG3_U0_P0    0x0004020C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXENDLYTG3_U1_P0    0x0004060C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXFIFOCHECKERRVALUES        0x0004015C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXFIFOCHECKSTATUS   0x00040158
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXFIFOCONTENTSDBI   0x00040170
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXFIFOCONTENTSDQ3210        0x00040168
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXFIFOCONTENTSDQ7654        0x0004016C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXFIFOINFO  0x00040160
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXFIFOVISIBILITY    0x00040164
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG0_R0       0x000401A0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG0_R1       0x000405A0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG0_R2       0x000409A0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG0_R3       0x00040DA0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG0_R4       0x000411A0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG0_R5       0x000415A0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG0_R6       0x000419A0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG0_R7       0x00041DA0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG0_R8       0x000421A0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG1_R0       0x000401A4
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG1_R1       0x000405A4
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG1_R2       0x000409A4
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG1_R3       0x00040DA4
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG1_R4       0x000411A4
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG1_R5       0x000415A4
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG1_R6       0x000419A4
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG1_R7       0x00041DA4
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG1_R8       0x000421A4
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG2_R0       0x000401A8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG2_R1       0x000405A8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG2_R2       0x000409A8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG2_R3       0x00040DA8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG2_R4       0x000411A8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG2_R5       0x000415A8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG2_R6       0x000419A8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG2_R7       0x00041DA8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG2_R8       0x000421A8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG3_R0       0x000401AC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG3_R1       0x000405AC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG3_R2       0x000409AC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG3_R3       0x00040DAC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG3_R4       0x000411AC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG3_R5       0x000415AC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG3_R6       0x000419AC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG3_R7       0x00041DAC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXPBDLYTG3_R8       0x000421AC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_RXTRAINPATTERNENABLE        0x00040040
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TESTMODECONFIG      0x0004005C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGCNTR_R0     0x000400C8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGCNTR_R1     0x000404C8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGCNTR_R2     0x000408C8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGCNTR_R3     0x00040CC8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGCNTR_R4     0x000410C8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGCNTR_R5     0x000414C8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGCNTR_R6     0x000418C8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGCNTR_R7     0x00041CC8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGCNTR_R8     0x000420C8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGINCDECDTSMEN_R0     0x00040188
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGINCDECDTSMEN_R1     0x00040588
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGINCDECDTSMEN_R2     0x00040988
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGINCDECDTSMEN_R3     0x00040D88
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGINCDECDTSMEN_R4     0x00041188
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGINCDECDTSMEN_R5     0x00041588
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGINCDECDTSMEN_R6     0x00041988
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGINCDECDTSMEN_R7     0x00041D88
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGINCDECDTSMEN_R8     0x00042188
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TRAININGPARAM       0x00040008
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM0_I0     0x000402C8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM0_I1     0x000406C8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM0_I2     0x00040AC8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM0_I3     0x00040EC8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM0_I4     0x000412C8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM0_I5     0x000416C8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM0_I6     0x00041AC8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM0_I7     0x00041EC8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM0_I8     0x000422C8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM1_I0     0x000402CC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM1_I1     0x000406CC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM1_I2     0x00040ACC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM1_I3     0x00040ECC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM1_I4     0x000412CC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM1_I5     0x000416CC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM1_I6     0x00041ACC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM1_I7     0x00041ECC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM1_I8     0x000422CC
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM2_I0     0x000402D0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM2_I1     0x000406D0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM2_I2     0x00040AD0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM2_I3     0x00040ED0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM2_I4     0x000412D0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM2_I5     0x000416D0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM2_I6     0x00041AD0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM2_I7     0x00041ED0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM2_I8     0x000422D0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSM3        0x000402D4
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSMBYTE0    0x00040004
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSMBYTE1    0x00040044
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSMBYTE2    0x00040048
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSMBYTE3    0x0004004C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSMBYTE4    0x00040050
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TSMBYTE5    0x00040060
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXCHKDATASELECTS    0x000402D8
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG0_R0_P0    0x00040300
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG0_R1_P0    0x00040700
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG0_R2_P0    0x00040B00
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG0_R3_P0    0x00040F00
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG0_R4_P0    0x00041300
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG0_R5_P0    0x00041700
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG0_R6_P0    0x00041B00
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG0_R7_P0    0x00041F00
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG0_R8_P0    0x00042300
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG1_R0_P0    0x00040304
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG1_R1_P0    0x00040704
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG1_R2_P0    0x00040B04
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG1_R3_P0    0x00040F04
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG1_R4_P0    0x00041304
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG1_R5_P0    0x00041704
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG1_R6_P0    0x00041B04
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG1_R7_P0    0x00041F04
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG1_R8_P0    0x00042304
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG2_R0_P0    0x00040308
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG2_R1_P0    0x00040708
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG2_R2_P0    0x00040B08
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG2_R3_P0    0x00040F08
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG2_R4_P0    0x00041308
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG2_R5_P0    0x00041708
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG2_R6_P0    0x00041B08
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG2_R7_P0    0x00041F08
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG2_R8_P0    0x00042308
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG3_R0_P0    0x0004030C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG3_R1_P0    0x0004070C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG3_R2_P0    0x00040B0C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG3_R3_P0    0x00040F0C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG3_R4_P0    0x0004130C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG3_R5_P0    0x0004170C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG3_R6_P0    0x00041B0C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG3_R7_P0    0x00041F0C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQDLYTG3_R8_P0    0x0004230C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQSDLYTG0_U0_P0   0x00040340
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQSDLYTG0_U1_P0   0x00040740
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQSDLYTG1_U0_P0   0x00040344
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQSDLYTG1_U1_P0   0x00040744
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQSDLYTG2_U0_P0   0x00040348
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQSDLYTG2_U1_P0   0x00040748
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQSDLYTG3_U0_P0   0x0004034C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXDQSDLYTG3_U1_P0   0x0004074C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXEQUALIZATIONMODE_P0       0x00040120
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXIMPEDANCECTRL0_B0_P0      0x00040104
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXIMPEDANCECTRL0_B1_P0      0x00040504
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXIMPEDANCECTRL1_B0_P0      0x00040124
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXIMPEDANCECTRL1_B1_P0      0x00040524
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXIMPEDANCECTRL2_B0_P0      0x0004012C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXIMPEDANCECTRL2_B1_P0      0x0004052C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXODTDRVSTREN_B0_P0 0x00040134
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXODTDRVSTREN_B1_P0 0x00040534
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXSLEWRATE_B0_P0    0x0004017C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_TXSLEWRATE_B1_P0    0x0004057C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_USEDQSENREPLICA_P0  0x0004000C
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_VREFDAC0_R0 0x00040100
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_VREFDAC0_R1 0x00040500
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_VREFDAC0_R2 0x00040900
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_VREFDAC0_R3 0x00040D00
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_VREFDAC0_R4 0x00041100
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_VREFDAC0_R5 0x00041500
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_VREFDAC0_R6 0x00041900
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_VREFDAC0_R7 0x00041D00
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_VREFDAC0_R8 0x00042100
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_VREFDAC1_R0 0x000400C0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_VREFDAC1_R1 0x000404C0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_VREFDAC1_R2 0x000408C0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_VREFDAC1_R3 0x00040CC0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_VREFDAC1_R4 0x000410C0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_VREFDAC1_R5 0x000414C0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_VREFDAC1_R6 0x000418C0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_VREFDAC1_R7 0x00041CC0
#define DDRPHYA_DBYTE0_P0_DBYTE0_P0_VREFDAC1_R8 0x000420C0
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_DFIMRL_P1   0x00440080
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_DQDQSRCVCNTRL2_P1   0x00440130
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_DQDQSRCVCNTRL_B0_P1 0x0044010C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_DQDQSRCVCNTRL_B1_P1 0x0044050C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_PPTDQSCNTINVTRNTG0_P1       0x004402B8
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_PPTDQSCNTINVTRNTG1_P1       0x004402BC
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXCLKCDLYTG0_U0_P1  0x00440240
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXCLKCDLYTG0_U1_P1  0x00440640
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXCLKCDLYTG1_U0_P1  0x00440244
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXCLKCDLYTG1_U1_P1  0x00440644
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXCLKCDLYTG2_U0_P1  0x00440248
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXCLKCDLYTG2_U1_P1  0x00440648
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXCLKCDLYTG3_U0_P1  0x0044024C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXCLKCDLYTG3_U1_P1  0x0044064C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXCLKDLYTG0_U0_P1   0x00440230
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXCLKDLYTG0_U1_P1   0x00440630
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXCLKDLYTG1_U0_P1   0x00440234
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXCLKDLYTG1_U1_P1   0x00440634
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXCLKDLYTG2_U0_P1   0x00440238
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXCLKDLYTG2_U1_P1   0x00440638
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXCLKDLYTG3_U0_P1   0x0044023C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXCLKDLYTG3_U1_P1   0x0044063C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXENDLYTG0_U0_P1    0x00440200
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXENDLYTG0_U1_P1    0x00440600
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXENDLYTG1_U0_P1    0x00440204
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXENDLYTG1_U1_P1    0x00440604
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXENDLYTG2_U0_P1    0x00440208
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXENDLYTG2_U1_P1    0x00440608
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXENDLYTG3_U0_P1    0x0044020C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_RXENDLYTG3_U1_P1    0x0044060C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG0_R0_P1    0x00440300
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG0_R1_P1    0x00440700
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG0_R2_P1    0x00440B00
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG0_R3_P1    0x00440F00
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG0_R4_P1    0x00441300
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG0_R5_P1    0x00441700
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG0_R6_P1    0x00441B00
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG0_R7_P1    0x00441F00
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG0_R8_P1    0x00442300
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG1_R0_P1    0x00440304
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG1_R1_P1    0x00440704
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG1_R2_P1    0x00440B04
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG1_R3_P1    0x00440F04
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG1_R4_P1    0x00441304
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG1_R5_P1    0x00441704
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG1_R6_P1    0x00441B04
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG1_R7_P1    0x00441F04
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG1_R8_P1    0x00442304
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG2_R0_P1    0x00440308
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG2_R1_P1    0x00440708
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG2_R2_P1    0x00440B08
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG2_R3_P1    0x00440F08
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG2_R4_P1    0x00441308
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG2_R5_P1    0x00441708
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG2_R6_P1    0x00441B08
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG2_R7_P1    0x00441F08
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG2_R8_P1    0x00442308
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG3_R0_P1    0x0044030C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG3_R1_P1    0x0044070C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG3_R2_P1    0x00440B0C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG3_R3_P1    0x00440F0C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG3_R4_P1    0x0044130C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG3_R5_P1    0x0044170C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG3_R6_P1    0x00441B0C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG3_R7_P1    0x00441F0C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQDLYTG3_R8_P1    0x0044230C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQSDLYTG0_U0_P1   0x00440340
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQSDLYTG0_U1_P1   0x00440740
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQSDLYTG1_U0_P1   0x00440344
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQSDLYTG1_U1_P1   0x00440744
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQSDLYTG2_U0_P1   0x00440348
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQSDLYTG2_U1_P1   0x00440748
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQSDLYTG3_U0_P1   0x0044034C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXDQSDLYTG3_U1_P1   0x0044074C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXEQUALIZATIONMODE_P1       0x00440120
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXIMPEDANCECTRL0_B0_P1      0x00440104
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXIMPEDANCECTRL0_B1_P1      0x00440504
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXIMPEDANCECTRL1_B0_P1      0x00440124
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXIMPEDANCECTRL1_B1_P1      0x00440524
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXIMPEDANCECTRL2_B0_P1      0x0044012C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXIMPEDANCECTRL2_B1_P1      0x0044052C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXODTDRVSTREN_B0_P1 0x00440134
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXODTDRVSTREN_B1_P1 0x00440534
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXSLEWRATE_B0_P1    0x0044017C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_TXSLEWRATE_B1_P1    0x0044057C
#define DDRPHYA_DBYTE0_P1_DBYTE0_P1_USEDQSENREPLICA_P1  0x0044000C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_DFIMRL_P2   0x00840080
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_DQDQSRCVCNTRL2_P2   0x00840130
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_DQDQSRCVCNTRL_B0_P2 0x0084010C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_DQDQSRCVCNTRL_B1_P2 0x0084050C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_PPTDQSCNTINVTRNTG0_P2       0x008402B8
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_PPTDQSCNTINVTRNTG1_P2       0x008402BC
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXCLKCDLYTG0_U0_P2  0x00840240
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXCLKCDLYTG0_U1_P2  0x00840640
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXCLKCDLYTG1_U0_P2  0x00840244
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXCLKCDLYTG1_U1_P2  0x00840644
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXCLKCDLYTG2_U0_P2  0x00840248
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXCLKCDLYTG2_U1_P2  0x00840648
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXCLKCDLYTG3_U0_P2  0x0084024C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXCLKCDLYTG3_U1_P2  0x0084064C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXCLKDLYTG0_U0_P2   0x00840230
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXCLKDLYTG0_U1_P2   0x00840630
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXCLKDLYTG1_U0_P2   0x00840234
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXCLKDLYTG1_U1_P2   0x00840634
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXCLKDLYTG2_U0_P2   0x00840238
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXCLKDLYTG2_U1_P2   0x00840638
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXCLKDLYTG3_U0_P2   0x0084023C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXCLKDLYTG3_U1_P2   0x0084063C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXENDLYTG0_U0_P2    0x00840200
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXENDLYTG0_U1_P2    0x00840600
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXENDLYTG1_U0_P2    0x00840204
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXENDLYTG1_U1_P2    0x00840604
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXENDLYTG2_U0_P2    0x00840208
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXENDLYTG2_U1_P2    0x00840608
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXENDLYTG3_U0_P2    0x0084020C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_RXENDLYTG3_U1_P2    0x0084060C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG0_R0_P2    0x00840300
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG0_R1_P2    0x00840700
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG0_R2_P2    0x00840B00
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG0_R3_P2    0x00840F00
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG0_R4_P2    0x00841300
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG0_R5_P2    0x00841700
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG0_R6_P2    0x00841B00
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG0_R7_P2    0x00841F00
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG0_R8_P2    0x00842300
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG1_R0_P2    0x00840304
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG1_R1_P2    0x00840704
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG1_R2_P2    0x00840B04
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG1_R3_P2    0x00840F04
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG1_R4_P2    0x00841304
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG1_R5_P2    0x00841704
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG1_R6_P2    0x00841B04
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG1_R7_P2    0x00841F04
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG1_R8_P2    0x00842304
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG2_R0_P2    0x00840308
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG2_R1_P2    0x00840708
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG2_R2_P2    0x00840B08
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG2_R3_P2    0x00840F08
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG2_R4_P2    0x00841308
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG2_R5_P2    0x00841708
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG2_R6_P2    0x00841B08
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG2_R7_P2    0x00841F08
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG2_R8_P2    0x00842308
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG3_R0_P2    0x0084030C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG3_R1_P2    0x0084070C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG3_R2_P2    0x00840B0C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG3_R3_P2    0x00840F0C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG3_R4_P2    0x0084130C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG3_R5_P2    0x0084170C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG3_R6_P2    0x00841B0C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG3_R7_P2    0x00841F0C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQDLYTG3_R8_P2    0x0084230C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQSDLYTG0_U0_P2   0x00840340
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQSDLYTG0_U1_P2   0x00840740
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQSDLYTG1_U0_P2   0x00840344
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQSDLYTG1_U1_P2   0x00840744
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQSDLYTG2_U0_P2   0x00840348
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQSDLYTG2_U1_P2   0x00840748
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQSDLYTG3_U0_P2   0x0084034C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXDQSDLYTG3_U1_P2   0x0084074C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXEQUALIZATIONMODE_P2       0x00840120
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXIMPEDANCECTRL0_B0_P2      0x00840104
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXIMPEDANCECTRL0_B1_P2      0x00840504
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXIMPEDANCECTRL1_B0_P2      0x00840124
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXIMPEDANCECTRL1_B1_P2      0x00840524
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXIMPEDANCECTRL2_B0_P2      0x0084012C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXIMPEDANCECTRL2_B1_P2      0x0084052C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXODTDRVSTREN_B0_P2 0x00840134
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXODTDRVSTREN_B1_P2 0x00840534
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXSLEWRATE_B0_P2    0x0084017C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_TXSLEWRATE_B1_P2    0x0084057C
#define DDRPHYA_DBYTE0_P2_DBYTE0_P2_USEDQSENREPLICA_P2  0x0084000C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_DFIMRL_P3   0x00C40080
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_DQDQSRCVCNTRL2_P3   0x00C40130
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_DQDQSRCVCNTRL_B0_P3 0x00C4010C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_DQDQSRCVCNTRL_B1_P3 0x00C4050C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_PPTDQSCNTINVTRNTG0_P3       0x00C402B8
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_PPTDQSCNTINVTRNTG1_P3       0x00C402BC
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXCLKCDLYTG0_U0_P3  0x00C40240
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXCLKCDLYTG0_U1_P3  0x00C40640
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXCLKCDLYTG1_U0_P3  0x00C40244
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXCLKCDLYTG1_U1_P3  0x00C40644
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXCLKCDLYTG2_U0_P3  0x00C40248
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXCLKCDLYTG2_U1_P3  0x00C40648
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXCLKCDLYTG3_U0_P3  0x00C4024C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXCLKCDLYTG3_U1_P3  0x00C4064C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXCLKDLYTG0_U0_P3   0x00C40230
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXCLKDLYTG0_U1_P3   0x00C40630
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXCLKDLYTG1_U0_P3   0x00C40234
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXCLKDLYTG1_U1_P3   0x00C40634
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXCLKDLYTG2_U0_P3   0x00C40238
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXCLKDLYTG2_U1_P3   0x00C40638
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXCLKDLYTG3_U0_P3   0x00C4023C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXCLKDLYTG3_U1_P3   0x00C4063C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXENDLYTG0_U0_P3    0x00C40200
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXENDLYTG0_U1_P3    0x00C40600
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXENDLYTG1_U0_P3    0x00C40204
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXENDLYTG1_U1_P3    0x00C40604
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXENDLYTG2_U0_P3    0x00C40208
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXENDLYTG2_U1_P3    0x00C40608
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXENDLYTG3_U0_P3    0x00C4020C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_RXENDLYTG3_U1_P3    0x00C4060C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG0_R0_P3    0x00C40300
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG0_R1_P3    0x00C40700
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG0_R2_P3    0x00C40B00
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG0_R3_P3    0x00C40F00
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG0_R4_P3    0x00C41300
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG0_R5_P3    0x00C41700
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG0_R6_P3    0x00C41B00
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG0_R7_P3    0x00C41F00
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG0_R8_P3    0x00C42300
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG1_R0_P3    0x00C40304
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG1_R1_P3    0x00C40704
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG1_R2_P3    0x00C40B04
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG1_R3_P3    0x00C40F04
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG1_R4_P3    0x00C41304
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG1_R5_P3    0x00C41704
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG1_R6_P3    0x00C41B04
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG1_R7_P3    0x00C41F04
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG1_R8_P3    0x00C42304
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG2_R0_P3    0x00C40308
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG2_R1_P3    0x00C40708
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG2_R2_P3    0x00C40B08
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG2_R3_P3    0x00C40F08
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG2_R4_P3    0x00C41308
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG2_R5_P3    0x00C41708
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG2_R6_P3    0x00C41B08
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG2_R7_P3    0x00C41F08
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG2_R8_P3    0x00C42308
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG3_R0_P3    0x00C4030C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG3_R1_P3    0x00C4070C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG3_R2_P3    0x00C40B0C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG3_R3_P3    0x00C40F0C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG3_R4_P3    0x00C4130C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG3_R5_P3    0x00C4170C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG3_R6_P3    0x00C41B0C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG3_R7_P3    0x00C41F0C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQDLYTG3_R8_P3    0x00C4230C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQSDLYTG0_U0_P3   0x00C40340
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQSDLYTG0_U1_P3   0x00C40740
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQSDLYTG1_U0_P3   0x00C40344
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQSDLYTG1_U1_P3   0x00C40744
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQSDLYTG2_U0_P3   0x00C40348
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQSDLYTG2_U1_P3   0x00C40748
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQSDLYTG3_U0_P3   0x00C4034C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXDQSDLYTG3_U1_P3   0x00C4074C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXEQUALIZATIONMODE_P3       0x00C40120
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXIMPEDANCECTRL0_B0_P3      0x00C40104
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXIMPEDANCECTRL0_B1_P3      0x00C40504
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXIMPEDANCECTRL1_B0_P3      0x00C40124
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXIMPEDANCECTRL1_B1_P3      0x00C40524
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXIMPEDANCECTRL2_B0_P3      0x00C4012C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXIMPEDANCECTRL2_B1_P3      0x00C4052C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXODTDRVSTREN_B0_P3 0x00C40134
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXODTDRVSTREN_B1_P3 0x00C40534
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXSLEWRATE_B0_P3    0x00C4017C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_TXSLEWRATE_B1_P3    0x00C4057C
#define DDRPHYA_DBYTE0_P3_DBYTE0_P3_USEDQSENREPLICA_P3  0x00C4000C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_ASYNCDBYTEMODE      0x00044090
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_ASYNCDBYTERXDATA    0x000440A8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_ASYNCDBYTETXDATA    0x000440A0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_ASYNCDBYTETXEN      0x00044098
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DBYTEALLDTSMCTRL0   0x000442E4
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DBYTEALLDTSMCTRL1   0x000442E8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DBYTEALLDTSMCTRL2   0x000442EC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DBYTEMISCMODE       0x00044000
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DFIMRL_P0   0x00044080
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DQ0LNSEL    0x00044280
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DQ1LNSEL    0x00044284
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DQ2LNSEL    0x00044288
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DQ3LNSEL    0x0004428C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DQ4LNSEL    0x00044290
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DQ5LNSEL    0x00044294
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DQ6LNSEL    0x00044298
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DQ7LNSEL    0x0004429C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DQDQSRCVCNTRL1      0x00044128
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DQDQSRCVCNTRL2_P0   0x00044130
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DQDQSRCVCNTRL_B0_P0 0x0004410C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DQDQSRCVCNTRL_B1_P0 0x0004450C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DTSMBLANKINGCTRL    0x000442C4
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DTSMLOTHLDXINGIND   0x000442E0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DTSMTRAINMODECTRL   0x0004407C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DTSMUPTHLDXINGIND   0x000442DC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_DXLCDLSTATUS        0x00044390
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_MTESTMUXSEL 0x00044068
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_PPTCTLDYN   0x000442AC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_PPTCTLSTATIC        0x000442A8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_PPTDQSCNTINVTRNTG0_P0       0x000442B8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_PPTDQSCNTINVTRNTG1_P0       0x000442BC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_PPTINFO     0x000442B0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_PPTRXENEVNT 0x000442B4
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXCLKCDLYTG0_U0_P0  0x00044240
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXCLKCDLYTG0_U1_P0  0x00044640
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXCLKCDLYTG1_U0_P0  0x00044244
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXCLKCDLYTG1_U1_P0  0x00044644
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXCLKCDLYTG2_U0_P0  0x00044248
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXCLKCDLYTG2_U1_P0  0x00044648
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXCLKCDLYTG3_U0_P0  0x0004424C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXCLKCDLYTG3_U1_P0  0x0004464C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXCLKDLYTG0_U0_P0   0x00044230
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXCLKDLYTG0_U1_P0   0x00044630
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXCLKDLYTG1_U0_P0   0x00044234
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXCLKDLYTG1_U1_P0   0x00044634
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXCLKDLYTG2_U0_P0   0x00044238
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXCLKDLYTG2_U1_P0   0x00044638
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXCLKDLYTG3_U0_P0   0x0004423C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXCLKDLYTG3_U1_P0   0x0004463C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXENDLYTG0_U0_P0    0x00044200
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXENDLYTG0_U1_P0    0x00044600
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXENDLYTG1_U0_P0    0x00044204
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXENDLYTG1_U1_P0    0x00044604
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXENDLYTG2_U0_P0    0x00044208
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXENDLYTG2_U1_P0    0x00044608
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXENDLYTG3_U0_P0    0x0004420C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXENDLYTG3_U1_P0    0x0004460C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXFIFOCHECKERRVALUES        0x0004415C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXFIFOCHECKSTATUS   0x00044158
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXFIFOCONTENTSDBI   0x00044170
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXFIFOCONTENTSDQ3210        0x00044168
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXFIFOCONTENTSDQ7654        0x0004416C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXFIFOINFO  0x00044160
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXFIFOVISIBILITY    0x00044164
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG0_R0       0x000441A0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG0_R1       0x000445A0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG0_R2       0x000449A0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG0_R3       0x00044DA0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG0_R4       0x000451A0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG0_R5       0x000455A0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG0_R6       0x000459A0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG0_R7       0x00045DA0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG0_R8       0x000461A0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG1_R0       0x000441A4
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG1_R1       0x000445A4
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG1_R2       0x000449A4
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG1_R3       0x00044DA4
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG1_R4       0x000451A4
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG1_R5       0x000455A4
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG1_R6       0x000459A4
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG1_R7       0x00045DA4
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG1_R8       0x000461A4
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG2_R0       0x000441A8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG2_R1       0x000445A8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG2_R2       0x000449A8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG2_R3       0x00044DA8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG2_R4       0x000451A8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG2_R5       0x000455A8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG2_R6       0x000459A8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG2_R7       0x00045DA8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG2_R8       0x000461A8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG3_R0       0x000441AC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG3_R1       0x000445AC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG3_R2       0x000449AC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG3_R3       0x00044DAC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG3_R4       0x000451AC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG3_R5       0x000455AC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG3_R6       0x000459AC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG3_R7       0x00045DAC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXPBDLYTG3_R8       0x000461AC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_RXTRAINPATTERNENABLE        0x00044040
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TESTMODECONFIG      0x0004405C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGCNTR_R0     0x000440C8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGCNTR_R1     0x000444C8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGCNTR_R2     0x000448C8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGCNTR_R3     0x00044CC8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGCNTR_R4     0x000450C8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGCNTR_R5     0x000454C8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGCNTR_R6     0x000458C8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGCNTR_R7     0x00045CC8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGCNTR_R8     0x000460C8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGINCDECDTSMEN_R0     0x00044188
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGINCDECDTSMEN_R1     0x00044588
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGINCDECDTSMEN_R2     0x00044988
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGINCDECDTSMEN_R3     0x00044D88
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGINCDECDTSMEN_R4     0x00045188
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGINCDECDTSMEN_R5     0x00045588
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGINCDECDTSMEN_R6     0x00045988
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGINCDECDTSMEN_R7     0x00045D88
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGINCDECDTSMEN_R8     0x00046188
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TRAININGPARAM       0x00044008
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM0_I0     0x000442C8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM0_I1     0x000446C8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM0_I2     0x00044AC8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM0_I3     0x00044EC8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM0_I4     0x000452C8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM0_I5     0x000456C8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM0_I6     0x00045AC8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM0_I7     0x00045EC8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM0_I8     0x000462C8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM1_I0     0x000442CC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM1_I1     0x000446CC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM1_I2     0x00044ACC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM1_I3     0x00044ECC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM1_I4     0x000452CC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM1_I5     0x000456CC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM1_I6     0x00045ACC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM1_I7     0x00045ECC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM1_I8     0x000462CC
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM2_I0     0x000442D0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM2_I1     0x000446D0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM2_I2     0x00044AD0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM2_I3     0x00044ED0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM2_I4     0x000452D0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM2_I5     0x000456D0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM2_I6     0x00045AD0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM2_I7     0x00045ED0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM2_I8     0x000462D0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSM3        0x000442D4
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSMBYTE0    0x00044004
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSMBYTE1    0x00044044
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSMBYTE2    0x00044048
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSMBYTE3    0x0004404C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSMBYTE4    0x00044050
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TSMBYTE5    0x00044060
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXCHKDATASELECTS    0x000442D8
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG0_R0_P0    0x00044300
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG0_R1_P0    0x00044700
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG0_R2_P0    0x00044B00
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG0_R3_P0    0x00044F00
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG0_R4_P0    0x00045300
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG0_R5_P0    0x00045700
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG0_R6_P0    0x00045B00
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG0_R7_P0    0x00045F00
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG0_R8_P0    0x00046300
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG1_R0_P0    0x00044304
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG1_R1_P0    0x00044704
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG1_R2_P0    0x00044B04
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG1_R3_P0    0x00044F04
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG1_R4_P0    0x00045304
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG1_R5_P0    0x00045704
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG1_R6_P0    0x00045B04
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG1_R7_P0    0x00045F04
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG1_R8_P0    0x00046304
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG2_R0_P0    0x00044308
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG2_R1_P0    0x00044708
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG2_R2_P0    0x00044B08
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG2_R3_P0    0x00044F08
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG2_R4_P0    0x00045308
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG2_R5_P0    0x00045708
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG2_R6_P0    0x00045B08
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG2_R7_P0    0x00045F08
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG2_R8_P0    0x00046308
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG3_R0_P0    0x0004430C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG3_R1_P0    0x0004470C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG3_R2_P0    0x00044B0C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG3_R3_P0    0x00044F0C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG3_R4_P0    0x0004530C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG3_R5_P0    0x0004570C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG3_R6_P0    0x00045B0C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG3_R7_P0    0x00045F0C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQDLYTG3_R8_P0    0x0004630C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQSDLYTG0_U0_P0   0x00044340
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQSDLYTG0_U1_P0   0x00044740
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQSDLYTG1_U0_P0   0x00044344
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQSDLYTG1_U1_P0   0x00044744
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQSDLYTG2_U0_P0   0x00044348
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQSDLYTG2_U1_P0   0x00044748
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQSDLYTG3_U0_P0   0x0004434C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXDQSDLYTG3_U1_P0   0x0004474C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXEQUALIZATIONMODE_P0       0x00044120
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXIMPEDANCECTRL0_B0_P0      0x00044104
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXIMPEDANCECTRL0_B1_P0      0x00044504
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXIMPEDANCECTRL1_B0_P0      0x00044124
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXIMPEDANCECTRL1_B1_P0      0x00044524
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXIMPEDANCECTRL2_B0_P0      0x0004412C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXIMPEDANCECTRL2_B1_P0      0x0004452C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXODTDRVSTREN_B0_P0 0x00044134
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXODTDRVSTREN_B1_P0 0x00044534
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXSLEWRATE_B0_P0    0x0004417C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_TXSLEWRATE_B1_P0    0x0004457C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_USEDQSENREPLICA_P0  0x0004400C
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_VREFDAC0_R0 0x00044100
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_VREFDAC0_R1 0x00044500
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_VREFDAC0_R2 0x00044900
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_VREFDAC0_R3 0x00044D00
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_VREFDAC0_R4 0x00045100
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_VREFDAC0_R5 0x00045500
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_VREFDAC0_R6 0x00045900
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_VREFDAC0_R7 0x00045D00
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_VREFDAC0_R8 0x00046100
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_VREFDAC1_R0 0x000440C0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_VREFDAC1_R1 0x000444C0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_VREFDAC1_R2 0x000448C0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_VREFDAC1_R3 0x00044CC0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_VREFDAC1_R4 0x000450C0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_VREFDAC1_R5 0x000454C0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_VREFDAC1_R6 0x000458C0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_VREFDAC1_R7 0x00045CC0
#define DDRPHYA_DBYTE1_P0_DBYTE1_P0_VREFDAC1_R8 0x000460C0
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_DFIMRL_P1   0x00444080
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_DQDQSRCVCNTRL2_P1   0x00444130
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_DQDQSRCVCNTRL_B0_P1 0x0044410C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_DQDQSRCVCNTRL_B1_P1 0x0044450C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_PPTDQSCNTINVTRNTG0_P1       0x004442B8
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_PPTDQSCNTINVTRNTG1_P1       0x004442BC
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXCLKCDLYTG0_U0_P1  0x00444240
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXCLKCDLYTG0_U1_P1  0x00444640
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXCLKCDLYTG1_U0_P1  0x00444244
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXCLKCDLYTG1_U1_P1  0x00444644
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXCLKCDLYTG2_U0_P1  0x00444248
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXCLKCDLYTG2_U1_P1  0x00444648
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXCLKCDLYTG3_U0_P1  0x0044424C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXCLKCDLYTG3_U1_P1  0x0044464C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXCLKDLYTG0_U0_P1   0x00444230
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXCLKDLYTG0_U1_P1   0x00444630
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXCLKDLYTG1_U0_P1   0x00444234
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXCLKDLYTG1_U1_P1   0x00444634
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXCLKDLYTG2_U0_P1   0x00444238
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXCLKDLYTG2_U1_P1   0x00444638
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXCLKDLYTG3_U0_P1   0x0044423C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXCLKDLYTG3_U1_P1   0x0044463C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXENDLYTG0_U0_P1    0x00444200
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXENDLYTG0_U1_P1    0x00444600
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXENDLYTG1_U0_P1    0x00444204
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXENDLYTG1_U1_P1    0x00444604
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXENDLYTG2_U0_P1    0x00444208
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXENDLYTG2_U1_P1    0x00444608
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXENDLYTG3_U0_P1    0x0044420C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_RXENDLYTG3_U1_P1    0x0044460C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG0_R0_P1    0x00444300
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG0_R1_P1    0x00444700
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG0_R2_P1    0x00444B00
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG0_R3_P1    0x00444F00
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG0_R4_P1    0x00445300
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG0_R5_P1    0x00445700
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG0_R6_P1    0x00445B00
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG0_R7_P1    0x00445F00
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG0_R8_P1    0x00446300
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG1_R0_P1    0x00444304
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG1_R1_P1    0x00444704
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG1_R2_P1    0x00444B04
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG1_R3_P1    0x00444F04
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG1_R4_P1    0x00445304
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG1_R5_P1    0x00445704
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG1_R6_P1    0x00445B04
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG1_R7_P1    0x00445F04
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG1_R8_P1    0x00446304
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG2_R0_P1    0x00444308
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG2_R1_P1    0x00444708
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG2_R2_P1    0x00444B08
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG2_R3_P1    0x00444F08
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG2_R4_P1    0x00445308
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG2_R5_P1    0x00445708
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG2_R6_P1    0x00445B08
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG2_R7_P1    0x00445F08
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG2_R8_P1    0x00446308
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG3_R0_P1    0x0044430C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG3_R1_P1    0x0044470C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG3_R2_P1    0x00444B0C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG3_R3_P1    0x00444F0C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG3_R4_P1    0x0044530C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG3_R5_P1    0x0044570C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG3_R6_P1    0x00445B0C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG3_R7_P1    0x00445F0C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQDLYTG3_R8_P1    0x0044630C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQSDLYTG0_U0_P1   0x00444340
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQSDLYTG0_U1_P1   0x00444740
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQSDLYTG1_U0_P1   0x00444344
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQSDLYTG1_U1_P1   0x00444744
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQSDLYTG2_U0_P1   0x00444348
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQSDLYTG2_U1_P1   0x00444748
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQSDLYTG3_U0_P1   0x0044434C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXDQSDLYTG3_U1_P1   0x0044474C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXEQUALIZATIONMODE_P1       0x00444120
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXIMPEDANCECTRL0_B0_P1      0x00444104
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXIMPEDANCECTRL0_B1_P1      0x00444504
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXIMPEDANCECTRL1_B0_P1      0x00444124
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXIMPEDANCECTRL1_B1_P1      0x00444524
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXIMPEDANCECTRL2_B0_P1      0x0044412C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXIMPEDANCECTRL2_B1_P1      0x0044452C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXODTDRVSTREN_B0_P1 0x00444134
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXODTDRVSTREN_B1_P1 0x00444534
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXSLEWRATE_B0_P1    0x0044417C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_TXSLEWRATE_B1_P1    0x0044457C
#define DDRPHYA_DBYTE1_P1_DBYTE1_P1_USEDQSENREPLICA_P1  0x0044400C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_DFIMRL_P2   0x00844080
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_DQDQSRCVCNTRL2_P2   0x00844130
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_DQDQSRCVCNTRL_B0_P2 0x0084410C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_DQDQSRCVCNTRL_B1_P2 0x0084450C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_PPTDQSCNTINVTRNTG0_P2       0x008442B8
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_PPTDQSCNTINVTRNTG1_P2       0x008442BC
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXCLKCDLYTG0_U0_P2  0x00844240
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXCLKCDLYTG0_U1_P2  0x00844640
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXCLKCDLYTG1_U0_P2  0x00844244
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXCLKCDLYTG1_U1_P2  0x00844644
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXCLKCDLYTG2_U0_P2  0x00844248
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXCLKCDLYTG2_U1_P2  0x00844648
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXCLKCDLYTG3_U0_P2  0x0084424C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXCLKCDLYTG3_U1_P2  0x0084464C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXCLKDLYTG0_U0_P2   0x00844230
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXCLKDLYTG0_U1_P2   0x00844630
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXCLKDLYTG1_U0_P2   0x00844234
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXCLKDLYTG1_U1_P2   0x00844634
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXCLKDLYTG2_U0_P2   0x00844238
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXCLKDLYTG2_U1_P2   0x00844638
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXCLKDLYTG3_U0_P2   0x0084423C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXCLKDLYTG3_U1_P2   0x0084463C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXENDLYTG0_U0_P2    0x00844200
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXENDLYTG0_U1_P2    0x00844600
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXENDLYTG1_U0_P2    0x00844204
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXENDLYTG1_U1_P2    0x00844604
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXENDLYTG2_U0_P2    0x00844208
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXENDLYTG2_U1_P2    0x00844608
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXENDLYTG3_U0_P2    0x0084420C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_RXENDLYTG3_U1_P2    0x0084460C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG0_R0_P2    0x00844300
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG0_R1_P2    0x00844700
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG0_R2_P2    0x00844B00
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG0_R3_P2    0x00844F00
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG0_R4_P2    0x00845300
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG0_R5_P2    0x00845700
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG0_R6_P2    0x00845B00
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG0_R7_P2    0x00845F00
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG0_R8_P2    0x00846300
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG1_R0_P2    0x00844304
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG1_R1_P2    0x00844704
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG1_R2_P2    0x00844B04
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG1_R3_P2    0x00844F04
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG1_R4_P2    0x00845304
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG1_R5_P2    0x00845704
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG1_R6_P2    0x00845B04
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG1_R7_P2    0x00845F04
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG1_R8_P2    0x00846304
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG2_R0_P2    0x00844308
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG2_R1_P2    0x00844708
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG2_R2_P2    0x00844B08
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG2_R3_P2    0x00844F08
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG2_R4_P2    0x00845308
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG2_R5_P2    0x00845708
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG2_R6_P2    0x00845B08
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG2_R7_P2    0x00845F08
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG2_R8_P2    0x00846308
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG3_R0_P2    0x0084430C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG3_R1_P2    0x0084470C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG3_R2_P2    0x00844B0C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG3_R3_P2    0x00844F0C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG3_R4_P2    0x0084530C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG3_R5_P2    0x0084570C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG3_R6_P2    0x00845B0C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG3_R7_P2    0x00845F0C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQDLYTG3_R8_P2    0x0084630C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQSDLYTG0_U0_P2   0x00844340
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQSDLYTG0_U1_P2   0x00844740
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQSDLYTG1_U0_P2   0x00844344
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQSDLYTG1_U1_P2   0x00844744
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQSDLYTG2_U0_P2   0x00844348
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQSDLYTG2_U1_P2   0x00844748
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQSDLYTG3_U0_P2   0x0084434C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXDQSDLYTG3_U1_P2   0x0084474C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXEQUALIZATIONMODE_P2       0x00844120
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXIMPEDANCECTRL0_B0_P2      0x00844104
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXIMPEDANCECTRL0_B1_P2      0x00844504
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXIMPEDANCECTRL1_B0_P2      0x00844124
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXIMPEDANCECTRL1_B1_P2      0x00844524
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXIMPEDANCECTRL2_B0_P2      0x0084412C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXIMPEDANCECTRL2_B1_P2      0x0084452C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXODTDRVSTREN_B0_P2 0x00844134
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXODTDRVSTREN_B1_P2 0x00844534
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXSLEWRATE_B0_P2    0x0084417C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_TXSLEWRATE_B1_P2    0x0084457C
#define DDRPHYA_DBYTE1_P2_DBYTE1_P2_USEDQSENREPLICA_P2  0x0084400C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_DFIMRL_P3   0x00C44080
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_DQDQSRCVCNTRL2_P3   0x00C44130
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_DQDQSRCVCNTRL_B0_P3 0x00C4410C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_DQDQSRCVCNTRL_B1_P3 0x00C4450C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_PPTDQSCNTINVTRNTG0_P3       0x00C442B8
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_PPTDQSCNTINVTRNTG1_P3       0x00C442BC
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXCLKCDLYTG0_U0_P3  0x00C44240
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXCLKCDLYTG0_U1_P3  0x00C44640
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXCLKCDLYTG1_U0_P3  0x00C44244
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXCLKCDLYTG1_U1_P3  0x00C44644
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXCLKCDLYTG2_U0_P3  0x00C44248
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXCLKCDLYTG2_U1_P3  0x00C44648
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXCLKCDLYTG3_U0_P3  0x00C4424C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXCLKCDLYTG3_U1_P3  0x00C4464C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXCLKDLYTG0_U0_P3   0x00C44230
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXCLKDLYTG0_U1_P3   0x00C44630
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXCLKDLYTG1_U0_P3   0x00C44234
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXCLKDLYTG1_U1_P3   0x00C44634
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXCLKDLYTG2_U0_P3   0x00C44238
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXCLKDLYTG2_U1_P3   0x00C44638
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXCLKDLYTG3_U0_P3   0x00C4423C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXCLKDLYTG3_U1_P3   0x00C4463C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXENDLYTG0_U0_P3    0x00C44200
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXENDLYTG0_U1_P3    0x00C44600
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXENDLYTG1_U0_P3    0x00C44204
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXENDLYTG1_U1_P3    0x00C44604
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXENDLYTG2_U0_P3    0x00C44208
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXENDLYTG2_U1_P3    0x00C44608
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXENDLYTG3_U0_P3    0x00C4420C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_RXENDLYTG3_U1_P3    0x00C4460C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG0_R0_P3    0x00C44300
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG0_R1_P3    0x00C44700
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG0_R2_P3    0x00C44B00
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG0_R3_P3    0x00C44F00
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG0_R4_P3    0x00C45300
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG0_R5_P3    0x00C45700
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG0_R6_P3    0x00C45B00
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG0_R7_P3    0x00C45F00
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG0_R8_P3    0x00C46300
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG1_R0_P3    0x00C44304
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG1_R1_P3    0x00C44704
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG1_R2_P3    0x00C44B04
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG1_R3_P3    0x00C44F04
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG1_R4_P3    0x00C45304
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG1_R5_P3    0x00C45704
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG1_R6_P3    0x00C45B04
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG1_R7_P3    0x00C45F04
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG1_R8_P3    0x00C46304
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG2_R0_P3    0x00C44308
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG2_R1_P3    0x00C44708
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG2_R2_P3    0x00C44B08
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG2_R3_P3    0x00C44F08
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG2_R4_P3    0x00C45308
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG2_R5_P3    0x00C45708
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG2_R6_P3    0x00C45B08
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG2_R7_P3    0x00C45F08
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG2_R8_P3    0x00C46308
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG3_R0_P3    0x00C4430C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG3_R1_P3    0x00C4470C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG3_R2_P3    0x00C44B0C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG3_R3_P3    0x00C44F0C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG3_R4_P3    0x00C4530C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG3_R5_P3    0x00C4570C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG3_R6_P3    0x00C45B0C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG3_R7_P3    0x00C45F0C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQDLYTG3_R8_P3    0x00C4630C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQSDLYTG0_U0_P3   0x00C44340
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQSDLYTG0_U1_P3   0x00C44740
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQSDLYTG1_U0_P3   0x00C44344
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQSDLYTG1_U1_P3   0x00C44744
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQSDLYTG2_U0_P3   0x00C44348
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQSDLYTG2_U1_P3   0x00C44748
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQSDLYTG3_U0_P3   0x00C4434C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXDQSDLYTG3_U1_P3   0x00C4474C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXEQUALIZATIONMODE_P3       0x00C44120
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXIMPEDANCECTRL0_B0_P3      0x00C44104
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXIMPEDANCECTRL0_B1_P3      0x00C44504
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXIMPEDANCECTRL1_B0_P3      0x00C44124
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXIMPEDANCECTRL1_B1_P3      0x00C44524
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXIMPEDANCECTRL2_B0_P3      0x00C4412C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXIMPEDANCECTRL2_B1_P3      0x00C4452C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXODTDRVSTREN_B0_P3 0x00C44134
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXODTDRVSTREN_B1_P3 0x00C44534
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXSLEWRATE_B0_P3    0x00C4417C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_TXSLEWRATE_B1_P3    0x00C4457C
#define DDRPHYA_DBYTE1_P3_DBYTE1_P3_USEDQSENREPLICA_P3  0x00C4400C
#define DDRPHYA_DRTUB0_DRTUB0_CLRWAKEUPSTICKY   0x00300254
#define DDRPHYA_DRTUB0_DRTUB0_CURPSTATE0B       0x00300204
#define DDRPHYA_DRTUB0_DRTUB0_CUSTPUBREV        0x003003B4
#define DDRPHYA_DRTUB0_DRTUB0_DCTSHADOWREGS     0x00300010
#define DDRPHYA_DRTUB0_DRTUB0_DCTWRITEONLYSHADOW        0x003000C0
#define DDRPHYA_DRTUB0_DRTUB0_PUBREV    0x003003B8
#define DDRPHYA_DRTUB0_DRTUB0_UCCLKHCLKENABLES  0x00300200
#define DDRPHYA_DRTUB0_DRTUB0_UCTDATWRITEONLY   0x003000D0
#define DDRPHYA_DRTUB0_DRTUB0_UCTDATWRITEPROT   0x003000D4
#define DDRPHYA_DRTUB0_DRTUB0_UCTLERR   0x003000D8
#define DDRPHYA_DRTUB0_DRTUB0_UCTWRITEONLY      0x003000C8
#define DDRPHYA_DRTUB0_DRTUB0_UCTWRITEPROT      0x003000CC
#define DDRPHYA_DRTUB0_DRTUB0_WAKEUPMASK        0x00300258
#define DDRPHYA_INITENG0_P0_INITENG0_P0_PHYINLP3        0x002400A0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_POSTSEQUENCEREG0B0S0    0x00240018
#define DDRPHYA_INITENG0_P0_INITENG0_P0_POSTSEQUENCEREG0B0S1    0x0024001C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_POSTSEQUENCEREG0B0S2    0x00240020
#define DDRPHYA_INITENG0_P0_INITENG0_P0_POSTSEQUENCEREG0B1S0    0x00240024
#define DDRPHYA_INITENG0_P0_INITENG0_P0_POSTSEQUENCEREG0B1S1    0x00240028
#define DDRPHYA_INITENG0_P0_INITENG0_P0_POSTSEQUENCEREG0B1S2    0x0024002C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_PRESEQUENCEREG0B0S0     0x00240000
#define DDRPHYA_INITENG0_P0_INITENG0_P0_PRESEQUENCEREG0B0S1     0x00240004
#define DDRPHYA_INITENG0_P0_INITENG0_P0_PRESEQUENCEREG0B0S2     0x00240008
#define DDRPHYA_INITENG0_P0_INITENG0_P0_PRESEQUENCEREG0B1S0     0x0024000C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_PRESEQUENCEREG0B1S1     0x00240010
#define DDRPHYA_INITENG0_P0_INITENG0_P0_PRESEQUENCEREG0B1S2     0x00240014
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQ0BDISABLEFLAG0       0x00240030
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQ0BDISABLEFLAG1       0x00240034
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQ0BDISABLEFLAG2       0x00240038
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQ0BDISABLEFLAG3       0x0024003C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQ0BDISABLEFLAG4       0x00240040
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQ0BDISABLEFLAG5       0x00240044
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQ0BDISABLEFLAG6       0x00240048
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQ0BDISABLEFLAG7       0x0024004C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQ0BFIXEDADDRBITS      0x00240BFC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQ0BGPR1_P0    0x00240804
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQ0BGPR2_P0    0x00240808
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQ0BGPR3_P0    0x0024080C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQ0BGPR4_P0    0x00240810
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQ0BGPR5_P0    0x00240814
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQ0BGPR6_P0    0x00240818
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQ0BGPR7_P0    0x0024081C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQ0BGPR8_P0    0x00240820
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQ0BWAITCONDSEL        0x0024009C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B0S0        0x002400A4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B0S1        0x002400A8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B0S2        0x002400AC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B100S0      0x00240554
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B100S1      0x00240558
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B100S2      0x0024055C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B101S0      0x00240560
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B101S1      0x00240564
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B101S2      0x00240568
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B102S0      0x0024056C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B102S1      0x00240570
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B102S2      0x00240574
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B103S0      0x00240578
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B103S1      0x0024057C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B103S2      0x00240580
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B104S0      0x00240584
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B104S1      0x00240588
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B104S2      0x0024058C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B105S0      0x00240590
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B105S1      0x00240594
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B105S2      0x00240598
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B106S0      0x0024059C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B106S1      0x002405A0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B106S2      0x002405A4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B107S0      0x002405A8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B107S1      0x002405AC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B107S2      0x002405B0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B108S0      0x002405B4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B108S1      0x002405B8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B108S2      0x002405BC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B109S0      0x002405C0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B109S1      0x002405C4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B109S2      0x002405C8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B10S0       0x0024011C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B10S1       0x00240120
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B10S2       0x00240124
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B110S0      0x002405CC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B110S1      0x002405D0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B110S2      0x002405D4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B111S0      0x002405D8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B111S1      0x002405DC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B111S2      0x002405E0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B112S0      0x002405E4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B112S1      0x002405E8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B112S2      0x002405EC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B113S0      0x002405F0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B113S1      0x002405F4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B113S2      0x002405F8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B114S0      0x002405FC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B114S1      0x00240600
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B114S2      0x00240604
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B115S0      0x00240608
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B115S1      0x0024060C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B115S2      0x00240610
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B116S0      0x00240614
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B116S1      0x00240618
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B116S2      0x0024061C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B117S0      0x00240620
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B117S1      0x00240624
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B117S2      0x00240628
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B118S0      0x0024062C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B118S1      0x00240630
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B118S2      0x00240634
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B119S0      0x00240638
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B119S1      0x0024063C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B119S2      0x00240640
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B11S0       0x00240128
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B11S1       0x0024012C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B11S2       0x00240130
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B120S0      0x00240644
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B120S1      0x00240648
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B120S2      0x0024064C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B121S0      0x00240650
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B121S1      0x00240654
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B121S2      0x00240658
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B12S0       0x00240134
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B12S1       0x00240138
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B12S2       0x0024013C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B13S0       0x00240140
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B13S1       0x00240144
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B13S2       0x00240148
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B14S0       0x0024014C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B14S1       0x00240150
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B14S2       0x00240154
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B15S0       0x00240158
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B15S1       0x0024015C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B15S2       0x00240160
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B16S0       0x00240164
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B16S1       0x00240168
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B16S2       0x0024016C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B17S0       0x00240170
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B17S1       0x00240174
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B17S2       0x00240178
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B18S0       0x0024017C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B18S1       0x00240180
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B18S2       0x00240184
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B19S0       0x00240188
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B19S1       0x0024018C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B19S2       0x00240190
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B1S0        0x002400B0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B1S1        0x002400B4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B1S2        0x002400B8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B20S0       0x00240194
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B20S1       0x00240198
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B20S2       0x0024019C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B21S0       0x002401A0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B21S1       0x002401A4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B21S2       0x002401A8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B22S0       0x002401AC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B22S1       0x002401B0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B22S2       0x002401B4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B23S0       0x002401B8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B23S1       0x002401BC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B23S2       0x002401C0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B24S0       0x002401C4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B24S1       0x002401C8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B24S2       0x002401CC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B25S0       0x002401D0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B25S1       0x002401D4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B25S2       0x002401D8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B26S0       0x002401DC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B26S1       0x002401E0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B26S2       0x002401E4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B27S0       0x002401E8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B27S1       0x002401EC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B27S2       0x002401F0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B28S0       0x002401F4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B28S1       0x002401F8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B28S2       0x002401FC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B29S0       0x00240200
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B29S1       0x00240204
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B29S2       0x00240208
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B2S0        0x002400BC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B2S1        0x002400C0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B2S2        0x002400C4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B30S0       0x0024020C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B30S1       0x00240210
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B30S2       0x00240214
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B31S0       0x00240218
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B31S1       0x0024021C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B31S2       0x00240220
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B32S0       0x00240224
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B32S1       0x00240228
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B32S2       0x0024022C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B33S0       0x00240230
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B33S1       0x00240234
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B33S2       0x00240238
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B34S0       0x0024023C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B34S1       0x00240240
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B34S2       0x00240244
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B35S0       0x00240248
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B35S1       0x0024024C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B35S2       0x00240250
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B36S0       0x00240254
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B36S1       0x00240258
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B36S2       0x0024025C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B37S0       0x00240260
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B37S1       0x00240264
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B37S2       0x00240268
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B38S0       0x0024026C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B38S1       0x00240270
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B38S2       0x00240274
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B39S0       0x00240278
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B39S1       0x0024027C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B39S2       0x00240280
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B3S0        0x002400C8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B3S1        0x002400CC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B3S2        0x002400D0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B40S0       0x00240284
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B40S1       0x00240288
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B40S2       0x0024028C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B41S0       0x00240290
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B41S1       0x00240294
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B41S2       0x00240298
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B42S0       0x0024029C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B42S1       0x002402A0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B42S2       0x002402A4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B43S0       0x002402A8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B43S1       0x002402AC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B43S2       0x002402B0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B44S0       0x002402B4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B44S1       0x002402B8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B44S2       0x002402BC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B45S0       0x002402C0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B45S1       0x002402C4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B45S2       0x002402C8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B46S0       0x002402CC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B46S1       0x002402D0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B46S2       0x002402D4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B47S0       0x002402D8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B47S1       0x002402DC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B47S2       0x002402E0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B48S0       0x002402E4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B48S1       0x002402E8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B48S2       0x002402EC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B49S0       0x002402F0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B49S1       0x002402F4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B49S2       0x002402F8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B4S0        0x002400D4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B4S1        0x002400D8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B4S2        0x002400DC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B50S0       0x002402FC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B50S1       0x00240300
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B50S2       0x00240304
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B51S0       0x00240308
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B51S1       0x0024030C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B51S2       0x00240310
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B52S0       0x00240314
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B52S1       0x00240318
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B52S2       0x0024031C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B53S0       0x00240320
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B53S1       0x00240324
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B53S2       0x00240328
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B54S0       0x0024032C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B54S1       0x00240330
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B54S2       0x00240334
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B55S0       0x00240338
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B55S1       0x0024033C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B55S2       0x00240340
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B56S0       0x00240344
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B56S1       0x00240348
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B56S2       0x0024034C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B57S0       0x00240350
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B57S1       0x00240354
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B57S2       0x00240358
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B58S0       0x0024035C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B58S1       0x00240360
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B58S2       0x00240364
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B59S0       0x00240368
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B59S1       0x0024036C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B59S2       0x00240370
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B5S0        0x002400E0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B5S1        0x002400E4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B5S2        0x002400E8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B60S0       0x00240374
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B60S1       0x00240378
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B60S2       0x0024037C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B61S0       0x00240380
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B61S1       0x00240384
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B61S2       0x00240388
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B62S0       0x0024038C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B62S1       0x00240390
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B62S2       0x00240394
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B63S0       0x00240398
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B63S1       0x0024039C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B63S2       0x002403A0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B64S0       0x002403A4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B64S1       0x002403A8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B64S2       0x002403AC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B65S0       0x002403B0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B65S1       0x002403B4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B65S2       0x002403B8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B66S0       0x002403BC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B66S1       0x002403C0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B66S2       0x002403C4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B67S0       0x002403C8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B67S1       0x002403CC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B67S2       0x002403D0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B68S0       0x002403D4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B68S1       0x002403D8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B68S2       0x002403DC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B69S0       0x002403E0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B69S1       0x002403E4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B69S2       0x002403E8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B6S0        0x002400EC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B6S1        0x002400F0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B6S2        0x002400F4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B70S0       0x002403EC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B70S1       0x002403F0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B70S2       0x002403F4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B71S0       0x002403F8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B71S1       0x002403FC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B71S2       0x00240400
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B72S0       0x00240404
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B72S1       0x00240408
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B72S2       0x0024040C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B73S0       0x00240410
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B73S1       0x00240414
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B73S2       0x00240418
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B74S0       0x0024041C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B74S1       0x00240420
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B74S2       0x00240424
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B75S0       0x00240428
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B75S1       0x0024042C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B75S2       0x00240430
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B76S0       0x00240434
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B76S1       0x00240438
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B76S2       0x0024043C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B77S0       0x00240440
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B77S1       0x00240444
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B77S2       0x00240448
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B78S0       0x0024044C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B78S1       0x00240450
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B78S2       0x00240454
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B79S0       0x00240458
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B79S1       0x0024045C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B79S2       0x00240460
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B7S0        0x002400F8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B7S1        0x002400FC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B7S2        0x00240100
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B80S0       0x00240464
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B80S1       0x00240468
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B80S2       0x0024046C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B81S0       0x00240470
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B81S1       0x00240474
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B81S2       0x00240478
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B82S0       0x0024047C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B82S1       0x00240480
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B82S2       0x00240484
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B83S0       0x00240488
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B83S1       0x0024048C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B83S2       0x00240490
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B84S0       0x00240494
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B84S1       0x00240498
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B84S2       0x0024049C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B85S0       0x002404A0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B85S1       0x002404A4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B85S2       0x002404A8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B86S0       0x002404AC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B86S1       0x002404B0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B86S2       0x002404B4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B87S0       0x002404B8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B87S1       0x002404BC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B87S2       0x002404C0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B88S0       0x002404C4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B88S1       0x002404C8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B88S2       0x002404CC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B89S0       0x002404D0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B89S1       0x002404D4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B89S2       0x002404D8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B8S0        0x00240104
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B8S1        0x00240108
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B8S2        0x0024010C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B90S0       0x002404DC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B90S1       0x002404E0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B90S2       0x002404E4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B91S0       0x002404E8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B91S1       0x002404EC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B91S2       0x002404F0
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B92S0       0x002404F4
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B92S1       0x002404F8
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B92S2       0x002404FC
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B93S0       0x00240500
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B93S1       0x00240504
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B93S2       0x00240508
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B94S0       0x0024050C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B94S1       0x00240510
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B94S2       0x00240514
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B95S0       0x00240518
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B95S1       0x0024051C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B95S2       0x00240520
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B96S0       0x00240524
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B96S1       0x00240528
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B96S2       0x0024052C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B97S0       0x00240530
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B97S1       0x00240534
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B97S2       0x00240538
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B98S0       0x0024053C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B98S1       0x00240540
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B98S2       0x00240544
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B99S0       0x00240548
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B99S1       0x0024054C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B99S2       0x00240550
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B9S0        0x00240110
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B9S1        0x00240114
#define DDRPHYA_INITENG0_P0_INITENG0_P0_SEQUENCEREG0B9S2        0x00240118
#define DDRPHYA_INITENG0_P0_INITENG0_P0_STARTVECTOR0B0  0x0024005C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_STARTVECTOR0B1  0x00240060
#define DDRPHYA_INITENG0_P0_INITENG0_P0_STARTVECTOR0B10 0x00240084
#define DDRPHYA_INITENG0_P0_INITENG0_P0_STARTVECTOR0B11 0x00240088
#define DDRPHYA_INITENG0_P0_INITENG0_P0_STARTVECTOR0B12 0x0024008C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_STARTVECTOR0B13 0x00240090
#define DDRPHYA_INITENG0_P0_INITENG0_P0_STARTVECTOR0B14 0x00240094
#define DDRPHYA_INITENG0_P0_INITENG0_P0_STARTVECTOR0B15 0x00240098
#define DDRPHYA_INITENG0_P0_INITENG0_P0_STARTVECTOR0B2  0x00240064
#define DDRPHYA_INITENG0_P0_INITENG0_P0_STARTVECTOR0B3  0x00240068
#define DDRPHYA_INITENG0_P0_INITENG0_P0_STARTVECTOR0B4  0x0024006C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_STARTVECTOR0B5  0x00240070
#define DDRPHYA_INITENG0_P0_INITENG0_P0_STARTVECTOR0B6  0x00240074
#define DDRPHYA_INITENG0_P0_INITENG0_P0_STARTVECTOR0B7  0x00240078
#define DDRPHYA_INITENG0_P0_INITENG0_P0_STARTVECTOR0B8  0x0024007C
#define DDRPHYA_INITENG0_P0_INITENG0_P0_STARTVECTOR0B9  0x00240080
#define DDRPHYA_INITENG0_P1_INITENG0_P1_SEQ0BGPR1_P1    0x00640804
#define DDRPHYA_INITENG0_P1_INITENG0_P1_SEQ0BGPR2_P1    0x00640808
#define DDRPHYA_INITENG0_P1_INITENG0_P1_SEQ0BGPR3_P1    0x0064080C
#define DDRPHYA_INITENG0_P1_INITENG0_P1_SEQ0BGPR4_P1    0x00640810
#define DDRPHYA_INITENG0_P1_INITENG0_P1_SEQ0BGPR5_P1    0x00640814
#define DDRPHYA_INITENG0_P1_INITENG0_P1_SEQ0BGPR6_P1    0x00640818
#define DDRPHYA_INITENG0_P1_INITENG0_P1_SEQ0BGPR7_P1    0x0064081C
#define DDRPHYA_INITENG0_P1_INITENG0_P1_SEQ0BGPR8_P1    0x00640820
#define DDRPHYA_INITENG0_P2_INITENG0_P2_SEQ0BGPR1_P2    0x00A40804
#define DDRPHYA_INITENG0_P2_INITENG0_P2_SEQ0BGPR2_P2    0x00A40808
#define DDRPHYA_INITENG0_P2_INITENG0_P2_SEQ0BGPR3_P2    0x00A4080C
#define DDRPHYA_INITENG0_P2_INITENG0_P2_SEQ0BGPR4_P2    0x00A40810
#define DDRPHYA_INITENG0_P2_INITENG0_P2_SEQ0BGPR5_P2    0x00A40814
#define DDRPHYA_INITENG0_P2_INITENG0_P2_SEQ0BGPR6_P2    0x00A40818
#define DDRPHYA_INITENG0_P2_INITENG0_P2_SEQ0BGPR7_P2    0x00A4081C
#define DDRPHYA_INITENG0_P2_INITENG0_P2_SEQ0BGPR8_P2    0x00A40820
#define DDRPHYA_INITENG0_P3_INITENG0_P3_SEQ0BGPR1_P3    0x00E40804
#define DDRPHYA_INITENG0_P3_INITENG0_P3_SEQ0BGPR2_P3    0x00E40808
#define DDRPHYA_INITENG0_P3_INITENG0_P3_SEQ0BGPR3_P3    0x00E4080C
#define DDRPHYA_INITENG0_P3_INITENG0_P3_SEQ0BGPR4_P3    0x00E40810
#define DDRPHYA_INITENG0_P3_INITENG0_P3_SEQ0BGPR5_P3    0x00E40814
#define DDRPHYA_INITENG0_P3_INITENG0_P3_SEQ0BGPR6_P3    0x00E40818
#define DDRPHYA_INITENG0_P3_INITENG0_P3_SEQ0BGPR7_P3    0x00E4081C
#define DDRPHYA_INITENG0_P3_INITENG0_P3_SEQ0BGPR8_P3    0x00E40820
#define DDRPHYA_MASTER0_P0_MASTER0_P0_ACLCDLSTATUS      0x00080390
#define DDRPHYA_MASTER0_P0_MASTER0_P0_ACLOOPBACKCTL     0x000804FC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_ACSMGLBLSGLSTPCTRL        0x00080208
#define DDRPHYA_MASTER0_P0_MASTER0_P0_ACSMGLBLSTART     0x00080204
#define DDRPHYA_MASTER0_P0_MASTER0_P0_ACX4ANIBDIS       0x000800B0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_ANLCDLCALPHDETOUT 0x000800FC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_ARDPTRINITVAL_P0  0x000800B8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_ATESTMODE 0x00080048
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CALBUSY   0x0008025C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CALCMPANACNTRL    0x000802B8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CALCMPINVERT      0x000802A0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CALCMPR5  0x00080270
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CALCMPR5OVR       0x00080128
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CALDRVSTR0        0x00080140
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CALMISC   0x00080268
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CALMISC2  0x00080260
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CALNINT   0x00080274
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CALNINTOVR        0x0008012C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CALOFFSETS        0x00080114
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CALPEXT   0x00080278
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CALPEXTOVR        0x00080124
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CALPREDRIVEROVERRIDE      0x00080230
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CALRATE   0x00080220
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CALUCLKINFO_P0    0x00080020
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CALVREFS  0x0008026C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CALZAP    0x00080224
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CLOCKINGCTRL      0x00080008
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CORELOOPBACKSEL   0x000801C0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CTLUPD0GOODCTR    0x000802E0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CTLUPD1GOODCTR    0x000802E4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_CUSTPHYREV        0x000803B4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DB0LCDLCALPHDETOUT        0x000800C0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DB1LCDLCALPHDETOUT        0x000800C4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DB2LCDLCALPHDETOUT        0x000800C8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DB3LCDLCALPHDETOUT        0x000800CC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DB4LCDLCALPHDETOUT        0x000800D0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DB5LCDLCALPHDETOUT        0x000800D4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DB6LCDLCALPHDETOUT        0x000800D8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DB7LCDLCALPHDETOUT        0x000800DC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DB8LCDLCALPHDETOUT        0x000800E0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DB9LCDLCALPHDETOUT        0x000800E4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DBYTEDLLMODECNTRL 0x000800E8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DBYTERXENTRAIN    0x000800EC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DFICAMODE 0x000801D4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DFIFREQRATIO_P0   0x000803E8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DFIFREQXLAT0      0x000803C0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DFIFREQXLAT1      0x000803C4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DFIFREQXLAT2      0x000803C8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DFIFREQXLAT3      0x000803CC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DFIFREQXLAT4      0x000803D0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DFIFREQXLAT5      0x000803D4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DFIFREQXLAT6      0x000803D8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DFIFREQXLAT7      0x000803DC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DFIGEARDOWNCTL    0x0008008C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DFIHANDSHAKEDELAYS0       0x000804F0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DFIHANDSHAKEDELAYS1       0x000804F4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DFIINITCOMPLETE   0x000803E4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DFIMODE   0x00080060
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DFIPHYUPD 0x00080084
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DFIRDDATACSDESTMAP_P0     0x000802C0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DFIWRDATACSDESTMAP_P0     0x000802D0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLLCONTROL        0x000801E0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLLGAINCTL_P0     0x000801F0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLLLOCKPARAM_P0   0x000801F4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLLTRAINPARAM     0x000801C4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLYTESTCNTDFICLK  0x00080350
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLYTESTCNTDFICLKIV        0x0008034C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLYTESTCNTRINGOSCAC       0x0008037C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLYTESTCNTRINGOSCDB0      0x00080354
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLYTESTCNTRINGOSCDB1      0x00080358
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLYTESTCNTRINGOSCDB2      0x0008035C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLYTESTCNTRINGOSCDB3      0x00080360
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLYTESTCNTRINGOSCDB4      0x00080364
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLYTESTCNTRINGOSCDB5      0x00080368
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLYTESTCNTRINGOSCDB6      0x0008036C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLYTESTCNTRINGOSCDB7      0x00080370
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLYTESTCNTRINGOSCDB8      0x00080374
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLYTESTCNTRINGOSCDB9      0x00080378
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLYTESTRINGSELAC  0x00080348
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLYTESTRINGSELDB  0x00080344
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DLYTESTSEQ        0x00080340
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DMIPINPRESENT_P0  0x000800B4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DQSPREAMBLECONTROL_P0     0x00080090
#define DDRPHYA_MASTER0_P0_MASTER0_P0_DYNPWRDNUP        0x00080070
#define DDRPHYA_MASTER0_P0_MASTER0_P0_ENABLECSMULTICAST 0x0008009C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_FORCECLKDISABLE   0x00080004
#define DDRPHYA_MASTER0_P0_MASTER0_P0_FORCEINTERNALUPDATE       0x0008000C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTCACTL  0x000801D8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTCAMODE 0x000801DC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTCONTROLOVR0    0x000801E8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTCONTROLOVR1    0x000801EC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTCONTROLVAL0    0x000801F8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTCONTROLVAL1    0x000801FC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTLPCSENA        0x000801C8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTLPCSENB        0x000801CC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTLPCSENBYPASS   0x000801D0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTLPCSMULTICAST  0x000800A0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTMRL_P0 0x00080080
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTACTN 0x000804C4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTADDRESS0     0x00080480
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTADDRESS1     0x00080484
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTADDRESS10    0x000804A8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTADDRESS11    0x000804AC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTADDRESS12    0x000804B0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTADDRESS13    0x000804B4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTADDRESS14    0x000804B8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTADDRESS15    0x000804BC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTADDRESS17    0x000804C0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTADDRESS2     0x00080488
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTADDRESS3     0x0008048C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTADDRESS4     0x00080490
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTADDRESS5     0x00080494
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTADDRESS6     0x00080498
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTADDRESS7     0x0008049C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTADDRESS8     0x000804A0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTADDRESS9     0x000804A4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTBANK0        0x000804C8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTBANK1        0x000804CC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTBANK2        0x000804D0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTBG0  0x000804D4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTBG1  0x000804D8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTCASN 0x000804DC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTPARITYIN     0x000804E8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTRASN 0x000804E0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_HWTSWIZZLEHWTWEN  0x000804E4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_LCDLCALCTRL       0x00080214
#define DDRPHYA_MASTER0_P0_MASTER0_P0_LCDLCALPHASE      0x00080210
#define DDRPHYA_MASTER0_P0_MASTER0_P0_LCDLDBGCNTL       0x0008038C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_LP3EXITSEQ0BSTARTVECTOR   0x000803BC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAA0TODFI      0x00080400
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAA1TODFI      0x00080404
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAA2TODFI      0x00080408
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAA3TODFI      0x0008040C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAA4TODFI      0x00080410
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAA5TODFI      0x00080414
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAA6TODFI      0x00080418
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAA7TODFI      0x0008041C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAA8TODFI      0x00080420
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAA9TODFI      0x00080424
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAB0TODFI      0x00080440
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAB1TODFI      0x00080444
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAB2TODFI      0x00080448
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAB3TODFI      0x0008044C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAB4TODFI      0x00080450
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAB5TODFI      0x00080454
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAB6TODFI      0x00080458
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAB7TODFI      0x0008045C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAB8TODFI      0x00080460
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MAPCAB9TODFI      0x00080464
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MASTERX4CONFIG    0x00080094
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MASUPDFAILCTR     0x000802E8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MASUPDGOODCTR     0x000802D4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MEMALERTCONTROL   0x0008016C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MEMALERTCONTROL2  0x00080170
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MEMRESETL 0x00080180
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MISCPHYSTATUS     0x000801BC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MSTLCDL0DBGRES    0x00080384
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MSTLCDL1DBGRES    0x00080388
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MSTLCDLDBGCNTL    0x00080380
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MTESTDTOCTRL      0x000803FC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MTESTMUXSEL       0x00080068
#define DDRPHYA_MASTER0_P0_MASTER0_P0_MTESTPGMINFO      0x0008006C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PDAMRSWRITEMODE   0x00080088
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PGCR      0x00080014
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PHYALERTSTATUS    0x0008003C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PHYCONFIG 0x00080010
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PHYINTERRUPTCLEAR 0x00080478
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PHYINTERRUPTENABLE        0x0008046C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PHYINTERRUPTFWCONTROL     0x00080470
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PHYINTERRUPTMASK  0x00080474
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PHYINTERRUPTSTATUS        0x0008047C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PHYPERFCTRENABLE  0x000802F4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PHYREV    0x000803B8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PHYTID    0x00080078
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PHYUPD0FAILCTR    0x000802EC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PHYUPD0GOODCTR    0x000802D8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PHYUPD1FAILCTR    0x000802F0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PHYUPD1GOODCTR    0x000802DC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PLLCTRL0  0x00080318
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PLLCTRL1_P0       0x0008031C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PLLCTRL2_P0       0x00080314
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PLLCTRL3  0x0008032C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PLLCTRL4_P0       0x00080330
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PLLDACVALOUT      0x0008033C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PLLENDOFCAL       0x00080334
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PLLLOCKSTATUS     0x00080324
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PLLOUTGATECONTROL 0x00080234
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PLLPWRDN  0x0008030C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PLLRESET  0x00080310
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PLLSTANDBYEFF     0x00080338
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PLLTESTMODE_P0    0x00080328
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PLLTST    0x00080320
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PMIENABLE 0x00080074
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PORCONTROL        0x00080240
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PPTTRAINSETUP2_P0 0x00080044
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PPTTRAINSETUP_P0  0x00080040
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PROCODTCTL        0x00080154
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PROCODTTIMECTL_P0 0x00080158
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PSTATE    0x0008022C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PUBMODE   0x000801B8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_PULSEDLLUPDATEPHASE       0x000801E4
#define DDRPHYA_MASTER0_P0_MASTER0_P0_REMOTEIMPCAL      0x000804F8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_RXFIFOCHECKS      0x000803EC
#define DDRPHYA_MASTER0_P0_MASTER0_P0_RXFIFOINIT        0x00080000
#define DDRPHYA_MASTER0_P0_MASTER0_P0_SARINITVALS       0x0008011C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_SEQ0BDLY0_P0      0x0008002C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_SEQ0BDLY1_P0      0x00080030
#define DDRPHYA_MASTER0_P0_MASTER0_P0_SEQ0BDLY2_P0      0x00080034
#define DDRPHYA_MASTER0_P0_MASTER0_P0_SEQ0BDLY3_P0      0x00080038
#define DDRPHYA_MASTER0_P0_MASTER0_P0_TESTBUMPCNTRL     0x00080028
#define DDRPHYA_MASTER0_P0_MASTER0_P0_TESTBUMPCNTRL1    0x0008001C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_TRISTATEMODECA_P0 0x00080064
#define DDRPHYA_MASTER0_P0_MASTER0_P0_TXCALBINN 0x00080054
#define DDRPHYA_MASTER0_P0_MASTER0_P0_TXCALBINP 0x00080050
#define DDRPHYA_MASTER0_P0_MASTER0_P0_TXCALNOVR 0x0008005C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_TXCALPOVR 0x00080058
#define DDRPHYA_MASTER0_P0_MASTER0_P0_TXRDPTRINIT       0x000803E0
#define DDRPHYA_MASTER0_P0_MASTER0_P0_UCMEMRESETCONTROL 0x0008023C
#define DDRPHYA_MASTER0_P0_MASTER0_P0_VREFINGLOBAL_P0   0x000802C8
#define DDRPHYA_MASTER0_P0_MASTER0_P0_WRLEVBITS 0x00080098
#define DDRPHYA_MASTER0_P1_MASTER0_P1_ARDPTRINITVAL_P1  0x004800B8
#define DDRPHYA_MASTER0_P1_MASTER0_P1_CALUCLKINFO_P1    0x00480020
#define DDRPHYA_MASTER0_P1_MASTER0_P1_DFIFREQRATIO_P1   0x004803E8
#define DDRPHYA_MASTER0_P1_MASTER0_P1_DFIRDDATACSDESTMAP_P1     0x004802C0
#define DDRPHYA_MASTER0_P1_MASTER0_P1_DFIWRDATACSDESTMAP_P1     0x004802D0
#define DDRPHYA_MASTER0_P1_MASTER0_P1_DLLGAINCTL_P1     0x004801F0
#define DDRPHYA_MASTER0_P1_MASTER0_P1_DLLLOCKPARAM_P1   0x004801F4
#define DDRPHYA_MASTER0_P1_MASTER0_P1_DMIPINPRESENT_P1  0x004800B4
#define DDRPHYA_MASTER0_P1_MASTER0_P1_DQSPREAMBLECONTROL_P1     0x00480090
#define DDRPHYA_MASTER0_P1_MASTER0_P1_HWTMRL_P1 0x00480080
#define DDRPHYA_MASTER0_P1_MASTER0_P1_PLLCTRL1_P1       0x0048031C
#define DDRPHYA_MASTER0_P1_MASTER0_P1_PLLCTRL2_P1       0x00480314
#define DDRPHYA_MASTER0_P1_MASTER0_P1_PLLCTRL4_P1       0x00480330
#define DDRPHYA_MASTER0_P1_MASTER0_P1_PLLTESTMODE_P1    0x00480328
#define DDRPHYA_MASTER0_P1_MASTER0_P1_PPTTRAINSETUP2_P1 0x00480044
#define DDRPHYA_MASTER0_P1_MASTER0_P1_PPTTRAINSETUP_P1  0x00480040
#define DDRPHYA_MASTER0_P1_MASTER0_P1_PROCODTTIMECTL_P1 0x00480158
#define DDRPHYA_MASTER0_P1_MASTER0_P1_SEQ0BDLY0_P1      0x0048002C
#define DDRPHYA_MASTER0_P1_MASTER0_P1_SEQ0BDLY1_P1      0x00480030
#define DDRPHYA_MASTER0_P1_MASTER0_P1_SEQ0BDLY2_P1      0x00480034
#define DDRPHYA_MASTER0_P1_MASTER0_P1_SEQ0BDLY3_P1      0x00480038
#define DDRPHYA_MASTER0_P1_MASTER0_P1_TRISTATEMODECA_P1 0x00480064
#define DDRPHYA_MASTER0_P1_MASTER0_P1_VREFINGLOBAL_P1   0x004802C8
#define DDRPHYA_MASTER0_P2_MASTER0_P2_ARDPTRINITVAL_P2  0x008800B8
#define DDRPHYA_MASTER0_P2_MASTER0_P2_CALUCLKINFO_P2    0x00880020
#define DDRPHYA_MASTER0_P2_MASTER0_P2_DFIFREQRATIO_P2   0x008803E8
#define DDRPHYA_MASTER0_P2_MASTER0_P2_DFIRDDATACSDESTMAP_P2     0x008802C0
#define DDRPHYA_MASTER0_P2_MASTER0_P2_DFIWRDATACSDESTMAP_P2     0x008802D0
#define DDRPHYA_MASTER0_P2_MASTER0_P2_DLLGAINCTL_P2     0x008801F0
#define DDRPHYA_MASTER0_P2_MASTER0_P2_DLLLOCKPARAM_P2   0x008801F4
#define DDRPHYA_MASTER0_P2_MASTER0_P2_DMIPINPRESENT_P2  0x008800B4
#define DDRPHYA_MASTER0_P2_MASTER0_P2_DQSPREAMBLECONTROL_P2     0x00880090
#define DDRPHYA_MASTER0_P2_MASTER0_P2_HWTMRL_P2 0x00880080
#define DDRPHYA_MASTER0_P2_MASTER0_P2_PLLCTRL1_P2       0x0088031C
#define DDRPHYA_MASTER0_P2_MASTER0_P2_PLLCTRL2_P2       0x00880314
#define DDRPHYA_MASTER0_P2_MASTER0_P2_PLLCTRL4_P2       0x00880330
#define DDRPHYA_MASTER0_P2_MASTER0_P2_PLLTESTMODE_P2    0x00880328
#define DDRPHYA_MASTER0_P2_MASTER0_P2_PPTTRAINSETUP2_P2 0x00880044
#define DDRPHYA_MASTER0_P2_MASTER0_P2_PPTTRAINSETUP_P2  0x00880040
#define DDRPHYA_MASTER0_P2_MASTER0_P2_PROCODTTIMECTL_P2 0x00880158
#define DDRPHYA_MASTER0_P2_MASTER0_P2_SEQ0BDLY0_P2      0x0088002C
#define DDRPHYA_MASTER0_P2_MASTER0_P2_SEQ0BDLY1_P2      0x00880030
#define DDRPHYA_MASTER0_P2_MASTER0_P2_SEQ0BDLY2_P2      0x00880034
#define DDRPHYA_MASTER0_P2_MASTER0_P2_SEQ0BDLY3_P2      0x00880038
#define DDRPHYA_MASTER0_P2_MASTER0_P2_TRISTATEMODECA_P2 0x00880064
#define DDRPHYA_MASTER0_P2_MASTER0_P2_VREFINGLOBAL_P2   0x008802C8
#define DDRPHYA_MASTER0_P3_MASTER0_P3_ARDPTRINITVAL_P3  0x00C800B8
#define DDRPHYA_MASTER0_P3_MASTER0_P3_CALUCLKINFO_P3    0x00C80020
#define DDRPHYA_MASTER0_P3_MASTER0_P3_DFIFREQRATIO_P3   0x00C803E8
#define DDRPHYA_MASTER0_P3_MASTER0_P3_DFIRDDATACSDESTMAP_P3     0x00C802C0
#define DDRPHYA_MASTER0_P3_MASTER0_P3_DFIWRDATACSDESTMAP_P3     0x00C802D0
#define DDRPHYA_MASTER0_P3_MASTER0_P3_DLLGAINCTL_P3     0x00C801F0
#define DDRPHYA_MASTER0_P3_MASTER0_P3_DLLLOCKPARAM_P3   0x00C801F4
#define DDRPHYA_MASTER0_P3_MASTER0_P3_DMIPINPRESENT_P3  0x00C800B4
#define DDRPHYA_MASTER0_P3_MASTER0_P3_DQSPREAMBLECONTROL_P3     0x00C80090
#define DDRPHYA_MASTER0_P3_MASTER0_P3_HWTMRL_P3 0x00C80080
#define DDRPHYA_MASTER0_P3_MASTER0_P3_PLLCTRL1_P3       0x00C8031C
#define DDRPHYA_MASTER0_P3_MASTER0_P3_PLLCTRL2_P3       0x00C80314
#define DDRPHYA_MASTER0_P3_MASTER0_P3_PLLCTRL4_P3       0x00C80330
#define DDRPHYA_MASTER0_P3_MASTER0_P3_PLLTESTMODE_P3    0x00C80328
#define DDRPHYA_MASTER0_P3_MASTER0_P3_PPTTRAINSETUP2_P3 0x00C80044
#define DDRPHYA_MASTER0_P3_MASTER0_P3_PPTTRAINSETUP_P3  0x00C80040
#define DDRPHYA_MASTER0_P3_MASTER0_P3_PROCODTTIMECTL_P3 0x00C80158
#define DDRPHYA_MASTER0_P3_MASTER0_P3_SEQ0BDLY0_P3      0x00C8002C
#define DDRPHYA_MASTER0_P3_MASTER0_P3_SEQ0BDLY1_P3      0x00C80030
#define DDRPHYA_MASTER0_P3_MASTER0_P3_SEQ0BDLY2_P3      0x00C80034
#define DDRPHYA_MASTER0_P3_MASTER0_P3_SEQ0BDLY3_P3      0x00C80038
#define DDRPHYA_MASTER0_P3_MASTER0_P3_TRISTATEMODECA_P3 0x00C80064
#define DDRPHYA_MASTER0_P3_MASTER0_P3_VREFINGLOBAL_P3   0x00C802C8
#define DDRPHYA_PPGC0_PPGC0_GENPRBSBYTE0        0x001C00C0
#define DDRPHYA_PPGC0_PPGC0_GENPRBSBYTE1        0x001C00C4
#define DDRPHYA_PPGC0_PPGC0_GENPRBSBYTE10       0x001C00E8
#define DDRPHYA_PPGC0_PPGC0_GENPRBSBYTE11       0x001C00EC
#define DDRPHYA_PPGC0_PPGC0_GENPRBSBYTE12       0x001C00F0
#define DDRPHYA_PPGC0_PPGC0_GENPRBSBYTE13       0x001C00F4
#define DDRPHYA_PPGC0_PPGC0_GENPRBSBYTE14       0x001C00F8
#define DDRPHYA_PPGC0_PPGC0_GENPRBSBYTE15       0x001C00FC
#define DDRPHYA_PPGC0_PPGC0_GENPRBSBYTE2        0x001C00C8
#define DDRPHYA_PPGC0_PPGC0_GENPRBSBYTE3        0x001C00CC
#define DDRPHYA_PPGC0_PPGC0_GENPRBSBYTE4        0x001C00D0
#define DDRPHYA_PPGC0_PPGC0_GENPRBSBYTE5        0x001C00D4
#define DDRPHYA_PPGC0_PPGC0_GENPRBSBYTE6        0x001C00D8
#define DDRPHYA_PPGC0_PPGC0_GENPRBSBYTE7        0x001C00DC
#define DDRPHYA_PPGC0_PPGC0_GENPRBSBYTE8        0x001C00E0
#define DDRPHYA_PPGC0_PPGC0_GENPRBSBYTE9        0x001C00E4
#define DDRPHYA_PPGC0_PPGC0_PPGCCTRL1   0x001C0044
#define DDRPHYA_PPGC0_PPGC0_PPGCLANE2CRCINMAP0  0x001C0054
#define DDRPHYA_PPGC0_PPGC0_PPGCLANE2CRCINMAP1  0x001C0058
#define DDRPHYA_PPGC0_PPGC0_PRBSCHKSTATEHI      0x001C0190
#define DDRPHYA_PPGC0_PPGC0_PRBSCHKSTATELO      0x001C018C
#define DDRPHYA_PPGC0_PPGC0_PRBSGENCTL  0x001C0180
#define DDRPHYA_PPGC0_PPGC0_PRBSGENCTL1 0x001C0194
#define DDRPHYA_PPGC0_PPGC0_PRBSGENCTL2 0x001C0198
#define DDRPHYA_PPGC0_PPGC0_PRBSGENSTATEHI      0x001C0188
#define DDRPHYA_PPGC0_PPGC0_PRBSGENSTATELO      0x001C0184
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY0_I0      0x001C0090
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY0_I1      0x001C0490
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY0_I2      0x001C0890
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY0_I3      0x001C0C90
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY0_I4      0x001C1090
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY0_I5      0x001C1490
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY0_I6      0x001C1890
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY0_I7      0x001C1C90
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY0_I8      0x001C2090
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY1_I0      0x001C0094
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY1_I1      0x001C0494
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY1_I2      0x001C0894
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY1_I3      0x001C0C94
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY1_I4      0x001C1094
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY1_I5      0x001C1494
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY1_I6      0x001C1894
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY1_I7      0x001C1C94
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY1_I8      0x001C2094
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY2_I0      0x001C0098
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY2_I1      0x001C0498
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY2_I2      0x001C0898
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY2_I3      0x001C0C98
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY2_I4      0x001C1098
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY2_I5      0x001C1498
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY2_I6      0x001C1898
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY2_I7      0x001C1C98
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY2_I8      0x001C2098
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY3_I0      0x001C009C
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY3_I1      0x001C049C
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY3_I2      0x001C089C
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY3_I3      0x001C0C9C
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY3_I4      0x001C109C
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY3_I5      0x001C149C
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY3_I6      0x001C189C
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY3_I7      0x001C1C9C
#define DDRPHYA_PPGC0_PPGC0_PRBSTAPDLY3_I8      0x001C209C
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTACTN       0x248
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTADDRESS0   0x200
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTADDRESS1   0x204
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTADDRESS10  0x228
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTADDRESS11  0x22C
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTADDRESS12  0x230
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTADDRESS13  0x234
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTADDRESS14  0x238
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTADDRESS15  0x23C
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTADDRESS16  0x240
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTADDRESS17  0x244
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTADDRESS2   0x208
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTADDRESS3   0x20C
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTADDRESS4   0x210
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTADDRESS5   0x214
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTADDRESS6   0x218
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTADDRESS7   0x21C
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTADDRESS8   0x220
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTADDRESS9   0x224
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTBANK0      0x24C
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTBANK1      0x250
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTBANK2      0x254
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTBG0        0x258
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTBG1        0x25C
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTCASN       0x260
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTPARITYIN   0x26C
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTRASN       0x264
#define DDR_CMD_ADDR_REMAP_DFI_SWZHWTWEN        0x268
#define DDR_FUNCTIONAL_CONTROLLER_DDR_ADDR_MAPPER       0x008
#define DDR_FUNCTIONAL_CONTROLLER_DDR_MISC      0x004
#define DDR_FUNCTIONAL_CONTROLLER_DDR_RESET     0x000
#define DDR_PERFORMANCE_CONTROLLER_DDRCTL_MASK  0x01C
#define DDR_PERFORMANCE_CONTROLLER_DDRCTL_URGENT        0x020
#define DDR_PERFORMANCE_CONTROLLER_DDR_QOS      0x018
#define DDR_PERFORMANCE_CONTROLLER_MPR_DATA_H   0x010
#define DDR_PERFORMANCE_CONTROLLER_MPR_DATA_L   0x00C
#define DDR_PERFORMANCE_CONTROLLER_MRR  0x014
#define DDR_PERFORMANCE_MONITOR_COUNT_RESET     0x058
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_00 0x0C8
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_01 0x0CC
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_02 0x0D0
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_03 0x0D4
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_04 0x0D8
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_05 0x0DC
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_10 0x0E0
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_11 0x0E4
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_12 0x0E8
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_13 0x0EC
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_14 0x0F0
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_15 0x0F4
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_20 0x0F8
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_21 0x0FC
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_22 0x100
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_23 0x104
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_24 0x108
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_25 0x10C
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_30 0x110
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_31 0x114
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_32 0x118
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_33 0x11C
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_34 0x120
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_35 0x124
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_40 0x128
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_41 0x12C
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_42 0x130
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_43 0x134
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_44 0x138
#define DDR_PERFORMANCE_MONITOR_DFI_PERF_MON_BUS_CFG_45 0x13C
#define DDR_PERFORMANCE_MONITOR_ENABLE_CONTROL_REG_00   0x024
#define DDR_PERFORMANCE_MONITOR_ENABLE_CONTROL_REG_01   0x028
#define DDR_PERFORMANCE_MONITOR_ENABLE_CONTROL_REG_02   0x02C
#define DDR_PERFORMANCE_MONITOR_ENABLE_CONTROL_REG_03   0x030
#define DDR_PERFORMANCE_MONITOR_ENABLE_CONTROL_REG_04   0x034
#define DDR_PERFORMANCE_MONITOR_ENABLE_CONTROL_REG_05   0x038
#define DDR_PERFORMANCE_MONITOR_ENABLE_CONTROL_REG_10   0x03C
#define DDR_PERFORMANCE_MONITOR_ENABLE_CONTROL_REG_11   0x040
#define DDR_PERFORMANCE_MONITOR_ENABLE_CONTROL_REG_12   0x044
#define DDR_PERFORMANCE_MONITOR_ENABLE_CONTROL_REG_13   0x048
#define DDR_PERFORMANCE_MONITOR_ENABLE_CONTROL_REG_14   0x04C
#define DDR_PERFORMANCE_MONITOR_ENABLE_CONTROL_REG_15   0x050
#define DDR_PERFORMANCE_MONITOR_EVENT_COUNTER_VALUE0    0x05C
#define DDR_PERFORMANCE_MONITOR_EVENT_COUNTER_VALUE1    0x060
#define DDR_PERFORMANCE_MONITOR_EVENT_COUNTER_VALUE2    0x064
#define DDR_PERFORMANCE_MONITOR_EVENT_COUNTER_VALUE3    0x068
#define DDR_PERFORMANCE_MONITOR_EVENT_COUNTER_VALUE4    0x06C
#define DDR_PERFORMANCE_MONITOR_EVENT_COUNTER_VALUE5    0x070
#define DDR_PERFORMANCE_MONITOR_EVENT_COUNT_COMPARE0    0x074
#define DDR_PERFORMANCE_MONITOR_EVENT_COUNT_COMPARE1    0x078
#define DDR_PERFORMANCE_MONITOR_EVENT_COUNT_COMPARE2    0x07C
#define DDR_PERFORMANCE_MONITOR_EVENT_COUNT_COMPARE3    0x080
#define DDR_PERFORMANCE_MONITOR_EVENT_COUNT_COMPARE4    0x084
#define DDR_PERFORMANCE_MONITOR_EVENT_COUNT_COMPARE5    0x088
#define DDR_PERFORMANCE_MONITOR_EVENT_COUNT_CSR_0       0x08C
#define DDR_PERFORMANCE_MONITOR_EVENT_COUNT_CSR_1       0x090
#define DDR_PERFORMANCE_MONITOR_HW_ENABLE_COUNT_INIT    0x054
#define DDR_PERFORMANCE_MONITOR_HW_EN_WINDOW_EXPIRE     0x0AC
#define DDR_PERFORMANCE_MONITOR_MULTIBIT_PERF_MON_CFG0  0x0B0
#define DDR_PERFORMANCE_MONITOR_MULTIBIT_PERF_MON_CFG1  0x0B4
#define DDR_PERFORMANCE_MONITOR_MULTIBIT_PERF_MON_CFG2  0x0B8
#define DDR_PERFORMANCE_MONITOR_MULTIBIT_PERF_MON_CFG3  0x0BC
#define DDR_PERFORMANCE_MONITOR_MULTIBIT_PERF_MON_CFG4  0x0C0
#define DDR_PERFORMANCE_MONITOR_MULTIBIT_PERF_MON_CFG5  0x0C4
#define DDR_PERFORMANCE_MONITOR_PERF_MON_DATA_SELECT0   0x094
#define DDR_PERFORMANCE_MONITOR_PERF_MON_DATA_SELECT1   0x098
#define DDR_PERFORMANCE_MONITOR_PERF_MON_DATA_SELECT2   0x09C
#define DDR_PERFORMANCE_MONITOR_PERF_MON_DATA_SELECT3   0x0A0
#define DDR_PERFORMANCE_MONITOR_PERF_MON_DATA_SELECT4   0x0A4
#define DDR_PERFORMANCE_MONITOR_PERF_MON_DATA_SELECT5   0x0A8
#define DDR_PHY_IP_DCCM_INDEX   0x00150000
#define DDR_PHY_IP_DCCM_SIZE    0x8000
#define DDR_PHY_IP_ICCM_INDEX   0x00140000
#define DDR_PHY_IP_ICCM_SIZE    0x10000
#define DDR_UMCTL2_MP_PCCFG     0x00000400
#define DDR_UMCTL2_MP_PCFGQOS0_0        0x00000494
#define DDR_UMCTL2_MP_PCFGQOS0_1        0x00000544
#define DDR_UMCTL2_MP_PCFGQOS1_0        0x00000498
#define DDR_UMCTL2_MP_PCFGQOS1_1        0x00000548
#define DDR_UMCTL2_MP_PCFGR_0   0x00000404
#define DDR_UMCTL2_MP_PCFGR_1   0x000004B4
#define DDR_UMCTL2_MP_PCFGWQOS0_0       0x0000049C
#define DDR_UMCTL2_MP_PCFGWQOS0_1       0x0000054C
#define DDR_UMCTL2_MP_PCFGWQOS1_0       0x000004A0
#define DDR_UMCTL2_MP_PCFGWQOS1_1       0x00000550
#define DDR_UMCTL2_MP_PCFGW_0   0x00000408
#define DDR_UMCTL2_MP_PCFGW_1   0x000004B8
#define DDR_UMCTL2_MP_PCTRL_0   0x00000490
#define DDR_UMCTL2_MP_PCTRL_1   0x00000540
#define DDR_UMCTL2_MP_PSTAT     0x000003FC
#define DDR_UMCTL2_MP_SARBASE0  0x00000F04
#define DDR_UMCTL2_MP_SARSIZE0  0x00000F08
#define DDR_UMCTL2_MP_SBRCTL    0x00000F24
#define DDR_UMCTL2_MP_SBRRANGE0 0x00000F40
#define DDR_UMCTL2_MP_SBRRANGE1 0x00000F44
#define DDR_UMCTL2_MP_SBRSTART0 0x00000F38
#define DDR_UMCTL2_MP_SBRSTART1 0x00000F3C
#define DDR_UMCTL2_MP_SBRSTAT   0x00000F28
#define DDR_UMCTL2_MP_SBRWDATA0 0x00000F2C
#define DDR_UMCTL2_REGS_ADDRMAP0        0x00000200
#define DDR_UMCTL2_REGS_ADDRMAP1        0x00000204
#define DDR_UMCTL2_REGS_ADDRMAP10       0x00000228
#define DDR_UMCTL2_REGS_ADDRMAP11       0x0000022C
#define DDR_UMCTL2_REGS_ADDRMAP2        0x00000208
#define DDR_UMCTL2_REGS_ADDRMAP3        0x0000020C
#define DDR_UMCTL2_REGS_ADDRMAP4        0x00000210
#define DDR_UMCTL2_REGS_ADDRMAP5        0x00000214
#define DDR_UMCTL2_REGS_ADDRMAP6        0x00000218
#define DDR_UMCTL2_REGS_ADDRMAP7        0x0000021C
#define DDR_UMCTL2_REGS_ADDRMAP8        0x00000220
#define DDR_UMCTL2_REGS_ADDRMAP9        0x00000224
#define DDR_UMCTL2_REGS_ADVECCINDEX     0x00000374
#define DDR_UMCTL2_REGS_CRCPARCTL0      0x000000C0
#define DDR_UMCTL2_REGS_CRCPARCTL1      0x000000C4
#define DDR_UMCTL2_REGS_CRCPARSTAT      0x000000CC
#define DDR_UMCTL2_REGS_DBG0    0x00000300
#define DDR_UMCTL2_REGS_DBG1    0x00000304
#define DDR_UMCTL2_REGS_DBGCAM  0x00000308
#define DDR_UMCTL2_REGS_DBGCAM1 0x00000318
#define DDR_UMCTL2_REGS_DBGCMD  0x0000030C
#define DDR_UMCTL2_REGS_DBGSTAT 0x00000310
#define DDR_UMCTL2_REGS_DBICTL  0x000001C0
#define DDR_UMCTL2_REGS_DFILPCFG0       0x00000198
#define DDR_UMCTL2_REGS_DFILPCFG1       0x0000019C
#define DDR_UMCTL2_REGS_DFIMISC 0x000001B0
#define DDR_UMCTL2_REGS_DFIPHYMSTR      0x000001C4
#define DDR_UMCTL2_REGS_DFISTAT 0x000001BC
#define DDR_UMCTL2_REGS_DFITMG0 0x00000190
#define DDR_UMCTL2_REGS_DFITMG1 0x00000194
#define DDR_UMCTL2_REGS_DFITMG2 0x000001B4
#define DDR_UMCTL2_REGS_DFITMG3 0x000001B8
#define DDR_UMCTL2_REGS_DFIUPD0 0x000001A0
#define DDR_UMCTL2_REGS_DFIUPD1 0x000001A4
#define DDR_UMCTL2_REGS_DFIUPD2 0x000001A8
#define DDR_UMCTL2_REGS_DIMMCTL 0x000000F0
#define DDR_UMCTL2_REGS_DRAMTMG0        0x00000100
#define DDR_UMCTL2_REGS_DRAMTMG1        0x00000104
#define DDR_UMCTL2_REGS_DRAMTMG10       0x00000128
#define DDR_UMCTL2_REGS_DRAMTMG11       0x0000012C
#define DDR_UMCTL2_REGS_DRAMTMG12       0x00000130
#define DDR_UMCTL2_REGS_DRAMTMG15       0x0000013C
#define DDR_UMCTL2_REGS_DRAMTMG2        0x00000108
#define DDR_UMCTL2_REGS_DRAMTMG3        0x0000010C
#define DDR_UMCTL2_REGS_DRAMTMG4        0x00000110
#define DDR_UMCTL2_REGS_DRAMTMG5        0x00000114
#define DDR_UMCTL2_REGS_DRAMTMG8        0x00000120
#define DDR_UMCTL2_REGS_DRAMTMG9        0x00000124
#define DDR_UMCTL2_REGS_ECCAPSTAT       0x00000388
#define DDR_UMCTL2_REGS_ECCBITMASK0     0x00000098
#define DDR_UMCTL2_REGS_ECCBITMASK1     0x0000009C
#define DDR_UMCTL2_REGS_ECCBITMASK2     0x000000A0
#define DDR_UMCTL2_REGS_ECCCADDR0       0x00000084
#define DDR_UMCTL2_REGS_ECCCADDR1       0x00000088
#define DDR_UMCTL2_REGS_ECCCFG0 0x00000070
#define DDR_UMCTL2_REGS_ECCCFG1 0x00000074
#define DDR_UMCTL2_REGS_ECCCSYN0        0x0000008C
#define DDR_UMCTL2_REGS_ECCCSYN1        0x00000090
#define DDR_UMCTL2_REGS_ECCCSYN2        0x00000094
#define DDR_UMCTL2_REGS_ECCCTL  0x0000007C
#define DDR_UMCTL2_REGS_ECCERRCNT       0x00000080
#define DDR_UMCTL2_REGS_ECCPOISONADDR0  0x000000B8
#define DDR_UMCTL2_REGS_ECCPOISONADDR1  0x000000BC
#define DDR_UMCTL2_REGS_ECCPOISONPAT0   0x0000037C
#define DDR_UMCTL2_REGS_ECCPOISONPAT2   0x00000384
#define DDR_UMCTL2_REGS_ECCSTAT 0x00000078
#define DDR_UMCTL2_REGS_ECCUADDR0       0x000000A4
#define DDR_UMCTL2_REGS_ECCUADDR1       0x000000A8
#define DDR_UMCTL2_REGS_ECCUSYN0        0x000000AC
#define DDR_UMCTL2_REGS_ECCUSYN1        0x000000B0
#define DDR_UMCTL2_REGS_ECCUSYN2        0x000000B4
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_DFITMG0     0x00002190
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_DFITMG1     0x00002194
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_DFITMG2     0x000021B4
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_DFITMG3     0x000021B8
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_DRAMTMG0    0x00002100
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_DRAMTMG1    0x00002104
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_DRAMTMG10   0x00002128
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_DRAMTMG11   0x0000212C
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_DRAMTMG12   0x00002130
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_DRAMTMG15   0x0000213C
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_DRAMTMG2    0x00002108
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_DRAMTMG3    0x0000210C
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_DRAMTMG4    0x00002110
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_DRAMTMG5    0x00002114
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_DRAMTMG8    0x00002120
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_DRAMTMG9    0x00002124
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_INIT3       0x000020DC
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_INIT4       0x000020E0
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_INIT6       0x000020E8
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_INIT7       0x000020EC
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_ODTCFG      0x00002240
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_PWRTMG      0x00002034
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_RANKCTL     0x000020F4
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_RANKCTL1    0x000020F8
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_RFSHCTL0    0x00002050
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_RFSHTMG     0x00002064
#define DDR_UMCTL2_REGS_FREQ1_FREQ1_ZQCTL0      0x00002180
#define DDR_UMCTL2_REGS_HWLPCTL 0x00000038
#define DDR_UMCTL2_REGS_INIT0   0x000000D0
#define DDR_UMCTL2_REGS_INIT1   0x000000D4
#define DDR_UMCTL2_REGS_INIT3   0x000000DC
#define DDR_UMCTL2_REGS_INIT4   0x000000E0
#define DDR_UMCTL2_REGS_INIT5   0x000000E4
#define DDR_UMCTL2_REGS_INIT6   0x000000E8
#define DDR_UMCTL2_REGS_INIT7   0x000000EC
#define DDR_UMCTL2_REGS_MRCTRL0 0x00000010
#define DDR_UMCTL2_REGS_MRCTRL1 0x00000014
#define DDR_UMCTL2_REGS_MRCTRL2 0x0000001C
#define DDR_UMCTL2_REGS_MRSTAT  0x00000018
#define DDR_UMCTL2_REGS_MSTR    0x00000000
#define DDR_UMCTL2_REGS_ODTCFG  0x00000240
#define DDR_UMCTL2_REGS_ODTMAP  0x00000244
#define DDR_UMCTL2_REGS_PERFHPR1        0x0000025C
#define DDR_UMCTL2_REGS_PERFLPR1        0x00000264
#define DDR_UMCTL2_REGS_PERFWR1 0x0000026C
#define DDR_UMCTL2_REGS_POISONCFG       0x0000036C
#define DDR_UMCTL2_REGS_POISONSTAT      0x00000370
#define DDR_UMCTL2_REGS_PWRCTL  0x00000030
#define DDR_UMCTL2_REGS_PWRTMG  0x00000034
#define DDR_UMCTL2_REGS_RANKCTL 0x000000F4
#define DDR_UMCTL2_REGS_RANKCTL1        0x000000F8
#define DDR_UMCTL2_REGS_RFSHCTL0        0x00000050
#define DDR_UMCTL2_REGS_RFSHCTL1        0x00000054
#define DDR_UMCTL2_REGS_RFSHCTL3        0x00000060
#define DDR_UMCTL2_REGS_RFSHTMG 0x00000064
#define DDR_UMCTL2_REGS_SCHED   0x00000250
#define DDR_UMCTL2_REGS_SCHED1  0x00000254
#define DDR_UMCTL2_REGS_SCHED3  0x00000270
#define DDR_UMCTL2_REGS_SCHED4  0x00000274
#define DDR_UMCTL2_REGS_SCHED5  0x00000278
#define DDR_UMCTL2_REGS_STAT    0x00000004
#define DDR_UMCTL2_REGS_SWCTL   0x00000320
#define DDR_UMCTL2_REGS_SWCTLSTATIC     0x00000328
#define DDR_UMCTL2_REGS_SWSTAT  0x00000324
#define DDR_UMCTL2_REGS_ZQCTL0  0x00000180
#define DDR_UMCTL2_REGS_ZQCTL1  0x00000184
#define DDR_UMCTL2_VER_NUMBER   0x00000FF0
#define DDR_UMCTL2_VER_TYPE     0x00000FF4
#define DFILPCFG0_DFI_LP_EN_PD_MASK     0x00000001
#define DFILPCFG0_DFI_LP_EN_PD_SHIFT    0
#define DFILPCFG0_DFI_LP_EN_SR_MASK     0x00000100
#define DFILPCFG0_DFI_LP_EN_SR_SHIFT    8
#define DFILPCFG0_DFI_LP_WAKEUP_PD_MASK 0x000000F0
#define DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT        4
#define DFILPCFG0_DFI_LP_WAKEUP_SR_MASK 0x0000F000
#define DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT        12
#define DFILPCFG0_DFI_TLP_RESP_MASK     0x1F000000
#define DFILPCFG0_DFI_TLP_RESP_SHIFT    24
#define DFILPCFG1_DFI_LP_EN_MPSM_MASK   0x00000001
#define DFILPCFG1_DFI_LP_EN_MPSM_SHIFT  0
#define DFILPCFG1_DFI_LP_WAKEUP_MPSM_MASK       0x000000F0
#define DFILPCFG1_DFI_LP_WAKEUP_MPSM_SHIFT      4
#define DFIMISC_CTL_IDLE_EN_MASK        0x00000010
#define DFIMISC_CTL_IDLE_EN_SHIFT       4
#define DFIMISC_DFI_DATA_CS_POLARITY_MASK       0x00000004
#define DFIMISC_DFI_DATA_CS_POLARITY_SHIFT      2
#define DFIMISC_DFI_FREQUENCY_MASK      0x00001F00
#define DFIMISC_DFI_FREQUENCY_SHIFT     8
#define DFIMISC_DFI_INIT_COMPLETE_EN_MASK       0x00000001
#define DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT      0
#define DFIMISC_DFI_INIT_START_MASK     0x00000020
#define DFIMISC_DFI_INIT_START_SHIFT    5
#define DFIMISC_DIS_DYN_ADR_TRI_MASK    0x00000040
#define DFIMISC_DIS_DYN_ADR_TRI_SHIFT   6
#define DFIMISC_PHY_DBI_MODE_MASK       0x00000002
#define DFIMISC_PHY_DBI_MODE_SHIFT      1
#define DFIPHYMSTR_DFI_PHYMSTR_BLK_REF_X32_MASK 0xFF000000
#define DFIPHYMSTR_DFI_PHYMSTR_BLK_REF_X32_SHIFT        24
#define DFIPHYMSTR_DFI_PHYMSTR_EN_MASK  0x00000001
#define DFIPHYMSTR_DFI_PHYMSTR_EN_SHIFT 0
#define DFISTAT_DFI_INIT_COMPLETE_MASK  0x00000001
#define DFISTAT_DFI_INIT_COMPLETE_SHIFT 0
#define DFISTAT_DFI_LP_ACK_MASK 0x00000002
#define DFISTAT_DFI_LP_ACK_SHIFT        1
#define DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK_MASK 0x00800000
#define DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK_SHIFT        23
#define DFITMG0_DFI_TPHY_WRDATA_MASK    0x00003F00
#define DFITMG0_DFI_TPHY_WRDATA_SHIFT   8
#define DFITMG0_DFI_TPHY_WRLAT_MASK     0x0000003F
#define DFITMG0_DFI_TPHY_WRLAT_SHIFT    0
#define DFITMG0_DFI_T_CTRL_DELAY_MASK   0x1F000000
#define DFITMG0_DFI_T_CTRL_DELAY_SHIFT  24
#define DFITMG0_DFI_T_RDDATA_EN_MASK    0x007F0000
#define DFITMG0_DFI_T_RDDATA_EN_SHIFT   16
#define DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK_MASK 0x00008000
#define DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK_SHIFT        15
#define DFITMG1_DFI_T_CMD_LAT_MASK      0xF0000000
#define DFITMG1_DFI_T_CMD_LAT_SHIFT     28
#define DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK     0x00001F00
#define DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT    8
#define DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK      0x0000001F
#define DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT     0
#define DFITMG1_DFI_T_PARIN_LAT_MASK    0x03000000
#define DFITMG1_DFI_T_PARIN_LAT_SHIFT   24
#define DFITMG1_DFI_T_WRDATA_DELAY_MASK 0x001F0000
#define DFITMG1_DFI_T_WRDATA_DELAY_SHIFT        16
#define DFITMG2_DFI_TPHY_RDCSLAT_MASK   0x00007F00
#define DFITMG2_DFI_TPHY_RDCSLAT_SHIFT  8
#define DFITMG2_DFI_TPHY_WRCSLAT_MASK   0x0000003F
#define DFITMG2_DFI_TPHY_WRCSLAT_SHIFT  0
#define DFITMG3_DFI_T_GEARDOWN_DELAY_MASK       0x0000001F
#define DFITMG3_DFI_T_GEARDOWN_DELAY_SHIFT      0
#define DFIUPD0_CTRLUPD_PRE_SRX_MASK    0x20000000
#define DFIUPD0_CTRLUPD_PRE_SRX_SHIFT   29
#define DFIUPD0_DFI_T_CTRLUP_MAX_MASK   0x03FF0000
#define DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT  16
#define DFIUPD0_DFI_T_CTRLUP_MIN_MASK   0x000003FF
#define DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT  0
#define DFIUPD0_DIS_AUTO_CTRLUPD_MASK   0x80000000
#define DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT  31
#define DFIUPD0_DIS_AUTO_CTRLUPD_SRX_MASK       0x40000000
#define DFIUPD0_DIS_AUTO_CTRLUPD_SRX_SHIFT      30
#define DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK   0x000000FF
#define DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT  0
#define DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK   0x00FF0000
#define DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT  16
#define DFIUPD2_DFI_PHYUPD_EN_MASK      0x80000000
#define DFIUPD2_DFI_PHYUPD_EN_SHIFT     31
#define DIMMCTL_DIMM_ADDR_MIRR_EN_MASK  0x00000002
#define DIMMCTL_DIMM_ADDR_MIRR_EN_SHIFT 1
#define DIMMCTL_DIMM_DIS_BG_MIRRORING_MASK      0x00000020
#define DIMMCTL_DIMM_DIS_BG_MIRRORING_SHIFT     5
#define DIMMCTL_DIMM_OUTPUT_INV_EN_MASK 0x00000004
#define DIMMCTL_DIMM_OUTPUT_INV_EN_SHIFT        2
#define DIMMCTL_DIMM_STAGGER_CS_EN_MASK 0x00000001
#define DIMMCTL_DIMM_STAGGER_CS_EN_SHIFT        0
#define DIMMCTL_LRDIMM_BCOM_CMD_PROT_MASK       0x00000040
#define DIMMCTL_LRDIMM_BCOM_CMD_PROT_SHIFT      6
#define DIMMCTL_MRS_A17_EN_MASK 0x00000008
#define DIMMCTL_MRS_A17_EN_SHIFT        3
#define DIMMCTL_MRS_BG1_EN_MASK 0x00000010
#define DIMMCTL_MRS_BG1_EN_SHIFT        4
#define DIMMCTL_RCD_A_OUTPUT_DISABLED_MASK      0x00002000
#define DIMMCTL_RCD_A_OUTPUT_DISABLED_SHIFT     13
#define DIMMCTL_RCD_B_OUTPUT_DISABLED_MASK      0x00004000
#define DIMMCTL_RCD_B_OUTPUT_DISABLED_SHIFT     14
#define DIMMCTL_RCD_WEAK_DRIVE_MASK     0x00001000
#define DIMMCTL_RCD_WEAK_DRIVE_SHIFT    12
#define DRAMTMG0_T_FAW_MASK     0x003F0000
#define DRAMTMG0_T_FAW_SHIFT    16
#define DRAMTMG0_T_RAS_MAX_MASK 0x00007F00
#define DRAMTMG0_T_RAS_MAX_SHIFT        8
#define DRAMTMG0_T_RAS_MIN_MASK 0x0000003F
#define DRAMTMG0_T_RAS_MIN_SHIFT        0
#define DRAMTMG0_WR2PRE_MASK    0x7F000000
#define DRAMTMG0_WR2PRE_SHIFT   24
#define DRAMTMG10_T_CMD_GEAR_MASK       0x00001F00
#define DRAMTMG10_T_CMD_GEAR_SHIFT      8
#define DRAMTMG10_T_GEAR_HOLD_MASK      0x00000003
#define DRAMTMG10_T_GEAR_HOLD_SHIFT     0
#define DRAMTMG10_T_GEAR_SETUP_MASK     0x0000000C
#define DRAMTMG10_T_GEAR_SETUP_SHIFT    2
#define DRAMTMG10_T_SYNC_GEAR_MASK      0x001F0000
#define DRAMTMG10_T_SYNC_GEAR_SHIFT     16
#define DRAMTMG11_POST_MPSM_GAP_X32_MASK        0x7F000000
#define DRAMTMG11_POST_MPSM_GAP_X32_SHIFT       24
#define DRAMTMG11_T_CKMPE_MASK  0x0000001F
#define DRAMTMG11_T_CKMPE_SHIFT 0
#define DRAMTMG11_T_MPX_LH_MASK 0x001F0000
#define DRAMTMG11_T_MPX_LH_SHIFT        16
#define DRAMTMG11_T_MPX_S_MASK  0x00000300
#define DRAMTMG11_T_MPX_S_SHIFT 8
#define DRAMTMG12_T_MRD_PDA_MASK        0x0000001F
#define DRAMTMG12_T_MRD_PDA_SHIFT       0
#define DRAMTMG12_T_WR_MPR_MASK 0x3F000000
#define DRAMTMG12_T_WR_MPR_SHIFT        24
#define DRAMTMG15_EN_DFI_LP_T_STAB_MASK 0x80000000
#define DRAMTMG15_EN_DFI_LP_T_STAB_SHIFT        31
#define DRAMTMG15_T_STAB_X32_MASK       0x000000FF
#define DRAMTMG15_T_STAB_X32_SHIFT      0
#define DRAMTMG1_RD2PRE_MASK    0x00003F00
#define DRAMTMG1_RD2PRE_SHIFT   8
#define DRAMTMG1_T_RC_MASK      0x0000007F
#define DRAMTMG1_T_RC_SHIFT     0
#define DRAMTMG1_T_XP_MASK      0x001F0000
#define DRAMTMG1_T_XP_SHIFT     16
#define DRAMTMG2_RD2WR_MASK     0x00003F00
#define DRAMTMG2_RD2WR_SHIFT    8
#define DRAMTMG2_READ_LATENCY_MASK      0x003F0000
#define DRAMTMG2_READ_LATENCY_SHIFT     16
#define DRAMTMG2_WR2RD_MASK     0x0000003F
#define DRAMTMG2_WR2RD_SHIFT    0
#define DRAMTMG2_WRITE_LATENCY_MASK     0x3F000000
#define DRAMTMG2_WRITE_LATENCY_SHIFT    24
#define DRAMTMG3_T_MOD_MASK     0x000003FF
#define DRAMTMG3_T_MOD_SHIFT    0
#define DRAMTMG3_T_MRD_MASK     0x0003F000
#define DRAMTMG3_T_MRD_SHIFT    12
#define DRAMTMG4_T_CCD_MASK     0x000F0000
#define DRAMTMG4_T_CCD_SHIFT    16
#define DRAMTMG4_T_RCD_MASK     0x1F000000
#define DRAMTMG4_T_RCD_SHIFT    24
#define DRAMTMG4_T_RP_MASK      0x0000001F
#define DRAMTMG4_T_RP_SHIFT     0
#define DRAMTMG4_T_RRD_MASK     0x00000F00
#define DRAMTMG4_T_RRD_SHIFT    8
#define DRAMTMG5_T_CKESR_MASK   0x0000FF00
#define DRAMTMG5_T_CKESR_SHIFT  8
#define DRAMTMG5_T_CKE_MASK     0x0000001F
#define DRAMTMG5_T_CKE_SHIFT    0
#define DRAMTMG5_T_CKSRE_MASK   0x00FF0000
#define DRAMTMG5_T_CKSRE_SHIFT  16
#define DRAMTMG5_T_CKSRX_MASK   0x0F000000
#define DRAMTMG5_T_CKSRX_SHIFT  24
#define DRAMTMG8_T_XS_ABORT_X32_MASK    0x007F0000
#define DRAMTMG8_T_XS_ABORT_X32_SHIFT   16
#define DRAMTMG8_T_XS_DLL_X32_MASK      0x00007F00
#define DRAMTMG8_T_XS_DLL_X32_SHIFT     8
#define DRAMTMG8_T_XS_FAST_X32_MASK     0x7F000000
#define DRAMTMG8_T_XS_FAST_X32_SHIFT    24
#define DRAMTMG8_T_XS_X32_MASK  0x0000007F
#define DRAMTMG8_T_XS_X32_SHIFT 0
#define DRAMTMG9_DDR4_WR_PREAMBLE_MASK  0x40000000
#define DRAMTMG9_DDR4_WR_PREAMBLE_SHIFT 30
#define DRAMTMG9_T_CCD_S_MASK   0x00070000
#define DRAMTMG9_T_CCD_S_SHIFT  16
#define DRAMTMG9_T_RRD_S_MASK   0x00000F00
#define DRAMTMG9_T_RRD_S_SHIFT  8
#define DRAMTMG9_WR2RD_S_MASK   0x0000003F
#define DRAMTMG9_WR2RD_S_SHIFT  0
#define ECCAPSTAT_ECC_AP_ERR_MASK       0x00000001
#define ECCAPSTAT_ECC_AP_ERR_SHIFT      0
#define ECCBITMASK0_ECC_CORR_BIT_MASK_31_0_MASK 0xFFFFFFFF
#define ECCBITMASK0_ECC_CORR_BIT_MASK_31_0_SHIFT        0
#define ECCBITMASK1_ECC_CORR_BIT_MASK_63_32_MASK        0xFFFFFFFF
#define ECCBITMASK1_ECC_CORR_BIT_MASK_63_32_SHIFT       0
#define ECCBITMASK2_ECC_CORR_BIT_MASK_71_64_MASK        0x000000FF
#define ECCBITMASK2_ECC_CORR_BIT_MASK_71_64_SHIFT       0
#define ECCCADDR0_ECC_CORR_RANK_MASK    0x01000000
#define ECCCADDR0_ECC_CORR_RANK_SHIFT   24
#define ECCCADDR0_ECC_CORR_ROW_MASK     0x0003FFFF
#define ECCCADDR0_ECC_CORR_ROW_SHIFT    0
#define ECCCADDR1_ECC_CORR_BANK_MASK    0x00070000
#define ECCCADDR1_ECC_CORR_BANK_SHIFT   16
#define ECCCADDR1_ECC_CORR_BG_MASK      0x03000000
#define ECCCADDR1_ECC_CORR_BG_SHIFT     24
#define ECCCADDR1_ECC_CORR_COL_MASK     0x00000FFF
#define ECCCADDR1_ECC_CORR_COL_SHIFT    0
#define ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32_MASK  0x003F0000
#define ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32_SHIFT 16
#define ECCCFG0_DIS_SCRUB_MASK  0x00000010
#define ECCCFG0_DIS_SCRUB_SHIFT 4
#define ECCCFG0_ECC_AP_EN_MASK  0x00000040
#define ECCCFG0_ECC_AP_EN_SHIFT 6
#define ECCCFG0_ECC_AP_ERR_THRESHOLD_MASK       0x01000000
#define ECCCFG0_ECC_AP_ERR_THRESHOLD_SHIFT      24
#define ECCCFG0_ECC_MODE_MASK   0x00000007
#define ECCCFG0_ECC_MODE_SHIFT  0
#define ECCCFG0_ECC_REGION_MAP_GRANU_MASK       0xC0000000
#define ECCCFG0_ECC_REGION_MAP_GRANU_SHIFT      30
#define ECCCFG0_ECC_REGION_MAP_MASK     0x00007F00
#define ECCCFG0_ECC_REGION_MAP_OTHER_MASK       0x20000000
#define ECCCFG0_ECC_REGION_MAP_OTHER_SHIFT      29
#define ECCCFG0_ECC_REGION_MAP_SHIFT    8
#define ECCCFG0_ECC_REGION_REMAP_EN_MASK        0x00000080
#define ECCCFG0_ECC_REGION_REMAP_EN_SHIFT       7
#define ECCCFG1_ACTIVE_BLK_CHANNEL_MASK 0x00001F00
#define ECCCFG1_ACTIVE_BLK_CHANNEL_SHIFT        8
#define ECCCFG1_BLK_CHANNEL_ACTIVE_TERM_MASK    0x00000080
#define ECCCFG1_BLK_CHANNEL_ACTIVE_TERM_SHIFT   7
#define ECCCFG1_DATA_POISON_BIT_MASK    0x00000002
#define ECCCFG1_DATA_POISON_BIT_SHIFT   1
#define ECCCFG1_DATA_POISON_EN_MASK     0x00000001
#define ECCCFG1_DATA_POISON_EN_SHIFT    0
#define ECCCFG1_ECC_REGION_PARITY_LOCK_MASK     0x00000010
#define ECCCFG1_ECC_REGION_PARITY_LOCK_SHIFT    4
#define ECCCFG1_ECC_REGION_WASTE_LOCK_MASK      0x00000020
#define ECCCFG1_ECC_REGION_WASTE_LOCK_SHIFT     5
#define ECCCSYN0_ECC_CORR_SYNDROMES_31_0_MASK   0xFFFFFFFF
#define ECCCSYN0_ECC_CORR_SYNDROMES_31_0_SHIFT  0
#define ECCCSYN1_ECC_CORR_SYNDROMES_63_32_MASK  0xFFFFFFFF
#define ECCCSYN1_ECC_CORR_SYNDROMES_63_32_SHIFT 0
#define ECCCSYN2_ECC_CORR_SYNDROMES_71_64_MASK  0x000000FF
#define ECCCSYN2_ECC_CORR_SYNDROMES_71_64_SHIFT 0
#define ECCCTL_ECC_AP_ERR_INTR_CLR_MASK 0x00000010
#define ECCCTL_ECC_AP_ERR_INTR_CLR_SHIFT        4
#define ECCCTL_ECC_AP_ERR_INTR_EN_MASK  0x00000400
#define ECCCTL_ECC_AP_ERR_INTR_EN_SHIFT 10
#define ECCCTL_ECC_AP_ERR_INTR_FORCE_MASK       0x00040000
#define ECCCTL_ECC_AP_ERR_INTR_FORCE_SHIFT      18
#define ECCCTL_ECC_CORRECTED_ERR_CLR_MASK       0x00000001
#define ECCCTL_ECC_CORRECTED_ERR_CLR_SHIFT      0
#define ECCCTL_ECC_CORRECTED_ERR_INTR_EN_MASK   0x00000100
#define ECCCTL_ECC_CORRECTED_ERR_INTR_EN_SHIFT  8
#define ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE_MASK        0x00010000
#define ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE_SHIFT       16
#define ECCCTL_ECC_CORR_ERR_CNT_CLR_MASK        0x00000004
#define ECCCTL_ECC_CORR_ERR_CNT_CLR_SHIFT       2
#define ECCCTL_ECC_UNCORRECTED_ERR_CLR_MASK     0x00000002
#define ECCCTL_ECC_UNCORRECTED_ERR_CLR_SHIFT    1
#define ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN_MASK 0x00000200
#define ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN_SHIFT        9
#define ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE_MASK      0x00020000
#define ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE_SHIFT     17
#define ECCCTL_ECC_UNCORR_ERR_CNT_CLR_MASK      0x00000008
#define ECCCTL_ECC_UNCORR_ERR_CNT_CLR_SHIFT     3
#define ECCERRCNT_ECC_CORR_ERR_CNT_MASK 0x0000FFFF
#define ECCERRCNT_ECC_CORR_ERR_CNT_SHIFT        0
#define ECCERRCNT_ECC_UNCORR_ERR_CNT_MASK       0xFFFF0000
#define ECCERRCNT_ECC_UNCORR_ERR_CNT_SHIFT      16
#define ECCPOISONADDR0_ECC_POISON_COL_MASK      0x00000FFF
#define ECCPOISONADDR0_ECC_POISON_COL_SHIFT     0
#define ECCPOISONADDR0_ECC_POISON_RANK_MASK     0x01000000
#define ECCPOISONADDR0_ECC_POISON_RANK_SHIFT    24
#define ECCPOISONADDR1_ECC_POISON_BANK_MASK     0x07000000
#define ECCPOISONADDR1_ECC_POISON_BANK_SHIFT    24
#define ECCPOISONADDR1_ECC_POISON_BG_MASK       0x30000000
#define ECCPOISONADDR1_ECC_POISON_BG_SHIFT      28
#define ECCPOISONADDR1_ECC_POISON_ROW_MASK      0x0003FFFF
#define ECCPOISONADDR1_ECC_POISON_ROW_SHIFT     0
#define ECCPOISONPAT0_ECC_POISON_DATA_31_0_MASK 0xFFFFFFFF
#define ECCPOISONPAT0_ECC_POISON_DATA_31_0_SHIFT        0
#define ECCPOISONPAT2_ECC_POISON_DATA_71_64_MASK        0x000000FF
#define ECCPOISONPAT2_ECC_POISON_DATA_71_64_SHIFT       0
#define ECCSTAT_ECC_CORRECTED_BIT_NUM_MASK      0x0000007F
#define ECCSTAT_ECC_CORRECTED_BIT_NUM_SHIFT     0
#define ECCSTAT_ECC_CORRECTED_ERR_MASK  0x00000100
#define ECCSTAT_ECC_CORRECTED_ERR_SHIFT 8
#define ECCSTAT_ECC_UNCORRECTED_ERR_MASK        0x00010000
#define ECCSTAT_ECC_UNCORRECTED_ERR_SHIFT       16
#define ECCUADDR0_ECC_UNCORR_RANK_MASK  0x01000000
#define ECCUADDR0_ECC_UNCORR_RANK_SHIFT 24
#define ECCUADDR0_ECC_UNCORR_ROW_MASK   0x0003FFFF
#define ECCUADDR0_ECC_UNCORR_ROW_SHIFT  0
#define ECCUADDR1_ECC_UNCORR_BANK_MASK  0x00070000
#define ECCUADDR1_ECC_UNCORR_BANK_SHIFT 16
#define ECCUADDR1_ECC_UNCORR_BG_MASK    0x03000000
#define ECCUADDR1_ECC_UNCORR_BG_SHIFT   24
#define ECCUADDR1_ECC_UNCORR_COL_MASK   0x00000FFF
#define ECCUADDR1_ECC_UNCORR_COL_SHIFT  0
#define ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0_MASK 0xFFFFFFFF
#define ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0_SHIFT        0
#define ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32_MASK        0xFFFFFFFF
#define ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32_SHIFT       0
#define ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64_MASK        0x000000FF
#define ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64_SHIFT       0
#define HWLPCTL_HW_LP_EN_MASK   0x00000001
#define HWLPCTL_HW_LP_EN_SHIFT  0
#define HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK 0x00000002
#define HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT        1
#define HWLPCTL_HW_LP_IDLE_X32_MASK     0x0FFF0000
#define HWLPCTL_HW_LP_IDLE_X32_SHIFT    16
#define INIT0_POST_CKE_X1024_MASK       0x03FF0000
#define INIT0_POST_CKE_X1024_SHIFT      16
#define INIT0_PRE_CKE_X1024_MASK        0x00000FFF
#define INIT0_PRE_CKE_X1024_SHIFT       0
#define INIT0_SKIP_DRAM_INIT_MASK       0xC0000000
#define INIT0_SKIP_DRAM_INIT_SHIFT      30
#define INIT1_DRAM_RSTN_X1024_MASK      0x01FF0000
#define INIT1_DRAM_RSTN_X1024_SHIFT     16
#define INIT1_PRE_OCD_X32_MASK  0x0000000F
#define INIT1_PRE_OCD_X32_SHIFT 0
#define INIT3_EMR_MASK  0x0000FFFF
#define INIT3_EMR_SHIFT 0
#define INIT3_MR_MASK   0xFFFF0000
#define INIT3_MR_SHIFT  16
#define INIT4_EMR2_MASK 0xFFFF0000
#define INIT4_EMR2_SHIFT        16
#define INIT4_EMR3_MASK 0x0000FFFF
#define INIT4_EMR3_SHIFT        0
#define INIT5_DEV_ZQINIT_X32_MASK       0x00FF0000
#define INIT5_DEV_ZQINIT_X32_SHIFT      16
#define INIT6_MR4_MASK  0xFFFF0000
#define INIT6_MR4_SHIFT 16
#define INIT6_MR5_MASK  0x0000FFFF
#define INIT6_MR5_SHIFT 0
#define INIT7_MR6_MASK  0x0000FFFF
#define INIT7_MR6_SHIFT 0
#define MRCTRL0_MPR_EN_MASK     0x00000002
#define MRCTRL0_MPR_EN_SHIFT    1
#define MRCTRL0_MR_ADDR_MASK    0x0000F000
#define MRCTRL0_MR_ADDR_SHIFT   12
#define MRCTRL0_MR_RANK_MASK    0x00000030
#define MRCTRL0_MR_RANK_SHIFT   4
#define MRCTRL0_MR_TYPE_MASK    0x00000001
#define MRCTRL0_MR_TYPE_SHIFT   0
#define MRCTRL0_MR_WR_MASK      0x80000000
#define MRCTRL0_MR_WR_SHIFT     31
#define MRCTRL0_PBA_MODE_MASK   0x40000000
#define MRCTRL0_PBA_MODE_SHIFT  30
#define MRCTRL0_PDA_EN_MASK     0x00000004
#define MRCTRL0_PDA_EN_SHIFT    2
#define MRCTRL0_SW_INIT_INT_MASK        0x00000008
#define MRCTRL0_SW_INIT_INT_SHIFT       3
#define MRCTRL1_MR_DATA_MASK    0x0003FFFF
#define MRCTRL1_MR_DATA_SHIFT   0
#define MRCTRL2_MR_DEVICE_SEL_MASK      0xFFFFFFFF
#define MRCTRL2_MR_DEVICE_SEL_SHIFT     0
#define MRSTAT_MR_WR_BUSY_MASK  0x00000001
#define MRSTAT_MR_WR_BUSY_SHIFT 0
#define MRSTAT_PDA_DONE_MASK    0x00000100
#define MRSTAT_PDA_DONE_SHIFT   8
#define MSTR_ACTIVE_RANKS_MASK  0x03000000
#define MSTR_ACTIVE_RANKS_SHIFT 24
#define MSTR_BURSTCHOP_MASK     0x00000200
#define MSTR_BURSTCHOP_SHIFT    9
#define MSTR_BURST_RDWR_MASK    0x000F0000
#define MSTR_BURST_RDWR_SHIFT   16
#define MSTR_DATA_BUS_WIDTH_MASK        0x00003000
#define MSTR_DATA_BUS_WIDTH_SHIFT       12
#define MSTR_DDR3_MASK  0x00000001
#define MSTR_DDR3_SHIFT 0
#define MSTR_DDR4_MASK  0x00000010
#define MSTR_DDR4_SHIFT 4
#define MSTR_DEVICE_CONFIG_MASK 0xC0000000
#define MSTR_DEVICE_CONFIG_SHIFT        30
#define MSTR_DLL_OFF_MODE_MASK  0x00008000
#define MSTR_DLL_OFF_MODE_SHIFT 15
#define MSTR_EN_2T_TIMING_MODE_MASK     0x00000400
#define MSTR_EN_2T_TIMING_MODE_SHIFT    10
#define MSTR_FREQUENCY_MODE_MASK        0x20000000
#define MSTR_FREQUENCY_MODE_SHIFT       29
#define MSTR_GEARDOWN_MODE_MASK 0x00000800
#define MSTR_GEARDOWN_MODE_SHIFT        11
#define ODTCFG_RD_ODT_DELAY_MASK        0x0000007C
#define ODTCFG_RD_ODT_DELAY_SHIFT       2
#define ODTCFG_RD_ODT_HOLD_MASK 0x00000F00
#define ODTCFG_RD_ODT_HOLD_SHIFT        8
#define ODTCFG_WR_ODT_DELAY_MASK        0x001F0000
#define ODTCFG_WR_ODT_DELAY_SHIFT       16
#define ODTCFG_WR_ODT_HOLD_MASK 0x0F000000
#define ODTCFG_WR_ODT_HOLD_SHIFT        24
#define ODTMAP_RANK0_RD_ODT_MASK        0x00000030
#define ODTMAP_RANK0_RD_ODT_SHIFT       4
#define ODTMAP_RANK0_WR_ODT_MASK        0x00000003
#define ODTMAP_RANK0_WR_ODT_SHIFT       0
#define ODTMAP_RANK1_RD_ODT_MASK        0x00003000
#define ODTMAP_RANK1_RD_ODT_SHIFT       12
#define ODTMAP_RANK1_WR_ODT_MASK        0x00000300
#define ODTMAP_RANK1_WR_ODT_SHIFT       8
#define PERFHPR1_HPR_MAX_STARVE_MASK    0x0000FFFF
#define PERFHPR1_HPR_MAX_STARVE_SHIFT   0
#define PERFHPR1_HPR_XACT_RUN_LENGTH_MASK       0xFF000000
#define PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT      24
#define PERFLPR1_LPR_MAX_STARVE_MASK    0x0000FFFF
#define PERFLPR1_LPR_MAX_STARVE_SHIFT   0
#define PERFLPR1_LPR_XACT_RUN_LENGTH_MASK       0xFF000000
#define PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT      24
#define PERFWR1_W_MAX_STARVE_MASK       0x0000FFFF
#define PERFWR1_W_MAX_STARVE_SHIFT      0
#define PERFWR1_W_XACT_RUN_LENGTH_MASK  0xFF000000
#define PERFWR1_W_XACT_RUN_LENGTH_SHIFT 24
#define PHY_RX_FIFO_CHECK_ENABLE_MASK   0x00000400
#define POISONCFG_RD_POISON_INTR_CLR_MASK       0x01000000
#define POISONCFG_RD_POISON_INTR_CLR_SHIFT      24
#define POISONCFG_RD_POISON_INTR_EN_MASK        0x00100000
#define POISONCFG_RD_POISON_INTR_EN_SHIFT       20
#define POISONCFG_RD_POISON_SLVERR_EN_MASK      0x00010000
#define POISONCFG_RD_POISON_SLVERR_EN_SHIFT     16
#define POISONCFG_WR_POISON_INTR_CLR_MASK       0x00000100
#define POISONCFG_WR_POISON_INTR_CLR_SHIFT      8
#define POISONCFG_WR_POISON_INTR_EN_MASK        0x00000010
#define POISONCFG_WR_POISON_INTR_EN_SHIFT       4
#define POISONCFG_WR_POISON_SLVERR_EN_MASK      0x00000001
#define POISONCFG_WR_POISON_SLVERR_EN_SHIFT     0
#define POISONSTAT_RD_POISON_INTR_0_MASK        0x00010000
#define POISONSTAT_RD_POISON_INTR_0_SHIFT       16
#define POISONSTAT_RD_POISON_INTR_1_MASK        0x00020000
#define POISONSTAT_RD_POISON_INTR_1_SHIFT       17
#define POISONSTAT_WR_POISON_INTR_0_MASK        0x00000001
#define POISONSTAT_WR_POISON_INTR_0_SHIFT       0
#define POISONSTAT_WR_POISON_INTR_1_MASK        0x00000002
#define POISONSTAT_WR_POISON_INTR_1_SHIFT       1
#define PWRCTL_DIS_CAM_DRAIN_SELFREF_MASK       0x00000080
#define PWRCTL_DIS_CAM_DRAIN_SELFREF_SHIFT      7
#define PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK     0x00000008
#define PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT    3
#define PWRCTL_MPSM_EN_MASK     0x00000010
#define PWRCTL_MPSM_EN_SHIFT    4
#define PWRCTL_POWERDOWN_EN_MASK        0x00000002
#define PWRCTL_POWERDOWN_EN_SHIFT       1
#define PWRCTL_SELFREF_EN_MASK  0x00000001
#define PWRCTL_SELFREF_EN_SHIFT 0
#define PWRCTL_SELFREF_SW_MASK  0x00000020
#define PWRCTL_SELFREF_SW_SHIFT 5
#define PWRTMG_POWERDOWN_TO_X32_MASK    0x0000001F
#define PWRTMG_POWERDOWN_TO_X32_SHIFT   0
#define PWRTMG_SELFREF_TO_X32_MASK      0x00FF0000
#define PWRTMG_SELFREF_TO_X32_SHIFT     16
#define RANKCTL1_WR2RD_DR_MASK  0x0000003F
#define RANKCTL1_WR2RD_DR_SHIFT 0
#define RANKCTL_DIFF_RANK_RD_GAP_MASK   0x000000F0
#define RANKCTL_DIFF_RANK_RD_GAP_MSB_MASK       0x01000000
#define RANKCTL_DIFF_RANK_RD_GAP_MSB_SHIFT      24
#define RANKCTL_DIFF_RANK_RD_GAP_SHIFT  4
#define RANKCTL_DIFF_RANK_WR_GAP_MASK   0x00000F00
#define RANKCTL_DIFF_RANK_WR_GAP_MSB_MASK       0x04000000
#define RANKCTL_DIFF_RANK_WR_GAP_MSB_SHIFT      26
#define RANKCTL_DIFF_RANK_WR_GAP_SHIFT  8
#define RANKCTL_MAX_RANK_RD_MASK        0x0000000F
#define RANKCTL_MAX_RANK_RD_SHIFT       0
#define RANKCTL_MAX_RANK_WR_MASK        0x0000F000
#define RANKCTL_MAX_RANK_WR_SHIFT       12
#define RFSHCTL0_REFRESH_BURST_MASK     0x000003F0
#define RFSHCTL0_REFRESH_BURST_SHIFT    4
#define RFSHCTL0_REFRESH_MARGIN_MASK    0x00F00000
#define RFSHCTL0_REFRESH_MARGIN_SHIFT   20
#define RFSHCTL0_REFRESH_TO_X1_X32_MASK 0x0001F000
#define RFSHCTL0_REFRESH_TO_X1_X32_SHIFT        12
#define RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK    0x00000FFF
#define RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT   0
#define RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK    0x0FFF0000
#define RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT   16
#define RFSHCTL3_DIS_AUTO_REFRESH_MASK  0x00000001
#define RFSHCTL3_DIS_AUTO_REFRESH_SHIFT 0
#define RFSHCTL3_REFRESH_MODE_MASK      0x00000070
#define RFSHCTL3_REFRESH_MODE_SHIFT     4
#define RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK      0x00000002
#define RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT     1
#define RFSHTMG_T_RFC_MIN_MASK  0x000003FF
#define RFSHTMG_T_RFC_MIN_SHIFT 0
#define RFSHTMG_T_RFC_NOM_X1_X32_MASK   0x0FFF0000
#define RFSHTMG_T_RFC_NOM_X1_X32_SHIFT  16
#define SBRSTAT_SCRUB_BUSY_MASK 0x00000001
#define SBRSTAT_SCRUB_BUSY_SHIFT        0
#define SBRSTAT_SCRUB_DONE_MASK 0x00000002
#define SBRSTAT_SCRUB_DONE_SHIFT        1
#define SCHED1_DELAY_SWITCH_WRITE_MASK  0x0000F000
#define SCHED1_DELAY_SWITCH_WRITE_SHIFT 12
#define SCHED1_OPT_HIT_GT_HPR_MASK      0x80000000
#define SCHED1_OPT_HIT_GT_HPR_SHIFT     31
#define SCHED1_PAGECLOSE_TIMER_MASK     0x000000FF
#define SCHED1_PAGECLOSE_TIMER_SHIFT    0
#define SCHED1_PAGE_HIT_LIMIT_RD_MASK   0x70000000
#define SCHED1_PAGE_HIT_LIMIT_RD_SHIFT  28
#define SCHED1_PAGE_HIT_LIMIT_WR_MASK   0x07000000
#define SCHED1_PAGE_HIT_LIMIT_WR_SHIFT  24
#define SCHED1_VISIBLE_WINDOW_LIMIT_RD_MASK     0x00700000
#define SCHED1_VISIBLE_WINDOW_LIMIT_RD_SHIFT    20
#define SCHED1_VISIBLE_WINDOW_LIMIT_WR_MASK     0x00070000
#define SCHED1_VISIBLE_WINDOW_LIMIT_WR_SHIFT    16
#define SCHED3_RD_PGHIT_NUM_THRESH_MASK 0x3F000000
#define SCHED3_RD_PGHIT_NUM_THRESH_SHIFT        24
#define SCHED3_WRCAM_HIGHTHRESH_MASK    0x00003F00
#define SCHED3_WRCAM_HIGHTHRESH_SHIFT   8
#define SCHED3_WRCAM_LOWTHRESH_MASK     0x0000003F
#define SCHED3_WRCAM_LOWTHRESH_SHIFT    0
#define SCHED3_WR_PGHIT_NUM_THRESH_MASK 0x003F0000
#define SCHED3_WR_PGHIT_NUM_THRESH_SHIFT        16
#define SCHED4_RD_ACT_IDLE_GAP_MASK     0x000000FF
#define SCHED4_RD_ACT_IDLE_GAP_SHIFT    0
#define SCHED4_RD_PAGE_EXP_CYCLES_MASK  0x00FF0000
#define SCHED4_RD_PAGE_EXP_CYCLES_SHIFT 16
#define SCHED4_WR_ACT_IDLE_GAP_MASK     0x0000FF00
#define SCHED4_WR_ACT_IDLE_GAP_SHIFT    8
#define SCHED4_WR_PAGE_EXP_CYCLES_MASK  0xFF000000
#define SCHED4_WR_PAGE_EXP_CYCLES_SHIFT 24
#define SCHED5_DIS_OPT_LOADED_WRECC_CAM_FILL_LEVEL_MASK 0x10000000
#define SCHED5_DIS_OPT_LOADED_WRECC_CAM_FILL_LEVEL_SHIFT        28
#define SCHED5_DIS_OPT_VALID_WRECC_CAM_FILL_LEVEL_MASK  0x20000000
#define SCHED5_DIS_OPT_VALID_WRECC_CAM_FILL_LEVEL_SHIFT 29
#define SCHED5_WRECC_CAM_HIGHTHRESH_MASK        0x00001F00
#define SCHED5_WRECC_CAM_HIGHTHRESH_SHIFT       8
#define SCHED5_WRECC_CAM_LOWTHRESH_MASK 0x0000001F
#define SCHED5_WRECC_CAM_LOWTHRESH_SHIFT        0
#define SCHED_AUTOPRE_RMW_MASK  0x00000080
#define SCHED_AUTOPRE_RMW_SHIFT 7
#define SCHED_DIS_OPT_NTT_BY_ACT_MASK   0x00000020
#define SCHED_DIS_OPT_NTT_BY_ACT_SHIFT  5
#define SCHED_DIS_OPT_NTT_BY_PRE_MASK   0x00000040
#define SCHED_DIS_OPT_NTT_BY_PRE_SHIFT  6
#define SCHED_DIS_OPT_WRECC_COLLISION_FLUSH_MASK        0x00000001
#define SCHED_DIS_OPT_WRECC_COLLISION_FLUSH_SHIFT       0
#define SCHED_GO2CRITICAL_HYSTERESIS_MASK       0x00FF0000
#define SCHED_GO2CRITICAL_HYSTERESIS_SHIFT      16
#define SCHED_LPR_NUM_ENTRIES_MASK      0x00003F00
#define SCHED_LPR_NUM_ENTRIES_SHIFT     8
#define SCHED_OPT_VPRW_SCH_MASK 0x80000000
#define SCHED_OPT_VPRW_SCH_SHIFT        31
#define SCHED_OPT_WRCAM_FILL_LEVEL_MASK 0x00000010
#define SCHED_OPT_WRCAM_FILL_LEVEL_SHIFT        4
#define SCHED_PAGECLOSE_MASK    0x00000004
#define SCHED_PAGECLOSE_SHIFT   2
#define SCHED_PREFER_WRITE_MASK 0x00000002
#define SCHED_PREFER_WRITE_SHIFT        1
#define SCHED_RDWR_IDLE_GAP_MASK        0x7F000000
#define SCHED_RDWR_IDLE_GAP_SHIFT       24
#define SCHED_RDWR_SWITCH_POLICY_SEL_MASK       0x00000008
#define SCHED_RDWR_SWITCH_POLICY_SEL_SHIFT      3
#define STAT_OPERATING_MODE_MASK        0x00000007
#define STAT_OPERATING_MODE_SHIFT       0
#define STAT_SELFREF_CAM_NOT_EMPTY_MASK 0x00001000
#define STAT_SELFREF_CAM_NOT_EMPTY_SHIFT        12
#define STAT_SELFREF_TYPE_MASK  0x00000030
#define STAT_SELFREF_TYPE_SHIFT 4
#define SWCTLSTATIC_SW_STATIC_UNLOCK_MASK       0x00000001
#define SWCTLSTATIC_SW_STATIC_UNLOCK_SHIFT      0
#define SWCTL_SW_DONE_MASK      0x00000001
#define SWCTL_SW_DONE_SHIFT     0
#define SWSTAT_SW_DONE_ACK_MASK 0x00000001
#define SWSTAT_SW_DONE_ACK_SHIFT        0
#define ZQCTL0_DIS_AUTO_ZQ_MASK 0x80000000
#define ZQCTL0_DIS_AUTO_ZQ_SHIFT        31
#define ZQCTL0_DIS_MPSMX_ZQCL_MASK      0x10000000
#define ZQCTL0_DIS_MPSMX_ZQCL_SHIFT     28
#define ZQCTL0_DIS_SRX_ZQCL_MASK        0x40000000
#define ZQCTL0_DIS_SRX_ZQCL_SHIFT       30
#define ZQCTL0_T_ZQ_LONG_NOP_MASK       0x07FF0000
#define ZQCTL0_T_ZQ_LONG_NOP_SHIFT      16
#define ZQCTL0_T_ZQ_SHORT_NOP_MASK      0x000003FF
#define ZQCTL0_T_ZQ_SHORT_NOP_SHIFT     0
#define ZQCTL0_ZQ_RESISTOR_SHARED_MASK  0x20000000
#define ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT 29
#define ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK   0x000FFFFF
#define ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT  0


#endif /* __ADI_ADRV906X_DDR_REGMAP_INTERNAL_H__ */
