--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Aug 04 22:17:03 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     ring
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            8 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 998.449ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             cnt_i1  (from clk_c +)
   Destination:    FD1S3IX    D              cnt_i8  (to clk_c +)

   Delay:                   1.405ns  (28.7% logic, 71.3% route), 1 logic levels.

 Constraint Details:

      1.405ns data_path cnt_i1 to cnt_i8 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 998.449ns

 Path Details: cnt_i1 to cnt_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              cnt_i1 (from clk_c)
Route         2   e 1.002                                  cnt_c_0
                  --------
                    1.405  (28.7% logic, 71.3% route), 1 logic levels.


Passed:  The following path meets requirements by 998.449ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_i8  (from clk_c +)
   Destination:    FD1S3IX    D              cnt_i7  (to clk_c +)

   Delay:                   1.405ns  (28.7% logic, 71.3% route), 1 logic levels.

 Constraint Details:

      1.405ns data_path cnt_i8 to cnt_i7 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 998.449ns

 Path Details: cnt_i8 to cnt_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              cnt_i8 (from clk_c)
Route         2   e 1.002                                  cnt_c_7
                  --------
                    1.405  (28.7% logic, 71.3% route), 1 logic levels.


Passed:  The following path meets requirements by 998.449ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_i7  (from clk_c +)
   Destination:    FD1S3IX    D              cnt_i6  (to clk_c +)

   Delay:                   1.405ns  (28.7% logic, 71.3% route), 1 logic levels.

 Constraint Details:

      1.405ns data_path cnt_i7 to cnt_i6 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 998.449ns

 Path Details: cnt_i7 to cnt_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              cnt_i7 (from clk_c)
Route         2   e 1.002                                  cnt_c_6
                  --------
                    1.405  (28.7% logic, 71.3% route), 1 logic levels.

Report: 1.551 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|     1.551 ns|     1  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  8 paths, 9 nets, and 16 connections (48.5% coverage)


Peak memory: 55824384 bytes, TRCE: 1380352 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
