0.7
2020.2
Nov 18 2020
09:47:47
Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/glbl.v,1605673890,verilog,,,,glbl,,,,,,,,
Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v,1634106986,verilog,,Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v,,Adder16bit_tb,,,,,,,,
Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v,1634107282,verilog,,Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v,,Adder32bit_tb,,,,,,,,
Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v,1634105300,verilog,,Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v,,Adder4bit_tb,,,,,,,,
Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v,1634104688,verilog,,Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v,,FullAdder_tb,,,,,,,,
Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v,1634107848,verilog,,Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v,,HalfAdder_tb,,,,,,,,
Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v,1634685554,verilog,,Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v,,Mux2to1_tb,,,,,,,,
Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v,1635299730,verilog,,,,SignExtender_tb,,,,,,,,
Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v,1634105882,verilog,,Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v,,Adder16bit,,,,,,,,
Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v,1634106000,verilog,,Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v,,Adder32bit,,,,,,,,
Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v,1634104640,verilog,,Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v,,Adder4bit,,,,,,,,
Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v,1634104112,verilog,,Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v,,FullAdder,,,,,,,,
Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v,1634104088,verilog,,Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v,,HalfAdder,,,,,,,,
Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v,1634685344,verilog,,Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v,,Mux2to1,,,,,,,,
Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v,1635300016,verilog,,Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v,,SignExtender,,,,,,,,
