#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12448b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1244a40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x12372d0 .functor NOT 1, L_0x12937a0, C4<0>, C4<0>, C4<0>;
L_0x1293580 .functor XOR 2, L_0x1293420, L_0x12934e0, C4<00>, C4<00>;
L_0x1293690 .functor XOR 2, L_0x1293580, L_0x12935f0, C4<00>, C4<00>;
v0x128ec10_0 .net *"_ivl_10", 1 0, L_0x12935f0;  1 drivers
v0x128ed10_0 .net *"_ivl_12", 1 0, L_0x1293690;  1 drivers
v0x128edf0_0 .net *"_ivl_2", 1 0, L_0x1291f80;  1 drivers
v0x128eeb0_0 .net *"_ivl_4", 1 0, L_0x1293420;  1 drivers
v0x128ef90_0 .net *"_ivl_6", 1 0, L_0x12934e0;  1 drivers
v0x128f0c0_0 .net *"_ivl_8", 1 0, L_0x1293580;  1 drivers
v0x128f1a0_0 .net "a", 0 0, v0x128baa0_0;  1 drivers
v0x128f240_0 .net "b", 0 0, v0x128bb40_0;  1 drivers
v0x128f2e0_0 .net "c", 0 0, v0x128bbe0_0;  1 drivers
v0x128f380_0 .var "clk", 0 0;
v0x128f420_0 .net "d", 0 0, v0x128bd20_0;  1 drivers
v0x128f4c0_0 .net "out_pos_dut", 0 0, L_0x1293180;  1 drivers
v0x128f560_0 .net "out_pos_ref", 0 0, L_0x1290a90;  1 drivers
v0x128f600_0 .net "out_sop_dut", 0 0, L_0x1291cb0;  1 drivers
v0x128f6a0_0 .net "out_sop_ref", 0 0, L_0x1266250;  1 drivers
v0x128f740_0 .var/2u "stats1", 223 0;
v0x128f7e0_0 .var/2u "strobe", 0 0;
v0x128f880_0 .net "tb_match", 0 0, L_0x12937a0;  1 drivers
v0x128f950_0 .net "tb_mismatch", 0 0, L_0x12372d0;  1 drivers
v0x128f9f0_0 .net "wavedrom_enable", 0 0, v0x128bff0_0;  1 drivers
v0x128fac0_0 .net "wavedrom_title", 511 0, v0x128c090_0;  1 drivers
L_0x1291f80 .concat [ 1 1 0 0], L_0x1290a90, L_0x1266250;
L_0x1293420 .concat [ 1 1 0 0], L_0x1290a90, L_0x1266250;
L_0x12934e0 .concat [ 1 1 0 0], L_0x1293180, L_0x1291cb0;
L_0x12935f0 .concat [ 1 1 0 0], L_0x1290a90, L_0x1266250;
L_0x12937a0 .cmp/eeq 2, L_0x1291f80, L_0x1293690;
S_0x1244bd0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1244a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12376b0 .functor AND 1, v0x128bbe0_0, v0x128bd20_0, C4<1>, C4<1>;
L_0x1237a90 .functor NOT 1, v0x128baa0_0, C4<0>, C4<0>, C4<0>;
L_0x1237e70 .functor NOT 1, v0x128bb40_0, C4<0>, C4<0>, C4<0>;
L_0x12380f0 .functor AND 1, L_0x1237a90, L_0x1237e70, C4<1>, C4<1>;
L_0x124f440 .functor AND 1, L_0x12380f0, v0x128bbe0_0, C4<1>, C4<1>;
L_0x1266250 .functor OR 1, L_0x12376b0, L_0x124f440, C4<0>, C4<0>;
L_0x128ff10 .functor NOT 1, v0x128bb40_0, C4<0>, C4<0>, C4<0>;
L_0x128ff80 .functor OR 1, L_0x128ff10, v0x128bd20_0, C4<0>, C4<0>;
L_0x1290090 .functor AND 1, v0x128bbe0_0, L_0x128ff80, C4<1>, C4<1>;
L_0x1290150 .functor NOT 1, v0x128baa0_0, C4<0>, C4<0>, C4<0>;
L_0x1290220 .functor OR 1, L_0x1290150, v0x128bb40_0, C4<0>, C4<0>;
L_0x1290290 .functor AND 1, L_0x1290090, L_0x1290220, C4<1>, C4<1>;
L_0x1290410 .functor NOT 1, v0x128bb40_0, C4<0>, C4<0>, C4<0>;
L_0x1290480 .functor OR 1, L_0x1290410, v0x128bd20_0, C4<0>, C4<0>;
L_0x12903a0 .functor AND 1, v0x128bbe0_0, L_0x1290480, C4<1>, C4<1>;
L_0x1290610 .functor NOT 1, v0x128baa0_0, C4<0>, C4<0>, C4<0>;
L_0x1290710 .functor OR 1, L_0x1290610, v0x128bd20_0, C4<0>, C4<0>;
L_0x12907d0 .functor AND 1, L_0x12903a0, L_0x1290710, C4<1>, C4<1>;
L_0x1290980 .functor XNOR 1, L_0x1290290, L_0x12907d0, C4<0>, C4<0>;
v0x1236c00_0 .net *"_ivl_0", 0 0, L_0x12376b0;  1 drivers
v0x1237000_0 .net *"_ivl_12", 0 0, L_0x128ff10;  1 drivers
v0x12373e0_0 .net *"_ivl_14", 0 0, L_0x128ff80;  1 drivers
v0x12377c0_0 .net *"_ivl_16", 0 0, L_0x1290090;  1 drivers
v0x1237ba0_0 .net *"_ivl_18", 0 0, L_0x1290150;  1 drivers
v0x1237f80_0 .net *"_ivl_2", 0 0, L_0x1237a90;  1 drivers
v0x1238200_0 .net *"_ivl_20", 0 0, L_0x1290220;  1 drivers
v0x128a010_0 .net *"_ivl_24", 0 0, L_0x1290410;  1 drivers
v0x128a0f0_0 .net *"_ivl_26", 0 0, L_0x1290480;  1 drivers
v0x128a1d0_0 .net *"_ivl_28", 0 0, L_0x12903a0;  1 drivers
v0x128a2b0_0 .net *"_ivl_30", 0 0, L_0x1290610;  1 drivers
v0x128a390_0 .net *"_ivl_32", 0 0, L_0x1290710;  1 drivers
v0x128a470_0 .net *"_ivl_36", 0 0, L_0x1290980;  1 drivers
L_0x7f89d9245018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x128a530_0 .net *"_ivl_38", 0 0, L_0x7f89d9245018;  1 drivers
v0x128a610_0 .net *"_ivl_4", 0 0, L_0x1237e70;  1 drivers
v0x128a6f0_0 .net *"_ivl_6", 0 0, L_0x12380f0;  1 drivers
v0x128a7d0_0 .net *"_ivl_8", 0 0, L_0x124f440;  1 drivers
v0x128a8b0_0 .net "a", 0 0, v0x128baa0_0;  alias, 1 drivers
v0x128a970_0 .net "b", 0 0, v0x128bb40_0;  alias, 1 drivers
v0x128aa30_0 .net "c", 0 0, v0x128bbe0_0;  alias, 1 drivers
v0x128aaf0_0 .net "d", 0 0, v0x128bd20_0;  alias, 1 drivers
v0x128abb0_0 .net "out_pos", 0 0, L_0x1290a90;  alias, 1 drivers
v0x128ac70_0 .net "out_sop", 0 0, L_0x1266250;  alias, 1 drivers
v0x128ad30_0 .net "pos0", 0 0, L_0x1290290;  1 drivers
v0x128adf0_0 .net "pos1", 0 0, L_0x12907d0;  1 drivers
L_0x1290a90 .functor MUXZ 1, L_0x7f89d9245018, L_0x1290290, L_0x1290980, C4<>;
S_0x128af70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1244a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x128baa0_0 .var "a", 0 0;
v0x128bb40_0 .var "b", 0 0;
v0x128bbe0_0 .var "c", 0 0;
v0x128bc80_0 .net "clk", 0 0, v0x128f380_0;  1 drivers
v0x128bd20_0 .var "d", 0 0;
v0x128be10_0 .var/2u "fail", 0 0;
v0x128beb0_0 .var/2u "fail1", 0 0;
v0x128bf50_0 .net "tb_match", 0 0, L_0x12937a0;  alias, 1 drivers
v0x128bff0_0 .var "wavedrom_enable", 0 0;
v0x128c090_0 .var "wavedrom_title", 511 0;
E_0x1243220/0 .event negedge, v0x128bc80_0;
E_0x1243220/1 .event posedge, v0x128bc80_0;
E_0x1243220 .event/or E_0x1243220/0, E_0x1243220/1;
S_0x128b2a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x128af70;
 .timescale -12 -12;
v0x128b4e0_0 .var/2s "i", 31 0;
E_0x12430c0 .event posedge, v0x128bc80_0;
S_0x128b5e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x128af70;
 .timescale -12 -12;
v0x128b7e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x128b8c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x128af70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x128c270 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1244a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1290c40 .functor NOT 1, v0x128bb40_0, C4<0>, C4<0>, C4<0>;
L_0x1290de0 .functor AND 1, v0x128baa0_0, L_0x1290c40, C4<1>, C4<1>;
L_0x1290ec0 .functor AND 1, L_0x1290de0, v0x128bbe0_0, C4<1>, C4<1>;
L_0x1291090 .functor AND 1, L_0x1290ec0, v0x128bd20_0, C4<1>, C4<1>;
L_0x1291290 .functor NOT 1, v0x128baa0_0, C4<0>, C4<0>, C4<0>;
L_0x1291410 .functor AND 1, L_0x1291290, v0x128bb40_0, C4<1>, C4<1>;
L_0x1291510 .functor NOT 1, v0x128bbe0_0, C4<0>, C4<0>, C4<0>;
L_0x1291580 .functor AND 1, L_0x1291410, L_0x1291510, C4<1>, C4<1>;
L_0x12916e0 .functor NOT 1, v0x128bd20_0, C4<0>, C4<0>, C4<0>;
L_0x1291750 .functor AND 1, L_0x1291580, L_0x12916e0, C4<1>, C4<1>;
L_0x12918c0 .functor OR 1, L_0x1291090, L_0x1291750, C4<0>, C4<0>;
L_0x1291980 .functor NOT 1, v0x128baa0_0, C4<0>, C4<0>, C4<0>;
L_0x1291a60 .functor AND 1, L_0x1291980, v0x128bb40_0, C4<1>, C4<1>;
L_0x1291b20 .functor AND 1, L_0x1291a60, v0x128bbe0_0, C4<1>, C4<1>;
L_0x12919f0 .functor AND 1, L_0x1291b20, v0x128bd20_0, C4<1>, C4<1>;
L_0x1291cb0 .functor OR 1, L_0x12918c0, L_0x12919f0, C4<0>, C4<0>;
L_0x1291ea0 .functor NOT 1, v0x128baa0_0, C4<0>, C4<0>, C4<0>;
L_0x1291f10 .functor NOT 1, v0x128bb40_0, C4<0>, C4<0>, C4<0>;
L_0x1292020 .functor OR 1, L_0x1291ea0, L_0x1291f10, C4<0>, C4<0>;
L_0x1292130 .functor NOT 1, v0x128bbe0_0, C4<0>, C4<0>, C4<0>;
L_0x1292250 .functor OR 1, L_0x1292020, L_0x1292130, C4<0>, C4<0>;
L_0x1292360 .functor OR 1, L_0x1292250, v0x128bd20_0, C4<0>, C4<0>;
L_0x12924e0 .functor NOT 1, v0x128bb40_0, C4<0>, C4<0>, C4<0>;
L_0x1292550 .functor OR 1, v0x128baa0_0, L_0x12924e0, C4<0>, C4<0>;
L_0x12926e0 .functor NOT 1, v0x128bbe0_0, C4<0>, C4<0>, C4<0>;
L_0x1292750 .functor OR 1, L_0x1292550, L_0x12926e0, C4<0>, C4<0>;
L_0x1292940 .functor NOT 1, v0x128bd20_0, C4<0>, C4<0>, C4<0>;
L_0x12929b0 .functor OR 1, L_0x1292750, L_0x1292940, C4<0>, C4<0>;
L_0x1292bb0 .functor AND 1, L_0x1292360, L_0x12929b0, C4<1>, C4<1>;
L_0x1292cc0 .functor NOT 1, v0x128baa0_0, C4<0>, C4<0>, C4<0>;
L_0x1292e30 .functor OR 1, L_0x1292cc0, v0x128bb40_0, C4<0>, C4<0>;
L_0x1292ef0 .functor OR 1, L_0x1292e30, v0x128bbe0_0, C4<0>, C4<0>;
L_0x12930c0 .functor OR 1, L_0x1292ef0, v0x128bd20_0, C4<0>, C4<0>;
L_0x1293180 .functor AND 1, L_0x1292bb0, L_0x12930c0, C4<1>, C4<1>;
v0x128c430_0 .net *"_ivl_0", 0 0, L_0x1290c40;  1 drivers
v0x128c510_0 .net *"_ivl_10", 0 0, L_0x1291410;  1 drivers
v0x128c5f0_0 .net *"_ivl_12", 0 0, L_0x1291510;  1 drivers
v0x128c6e0_0 .net *"_ivl_14", 0 0, L_0x1291580;  1 drivers
v0x128c7c0_0 .net *"_ivl_16", 0 0, L_0x12916e0;  1 drivers
v0x128c8f0_0 .net *"_ivl_18", 0 0, L_0x1291750;  1 drivers
v0x128c9d0_0 .net *"_ivl_2", 0 0, L_0x1290de0;  1 drivers
v0x128cab0_0 .net *"_ivl_20", 0 0, L_0x12918c0;  1 drivers
v0x128cb90_0 .net *"_ivl_22", 0 0, L_0x1291980;  1 drivers
v0x128cd00_0 .net *"_ivl_24", 0 0, L_0x1291a60;  1 drivers
v0x128cde0_0 .net *"_ivl_26", 0 0, L_0x1291b20;  1 drivers
v0x128cec0_0 .net *"_ivl_28", 0 0, L_0x12919f0;  1 drivers
v0x128cfa0_0 .net *"_ivl_32", 0 0, L_0x1291ea0;  1 drivers
v0x128d080_0 .net *"_ivl_34", 0 0, L_0x1291f10;  1 drivers
v0x128d160_0 .net *"_ivl_36", 0 0, L_0x1292020;  1 drivers
v0x128d240_0 .net *"_ivl_38", 0 0, L_0x1292130;  1 drivers
v0x128d320_0 .net *"_ivl_4", 0 0, L_0x1290ec0;  1 drivers
v0x128d510_0 .net *"_ivl_40", 0 0, L_0x1292250;  1 drivers
v0x128d5f0_0 .net *"_ivl_42", 0 0, L_0x1292360;  1 drivers
v0x128d6d0_0 .net *"_ivl_44", 0 0, L_0x12924e0;  1 drivers
v0x128d7b0_0 .net *"_ivl_46", 0 0, L_0x1292550;  1 drivers
v0x128d890_0 .net *"_ivl_48", 0 0, L_0x12926e0;  1 drivers
v0x128d970_0 .net *"_ivl_50", 0 0, L_0x1292750;  1 drivers
v0x128da50_0 .net *"_ivl_52", 0 0, L_0x1292940;  1 drivers
v0x128db30_0 .net *"_ivl_54", 0 0, L_0x12929b0;  1 drivers
v0x128dc10_0 .net *"_ivl_56", 0 0, L_0x1292bb0;  1 drivers
v0x128dcf0_0 .net *"_ivl_58", 0 0, L_0x1292cc0;  1 drivers
v0x128ddd0_0 .net *"_ivl_6", 0 0, L_0x1291090;  1 drivers
v0x128deb0_0 .net *"_ivl_60", 0 0, L_0x1292e30;  1 drivers
v0x128df90_0 .net *"_ivl_62", 0 0, L_0x1292ef0;  1 drivers
v0x128e070_0 .net *"_ivl_64", 0 0, L_0x12930c0;  1 drivers
v0x128e150_0 .net *"_ivl_8", 0 0, L_0x1291290;  1 drivers
v0x128e230_0 .net "a", 0 0, v0x128baa0_0;  alias, 1 drivers
v0x128e4e0_0 .net "b", 0 0, v0x128bb40_0;  alias, 1 drivers
v0x128e5d0_0 .net "c", 0 0, v0x128bbe0_0;  alias, 1 drivers
v0x128e6c0_0 .net "d", 0 0, v0x128bd20_0;  alias, 1 drivers
v0x128e7b0_0 .net "out_pos", 0 0, L_0x1293180;  alias, 1 drivers
v0x128e870_0 .net "out_sop", 0 0, L_0x1291cb0;  alias, 1 drivers
S_0x128e9f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1244a40;
 .timescale -12 -12;
E_0x122c9f0 .event anyedge, v0x128f7e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x128f7e0_0;
    %nor/r;
    %assign/vec4 v0x128f7e0_0, 0;
    %wait E_0x122c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x128af70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128be10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128beb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x128af70;
T_4 ;
    %wait E_0x1243220;
    %load/vec4 v0x128bf50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128be10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x128af70;
T_5 ;
    %wait E_0x12430c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x128bd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bb40_0, 0;
    %assign/vec4 v0x128baa0_0, 0;
    %wait E_0x12430c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x128bd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bb40_0, 0;
    %assign/vec4 v0x128baa0_0, 0;
    %wait E_0x12430c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x128bd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bb40_0, 0;
    %assign/vec4 v0x128baa0_0, 0;
    %wait E_0x12430c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x128bd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bb40_0, 0;
    %assign/vec4 v0x128baa0_0, 0;
    %wait E_0x12430c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x128bd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bb40_0, 0;
    %assign/vec4 v0x128baa0_0, 0;
    %wait E_0x12430c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x128bd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bb40_0, 0;
    %assign/vec4 v0x128baa0_0, 0;
    %wait E_0x12430c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x128bd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bb40_0, 0;
    %assign/vec4 v0x128baa0_0, 0;
    %wait E_0x12430c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x128bd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bb40_0, 0;
    %assign/vec4 v0x128baa0_0, 0;
    %wait E_0x12430c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x128bd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bb40_0, 0;
    %assign/vec4 v0x128baa0_0, 0;
    %wait E_0x12430c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x128bd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bb40_0, 0;
    %assign/vec4 v0x128baa0_0, 0;
    %wait E_0x12430c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x128bd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bb40_0, 0;
    %assign/vec4 v0x128baa0_0, 0;
    %wait E_0x12430c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x128bd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bb40_0, 0;
    %assign/vec4 v0x128baa0_0, 0;
    %wait E_0x12430c0;
    %load/vec4 v0x128be10_0;
    %store/vec4 v0x128beb0_0, 0, 1;
    %fork t_1, S_0x128b2a0;
    %jmp t_0;
    .scope S_0x128b2a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x128b4e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x128b4e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x12430c0;
    %load/vec4 v0x128b4e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x128bd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bb40_0, 0;
    %assign/vec4 v0x128baa0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x128b4e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x128b4e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x128af70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1243220;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x128bd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x128bb40_0, 0;
    %assign/vec4 v0x128baa0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x128be10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x128beb0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1244a40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128f380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128f7e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1244a40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x128f380_0;
    %inv;
    %store/vec4 v0x128f380_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1244a40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x128bc80_0, v0x128f950_0, v0x128f1a0_0, v0x128f240_0, v0x128f2e0_0, v0x128f420_0, v0x128f6a0_0, v0x128f600_0, v0x128f560_0, v0x128f4c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1244a40;
T_9 ;
    %load/vec4 v0x128f740_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x128f740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x128f740_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x128f740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x128f740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x128f740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x128f740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x128f740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x128f740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x128f740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1244a40;
T_10 ;
    %wait E_0x1243220;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x128f740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x128f740_0, 4, 32;
    %load/vec4 v0x128f880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x128f740_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x128f740_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x128f740_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x128f740_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x128f6a0_0;
    %load/vec4 v0x128f6a0_0;
    %load/vec4 v0x128f600_0;
    %xor;
    %load/vec4 v0x128f6a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x128f740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x128f740_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x128f740_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x128f740_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x128f560_0;
    %load/vec4 v0x128f560_0;
    %load/vec4 v0x128f4c0_0;
    %xor;
    %load/vec4 v0x128f560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x128f740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x128f740_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x128f740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x128f740_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/ece241_2013_q2/iter0/response6/top_module.sv";
