|i281_CPU
pin_name1 <= PC_Output[0].DB_MAX_OUTPUT_PORT_TYPE
Board_Clock => Clock_dividers:inst4.Board_Clock
Reset_In => inst40.IN0
Manual_Clock => inst38.IN0
Turbo_Mode => inst39.IN0
Auto_Clock => inst41.IN0
Direct_Video_Map => Block3:inst12.sel
Direct_Video_Map => Video_Card:inst7.Direct_Video_Map
Switch_Input[0] => _IMEM:inst22.IMEM_INPUT[0]
Switch_Input[0] => _8WideBusMux:DMEM_Input_Multiplexer.datab[0]
Switch_Input[1] => _IMEM:inst22.IMEM_INPUT[1]
Switch_Input[1] => _8WideBusMux:DMEM_Input_Multiplexer.datab[1]
Switch_Input[2] => _IMEM:inst22.IMEM_INPUT[2]
Switch_Input[2] => _8WideBusMux:DMEM_Input_Multiplexer.datab[2]
Switch_Input[3] => _IMEM:inst22.IMEM_INPUT[3]
Switch_Input[3] => _8WideBusMux:DMEM_Input_Multiplexer.datab[3]
Switch_Input[4] => _IMEM:inst22.IMEM_INPUT[4]
Switch_Input[4] => _8WideBusMux:DMEM_Input_Multiplexer.datab[4]
Switch_Input[5] => _IMEM:inst22.IMEM_INPUT[5]
Switch_Input[5] => _8WideBusMux:DMEM_Input_Multiplexer.datab[5]
Switch_Input[6] => _IMEM:inst22.IMEM_INPUT[6]
Switch_Input[6] => _8WideBusMux:DMEM_Input_Multiplexer.datab[6]
Switch_Input[7] => _IMEM:inst22.IMEM_INPUT[7]
Switch_Input[7] => _8WideBusMux:DMEM_Input_Multiplexer.datab[7]
Switch_Input[8] => _IMEM:inst22.IMEM_INPUT[8]
Switch_Input[9] => _IMEM:inst22.IMEM_INPUT[9]
Switch_Input[10] => _IMEM:inst22.IMEM_INPUT[10]
Switch_Input[11] => _IMEM:inst22.IMEM_INPUT[11]
Switch_Input[12] => _IMEM:inst22.IMEM_INPUT[12]
Switch_Input[13] => _IMEM:inst22.IMEM_INPUT[13]
Switch_Input[14] => _IMEM:inst22.IMEM_INPUT[14]
Switch_Input[15] => _IMEM:inst22.IMEM_INPUT[15]
pin_name2 <= PC_Output[1].DB_MAX_OUTPUT_PORT_TYPE
pin_name3 <= PC_Output[2].DB_MAX_OUTPUT_PORT_TYPE
pin_name4 <= PC_Output[3].DB_MAX_OUTPUT_PORT_TYPE
pin_name5 <= PC_Output[4].DB_MAX_OUTPUT_PORT_TYPE
pin_name6 <= PC_Output[5].DB_MAX_OUTPUT_PORT_TYPE
REG2_ZERO <= IMEM_OUTPUT[8].DB_MAX_OUTPUT_PORT_TYPE
REG2_ONE <= IMEM_OUTPUT[9].DB_MAX_OUTPUT_PORT_TYPE
REG1_ZERO <= IMEM_OUTPUT[10].DB_MAX_OUTPUT_PORT_TYPE
REG1_ONE <= IMEM_OUTPUT[11].DB_MAX_OUTPUT_PORT_TYPE
Negative_Flag <= ALU:inst6.NegativeFlagOut
Zero_Flag <= ALU:inst6.ZeroFlagOut
Carry_Flag <= ALU:inst6.CarryFlagOut
OverFlow_Flag <= ALU:inst6.OverFlowFlagOut
OPCODE0 <= IMEM_OUTPUT[12].DB_MAX_OUTPUT_PORT_TYPE
OPCODE1 <= IMEM_OUTPUT[13].DB_MAX_OUTPUT_PORT_TYPE
OPCODE2 <= IMEM_OUTPUT[14].DB_MAX_OUTPUT_PORT_TYPE
OPCODE3 <= IMEM_OUTPUT[15].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL0 <= IMEM_OUTPUT[0].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL1 <= IMEM_OUTPUT[1].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL2 <= IMEM_OUTPUT[2].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL3 <= IMEM_OUTPUT[3].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL4 <= IMEM_OUTPUT[4].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL5 <= IMEM_OUTPUT[5].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL6 <= IMEM_OUTPUT[6].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL7 <= IMEM_OUTPUT[7].DB_MAX_OUTPUT_PORT_TYPE
Seven_SegOut0[0] <= Video_Card:inst7.Video_Output0[0]
Seven_SegOut0[1] <= Video_Card:inst7.Video_Output0[1]
Seven_SegOut0[2] <= Video_Card:inst7.Video_Output0[2]
Seven_SegOut0[3] <= Video_Card:inst7.Video_Output0[3]
Seven_SegOut0[4] <= Video_Card:inst7.Video_Output0[4]
Seven_SegOut0[5] <= Video_Card:inst7.Video_Output0[5]
Seven_SegOut0[6] <= Video_Card:inst7.Video_Output0[6]
Register_View => Video_Card:inst7.Register_View
Seven_SegOut1[0] <= Video_Card:inst7.Video_Output1[0]
Seven_SegOut1[1] <= Video_Card:inst7.Video_Output1[1]
Seven_SegOut1[2] <= Video_Card:inst7.Video_Output1[2]
Seven_SegOut1[3] <= Video_Card:inst7.Video_Output1[3]
Seven_SegOut1[4] <= Video_Card:inst7.Video_Output1[4]
Seven_SegOut1[5] <= Video_Card:inst7.Video_Output1[5]
Seven_SegOut1[6] <= Video_Card:inst7.Video_Output1[6]
Seven_SegOut2[0] <= Video_Card:inst7.Video_Output2[0]
Seven_SegOut2[1] <= Video_Card:inst7.Video_Output2[1]
Seven_SegOut2[2] <= Video_Card:inst7.Video_Output2[2]
Seven_SegOut2[3] <= Video_Card:inst7.Video_Output2[3]
Seven_SegOut2[4] <= Video_Card:inst7.Video_Output2[4]
Seven_SegOut2[5] <= Video_Card:inst7.Video_Output2[5]
Seven_SegOut2[6] <= Video_Card:inst7.Video_Output2[6]
Seven_SegOut3[0] <= Video_Card:inst7.Video_Output3[0]
Seven_SegOut3[1] <= Video_Card:inst7.Video_Output3[1]
Seven_SegOut3[2] <= Video_Card:inst7.Video_Output3[2]
Seven_SegOut3[3] <= Video_Card:inst7.Video_Output3[3]
Seven_SegOut3[4] <= Video_Card:inst7.Video_Output3[4]
Seven_SegOut3[5] <= Video_Card:inst7.Video_Output3[5]
Seven_SegOut3[6] <= Video_Card:inst7.Video_Output3[6]
Seven_SegOut4[0] <= Video_Card:inst7.Video_Output4[0]
Seven_SegOut4[1] <= Video_Card:inst7.Video_Output4[1]
Seven_SegOut4[2] <= Video_Card:inst7.Video_Output4[2]
Seven_SegOut4[3] <= Video_Card:inst7.Video_Output4[3]
Seven_SegOut4[4] <= Video_Card:inst7.Video_Output4[4]
Seven_SegOut4[5] <= Video_Card:inst7.Video_Output4[5]
Seven_SegOut4[6] <= Video_Card:inst7.Video_Output4[6]
Seven_SegOut5[0] <= Video_Card:inst7.Video_Output5[0]
Seven_SegOut5[1] <= Video_Card:inst7.Video_Output5[1]
Seven_SegOut5[2] <= Video_Card:inst7.Video_Output5[2]
Seven_SegOut5[3] <= Video_Card:inst7.Video_Output5[3]
Seven_SegOut5[4] <= Video_Card:inst7.Video_Output5[4]
Seven_SegOut5[5] <= Video_Card:inst7.Video_Output5[5]
Seven_SegOut5[6] <= Video_Card:inst7.Video_Output5[6]
Seven_SegOut6[0] <= Video_Card:inst7.Video_Output6[0]
Seven_SegOut6[1] <= Video_Card:inst7.Video_Output6[1]
Seven_SegOut6[2] <= Video_Card:inst7.Video_Output6[2]
Seven_SegOut6[3] <= Video_Card:inst7.Video_Output6[3]
Seven_SegOut6[4] <= Video_Card:inst7.Video_Output6[4]
Seven_SegOut6[5] <= Video_Card:inst7.Video_Output6[5]
Seven_SegOut6[6] <= Video_Card:inst7.Video_Output6[6]
Seven_SegOut7[0] <= Video_Card:inst7.Video_Output7[0]
Seven_SegOut7[1] <= Video_Card:inst7.Video_Output7[1]
Seven_SegOut7[2] <= Video_Card:inst7.Video_Output7[2]
Seven_SegOut7[3] <= Video_Card:inst7.Video_Output7[3]
Seven_SegOut7[4] <= Video_Card:inst7.Video_Output7[4]
Seven_SegOut7[5] <= Video_Card:inst7.Video_Output7[5]
Seven_SegOut7[6] <= Video_Card:inst7.Video_Output7[6]


|i281_CPU|ProgramCounter:inst17
PC_Input[0] => PC_Input[0].IN1
PC_Input[1] => PC_Input[1].IN1
PC_Input[2] => PC_Input[2].IN1
PC_Input[3] => PC_Input[3].IN1
PC_Input[4] => PC_Input[4].IN1
PC_Input[5] => PC_Input[5].IN1
Control => Control.IN6
Clock => PC_Count[0].DFF.CLK
Clock => PC_Count[1].DFF.CLK
Clock => PC_Count[2].DFF.CLK
Clock => PC_Count[3].DFF.CLK
Clock => PC_Count[4].DFF.CLK
Clock => PC_Count[5].DFF.CLK
Reset => PC_Count[0].DFF.ACLR
Reset => PC_Count[1].DFF.ACLR
Reset => PC_Count[2].DFF.ACLR
Reset => PC_Count[3].DFF.ACLR
Reset => PC_Count[4].DFF.ACLR
Reset => PC_Count[5].DFF.ACLR
PC_Output[0] <= PC_Output[0].DB_MAX_OUTPUT_PORT_TYPE
PC_Output[1] <= PC_Output[1].DB_MAX_OUTPUT_PORT_TYPE
PC_Output[2] <= PC_Output[2].DB_MAX_OUTPUT_PORT_TYPE
PC_Output[3] <= PC_Output[3].DB_MAX_OUTPUT_PORT_TYPE
PC_Output[4] <= PC_Output[4].DB_MAX_OUTPUT_PORT_TYPE
PC_Output[5] <= PC_Output[5].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ProgramCounter:inst17|_2to1mux:PC_Count[0].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ProgramCounter:inst17|_2to1mux:PC_Count[1].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ProgramCounter:inst17|_2to1mux:PC_Count[2].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ProgramCounter:inst17|_2to1mux:PC_Count[3].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ProgramCounter:inst17|_2to1mux:PC_Count[4].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ProgramCounter:inst17|_2to1mux:PC_Count[5].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Clock_dividers:inst4
Debouncer_Clock <= Clock_divider_4_16_and_64:inst4.CLK_OUT4
Board_Clock => Clock_divider_512:inst2.CLK_IN
VideoGame_Clock <= Clock_divider_512:inst.CLK_OUT
Auto_Clock <= Clock_divider_4_16_and_64:inst4.CLK_OUT64
Turbo_Clock <= Clock_divider_4_16_and_64:inst4.CLK_OUT16


|i281_CPU|Clock_dividers:inst4|Clock_divider_4_16_and_64:inst4
CLK_OUT64 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
CLK_IN => inst1.CLK
CLK_IN => inst2.CLK
CLK_IN => inst3.CLK
CLK_IN => inst4.CLK
CLK_IN => inst5.CLK
CLK_IN => inst6.CLK
CLK_OUT16 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK_OUT4 <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Clock_dividers:inst4|Clock_divider_512:inst
CLK_OUT <= inst9.DB_MAX_OUTPUT_PORT_TYPE
CLK_IN => inst1.CLK
CLK_IN => inst2.CLK
CLK_IN => inst3.CLK
CLK_IN => inst4.CLK
CLK_IN => inst5.CLK
CLK_IN => inst6.CLK
CLK_IN => inst7.CLK
CLK_IN => inst8.CLK
CLK_IN => inst9.CLK


|i281_CPU|Clock_dividers:inst4|Clock_divider_512:inst2
CLK_OUT <= inst9.DB_MAX_OUTPUT_PORT_TYPE
CLK_IN => inst1.CLK
CLK_IN => inst2.CLK
CLK_IN => inst3.CLK
CLK_IN => inst4.CLK
CLK_IN => inst5.CLK
CLK_IN => inst6.CLK
CLK_IN => inst7.CLK
CLK_IN => inst8.CLK
CLK_IN => inst9.CLK


|i281_CPU|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Block3:inst151
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Control_FSM:inst23
BRGE => AND20.IN1
BRG => AND19.IN1
BRNE_BRNZ => AND18.IN0
BRE_BRZ => AND17.IN0
JUMP => OR73.IN1
CMP => OR40.IN0
CMP => OR22.IN0
CMP => OR63.IN1
CMP => OR46.IN1
CMP => OR66.IN1
SHIFTR => OR40.IN1
SHIFTR => OR48.IN1
SHIFTR => OR46.IN1
SHIFTR => OR66.IN1
SHIFTL => OR40.IN1
SHIFTL => OR48.IN1
SHIFTL => OR66.IN1
STOREF => OR35.IN1
STOREF => OR27.IN0
STOREF => OR59.IN1
STOREF => OR63.IN1
STOREF => OR71.IN1
STORE => OR27.IN1
STORE => OR69.IN1
STORE => OR71.IN1
LOADF => OR35.IN0
LOADF => OR48.IN1
LOADF => OR59.IN1
LOADF => OR63.IN1
LOADF => OR72.IN0
LOAD => OR48.IN1
LOAD => OR69.IN1
LOAD => OR72.IN1
SUBI => OR39.IN1
SUBI => OR48.IN1
SUBI => OR59.IN1
SUBI => OR63.IN1
SUBI => OR46.IN0
SUBI => OR66.IN1
SUB => OR39.IN0
SUB => OR22.IN1
SUB => OR48.IN1
SUB => OR63.IN1
SUB => OR46.IN1
SUB => OR66.IN1
ADDI => OR39.IN1
ADDI => OR48.IN1
ADDI => OR59.IN1
ADDI => OR63.IN1
ADDI => OR66.IN0
ADD => OR38.IN1
ADD => OR22.IN1
ADD => OR48.IN1
ADD => OR63.IN1
ADD => OR66.IN1
LOADI_LOADP => OR48.IN0
LOADI_LOADP => OR69.IN1
MOVE => OR35.IN1
MOVE => OR48.IN1
MOVE => OR59.IN1
INPUT_DATADF => OR38.IN0
INPUT_DATADF => OR70.IN0
INPUT_DATAD => OR69.IN0
INPUT_DATAD => OR70.IN1
INPUT_DATACF => IMEM_WRITE_ENABLE.IN0
INPUT_DATACF => OR38.IN1
INPUT_DATAC => IMEM_WRITE_ENABLE.IN1
INPUT_DATAC => OR69.IN1
NOOP => ~NO_FANOUT~
X[0] => X[0].IN2
X[1] => X[1].IN2
Y[0] => Y[0].IN2
Y[1] => Y[1].IN2
CARRY_FLAG => ~NO_FANOUT~
OVERFLOW_FLAG => XNOR25.IN0
NEGATIVE_FLAG => XNOR25.IN1
ZERO_FLAG => AND17.IN1
ZERO_FLAG => AND26.IN1
ZERO_FLAG => AND18.IN1
IMEM_WRITE_ENABLE <= IMEM_WRITE_ENABLE.DB_MAX_OUTPUT_PORT_TYPE
PC_MUX <= OR75.DB_MAX_OUTPUT_PORT_TYPE
PC_WRITE_ENABLE <= <VCC>
REG_PORT0_SELECT[0] <= AND51.DB_MAX_OUTPUT_PORT_TYPE
REG_PORT0_SELECT[1] <= AND49.DB_MAX_OUTPUT_PORT_TYPE
REG_PORT1_SELECT[0] <= AND54.DB_MAX_OUTPUT_PORT_TYPE
REG_PORT1_SELECT[1] <= AND53.DB_MAX_OUTPUT_PORT_TYPE
REG_WRITE_SELECT[0] <= AND56.DB_MAX_OUTPUT_PORT_TYPE
REG_WRITE_SELECT[1] <= AND55.DB_MAX_OUTPUT_PORT_TYPE
REG_WRITE_ENABLE <= OR48.DB_MAX_OUTPUT_PORT_TYPE
ALU_SOURCE_MUX <= OR59.DB_MAX_OUTPUT_PORT_TYPE
ALU_SELECT0 <= OR46.DB_MAX_OUTPUT_PORT_TYPE
ALU_SELECT1 <= OR63.DB_MAX_OUTPUT_PORT_TYPE
FLAGS_WRITE_ENABLE <= OR66.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_MUX <= OR69.DB_MAX_OUTPUT_PORT_TYPE
DMEM_INPUT_MUX <= OR70.DB_MAX_OUTPUT_PORT_TYPE
DMEM_WRITE_ENABLE <= OR71.DB_MAX_OUTPUT_PORT_TYPE
REG_WRITEBACK_MUX <= OR72.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Control_FSM:inst23|_2to1mux:mux43
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Control_FSM:inst23|_2to1mux:mux50
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Control_FSM:inst23|_2to1mux:mux64
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Control_FSM:inst23|_2to1mux:mux76
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6
ALU_Select0 => ALU_Select0.IN2
ALU_Select1 => ALU_Select1.IN3
Clock => Clock.IN1
Reset => Reset.IN1
Flags_Write_Enable => Flags_Write_Enable.IN1
ALU_Input0[0] => ALU_Input0[0].IN2
ALU_Input0[1] => ALU_Input0[1].IN2
ALU_Input0[2] => ALU_Input0[2].IN2
ALU_Input0[3] => ALU_Input0[3].IN2
ALU_Input0[4] => ALU_Input0[4].IN2
ALU_Input0[5] => ALU_Input0[5].IN2
ALU_Input0[6] => ALU_Input0[6].IN2
ALU_Input0[7] => ALU_Input0[7].IN2
ALU_Input1[0] => ALU_Input1[0].IN1
ALU_Input1[1] => ALU_Input1[1].IN1
ALU_Input1[2] => ALU_Input1[2].IN1
ALU_Input1[3] => ALU_Input1[3].IN1
ALU_Input1[4] => ALU_Input1[4].IN1
ALU_Input1[5] => ALU_Input1[5].IN1
ALU_Input1[6] => ALU_Input1[6].IN1
ALU_Input1[7] => ALU_Input1[7].IN1
ZeroFlagOut <= _Flag_Registers:FlagReg.ZeroFlagOut
NegativeFlagOut <= _Flag_Registers:FlagReg.NegativeFlagOut
OverFlowFlagOut <= _Flag_Registers:FlagReg.OverFlowFlagOut
CarryFlagOut <= _Flag_Registers:FlagReg.CarryFlagOut
ALU_OUTPUT[0] <= EightBuxMuxOut[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[1] <= EightBuxMuxOut[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[2] <= EightBuxMuxOut[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[3] <= EightBuxMuxOut[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[4] <= EightBuxMuxOut[4].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[5] <= EightBuxMuxOut[5].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[6] <= EightBuxMuxOut[6].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[7] <= EightBuxMuxOut[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_ShiftNoDff:Shifting
LRSelect => LRSelect.IN9
ShifterInput[0] => ShifterInput[0].IN2
ShifterInput[1] => ShifterInput[1].IN2
ShifterInput[2] => ShifterInput[2].IN2
ShifterInput[3] => ShifterInput[3].IN2
ShifterInput[4] => ShifterInput[4].IN2
ShifterInput[5] => ShifterInput[5].IN2
ShifterInput[6] => ShifterInput[6].IN2
ShifterInput[7] => ShifterInput[7].IN2
Shift_Out_Bit <= _2to1mux:shift.mxout
ShifterOutput[0] <= _2to1mux:Zero.mxout
ShifterOutput[1] <= _2to1mux:One.mxout
ShifterOutput[2] <= _2to1mux:Two.mxout
ShifterOutput[3] <= _2to1mux:Three.mxout
ShifterOutput[4] <= _2to1mux:Four.mxout
ShifterOutput[5] <= _2to1mux:Five.mxout
ShifterOutput[6] <= _2to1mux:Six.mxout
ShifterOutput[7] <= _2to1mux:Seven.mxout


|i281_CPU|ALU:inst6|_ShiftNoDff:Shifting|_2to1mux:shift
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_ShiftNoDff:Shifting|_2to1mux:Zero
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_ShiftNoDff:Shifting|_2to1mux:One
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_ShiftNoDff:Shifting|_2to1mux:Two
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_ShiftNoDff:Shifting|_2to1mux:Three
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_ShiftNoDff:Shifting|_2to1mux:Four
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_ShiftNoDff:Shifting|_2to1mux:Five
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_ShiftNoDff:Shifting|_2to1mux:Six
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_ShiftNoDff:Shifting|_2to1mux:Seven
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_Flag_Registers:FlagReg
Write_Enable => Write_Enable.IN4
Clock => DFFZero.CLK
Clock => DFFNeg.CLK
Clock => DFFOver.CLK
Clock => DFFCarry.CLK
Reset => DFFZero.ACLR
Reset => DFFNeg.ACLR
Reset => DFFOver.ACLR
Reset => DFFCarry.ACLR
ZeroFlag => ZeroFlag.IN1
NegativeFlag => NegativeFlag.IN1
OverFlowFlag => OverFlowFlag.IN1
CarryFlag => CarryFlag.IN1
ZeroFlagOut <= ZeroFlagOut.DB_MAX_OUTPUT_PORT_TYPE
NegativeFlagOut <= NegativeFlagOut.DB_MAX_OUTPUT_PORT_TYPE
OverFlowFlagOut <= OverFlowFlagOut.DB_MAX_OUTPUT_PORT_TYPE
CarryFlagOut <= CarryFlagOut.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_Flag_Registers:FlagReg|_2to1mux:muxZero
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_Flag_Registers:FlagReg|_2to1mux:muxNegative
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_Flag_Registers:FlagReg|_2to1mux:muxOverFlow
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_Flag_Registers:FlagReg|_2to1mux:muxCarry
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_ALU_Flag_Calculator:FlagCalc
REG_INPUT[0] => WideOr0.IN0
REG_INPUT[1] => WideOr0.IN1
REG_INPUT[2] => WideOr0.IN2
REG_INPUT[3] => WideOr0.IN3
REG_INPUT[4] => WideOr0.IN4
REG_INPUT[5] => WideOr0.IN5
REG_INPUT[6] => WideOr0.IN6
REG_INPUT[7] => WideOr0.IN7
REG_INPUT[7] => Negative.DATAIN
Negative <= REG_INPUT[7].DB_MAX_OUTPUT_PORT_TYPE
Zero <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_8WideBusMux:BusMux8
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|ALU:inst6|_8WideBusMux:BusMux8|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_8WideBusMux:BusMux8|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_8WideBusMux:BusMux8|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_8WideBusMux:BusMux8|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_8WideBusMux:BusMux8|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_8WideBusMux:BusMux8|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_8WideBusMux:BusMux8|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_8WideBusMux:BusMux8|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_8BitAdder:Adder8
First_Input[0] => First_Input[0].IN1
First_Input[1] => First_Input[1].IN1
First_Input[2] => First_Input[2].IN1
First_Input[3] => First_Input[3].IN1
First_Input[4] => First_Input[4].IN1
First_Input[5] => First_Input[5].IN1
First_Input[6] => First_Input[6].IN1
First_Input[7] => First_Input[7].IN1
Second_Input[0] => XOROut.IN0
Second_Input[1] => XOROut.IN0
Second_Input[2] => XOROut.IN0
Second_Input[3] => XOROut.IN0
Second_Input[4] => XOROut.IN0
Second_Input[5] => XOROut.IN0
Second_Input[6] => XOROut.IN0
Second_Input[7] => XOROut.IN0
Sub => Sub.IN1
Carry <= _FullAdder:_FullAdder[7].FA.Cout
Overflow <= Overflow.DB_MAX_OUTPUT_PORT_TYPE
Adder_Output[0] <= _FullAdder:initialFA.S
Adder_Output[1] <= _FullAdder:_FullAdder[1].FA.S
Adder_Output[2] <= _FullAdder:_FullAdder[2].FA.S
Adder_Output[3] <= _FullAdder:_FullAdder[3].FA.S
Adder_Output[4] <= _FullAdder:_FullAdder[4].FA.S
Adder_Output[5] <= _FullAdder:_FullAdder[5].FA.S
Adder_Output[6] <= _FullAdder:_FullAdder[6].FA.S
Adder_Output[7] <= _FullAdder:_FullAdder[7].FA.S


|i281_CPU|ALU:inst6|_8BitAdder:Adder8|_FullAdder:initialFA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_8BitAdder:Adder8|_FullAdder:_FullAdder[1].FA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_8BitAdder:Adder8|_FullAdder:_FullAdder[2].FA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_8BitAdder:Adder8|_FullAdder:_FullAdder[3].FA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_8BitAdder:Adder8|_FullAdder:_FullAdder[4].FA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_8BitAdder:Adder8|_FullAdder:_FullAdder[5].FA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_8BitAdder:Adder8|_FullAdder:_FullAdder[6].FA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_8BitAdder:Adder8|_FullAdder:_FullAdder[7].FA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_2to1mux:MUX0
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|_2to1mux:MUX1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst
REG_INPUT[0] => REG_INPUT[0].IN4
REG_INPUT[1] => REG_INPUT[1].IN4
REG_INPUT[2] => REG_INPUT[2].IN4
REG_INPUT[3] => REG_INPUT[3].IN4
REG_INPUT[4] => REG_INPUT[4].IN4
REG_INPUT[5] => REG_INPUT[5].IN4
REG_INPUT[6] => REG_INPUT[6].IN4
REG_INPUT[7] => REG_INPUT[7].IN4
READ_PORT0_SELECT[0] => READ_PORT0_SELECT[0].IN1
READ_PORT0_SELECT[1] => READ_PORT0_SELECT[1].IN1
WRITE_SELECT[0] => WRITE_SELECT[0].IN1
WRITE_SELECT[1] => WRITE_SELECT[1].IN1
READ_PORT1_SELECT[0] => READ_PORT1_SELECT[0].IN1
READ_PORT1_SELECT[1] => READ_PORT1_SELECT[1].IN1
Clock => Clock.IN4
Reset => Reset.IN4
WRITE_ENABLE => WRITE_ENABLE.IN1
REG_A[0] <= REG_A[0].DB_MAX_OUTPUT_PORT_TYPE
REG_A[1] <= REG_A[1].DB_MAX_OUTPUT_PORT_TYPE
REG_A[2] <= REG_A[2].DB_MAX_OUTPUT_PORT_TYPE
REG_A[3] <= REG_A[3].DB_MAX_OUTPUT_PORT_TYPE
REG_A[4] <= REG_A[4].DB_MAX_OUTPUT_PORT_TYPE
REG_A[5] <= REG_A[5].DB_MAX_OUTPUT_PORT_TYPE
REG_A[6] <= REG_A[6].DB_MAX_OUTPUT_PORT_TYPE
REG_A[7] <= REG_A[7].DB_MAX_OUTPUT_PORT_TYPE
REG_B[0] <= REG_B[0].DB_MAX_OUTPUT_PORT_TYPE
REG_B[1] <= REG_B[1].DB_MAX_OUTPUT_PORT_TYPE
REG_B[2] <= REG_B[2].DB_MAX_OUTPUT_PORT_TYPE
REG_B[3] <= REG_B[3].DB_MAX_OUTPUT_PORT_TYPE
REG_B[4] <= REG_B[4].DB_MAX_OUTPUT_PORT_TYPE
REG_B[5] <= REG_B[5].DB_MAX_OUTPUT_PORT_TYPE
REG_B[6] <= REG_B[6].DB_MAX_OUTPUT_PORT_TYPE
REG_B[7] <= REG_B[7].DB_MAX_OUTPUT_PORT_TYPE
REG_C[0] <= REG_C[0].DB_MAX_OUTPUT_PORT_TYPE
REG_C[1] <= REG_C[1].DB_MAX_OUTPUT_PORT_TYPE
REG_C[2] <= REG_C[2].DB_MAX_OUTPUT_PORT_TYPE
REG_C[3] <= REG_C[3].DB_MAX_OUTPUT_PORT_TYPE
REG_C[4] <= REG_C[4].DB_MAX_OUTPUT_PORT_TYPE
REG_C[5] <= REG_C[5].DB_MAX_OUTPUT_PORT_TYPE
REG_C[6] <= REG_C[6].DB_MAX_OUTPUT_PORT_TYPE
REG_C[7] <= REG_C[7].DB_MAX_OUTPUT_PORT_TYPE
REG_D[0] <= REG_D[0].DB_MAX_OUTPUT_PORT_TYPE
REG_D[1] <= REG_D[1].DB_MAX_OUTPUT_PORT_TYPE
REG_D[2] <= REG_D[2].DB_MAX_OUTPUT_PORT_TYPE
REG_D[3] <= REG_D[3].DB_MAX_OUTPUT_PORT_TYPE
REG_D[4] <= REG_D[4].DB_MAX_OUTPUT_PORT_TYPE
REG_D[5] <= REG_D[5].DB_MAX_OUTPUT_PORT_TYPE
REG_D[6] <= REG_D[6].DB_MAX_OUTPUT_PORT_TYPE
REG_D[7] <= REG_D[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT0[0] <= _8Wide4To1BusMux:Output0.muxresult
REG_OUTPUT0[1] <= _8Wide4To1BusMux:Output0.muxresult
REG_OUTPUT0[2] <= _8Wide4To1BusMux:Output0.muxresult
REG_OUTPUT0[3] <= _8Wide4To1BusMux:Output0.muxresult
REG_OUTPUT0[4] <= _8Wide4To1BusMux:Output0.muxresult
REG_OUTPUT0[5] <= _8Wide4To1BusMux:Output0.muxresult
REG_OUTPUT0[6] <= _8Wide4To1BusMux:Output0.muxresult
REG_OUTPUT0[7] <= _8Wide4To1BusMux:Output0.muxresult
REG_OUTPUT1[0] <= _8Wide4To1BusMux:Output1.muxresult
REG_OUTPUT1[1] <= _8Wide4To1BusMux:Output1.muxresult
REG_OUTPUT1[2] <= _8Wide4To1BusMux:Output1.muxresult
REG_OUTPUT1[3] <= _8Wide4To1BusMux:Output1.muxresult
REG_OUTPUT1[4] <= _8Wide4To1BusMux:Output1.muxresult
REG_OUTPUT1[5] <= _8Wide4To1BusMux:Output1.muxresult
REG_OUTPUT1[6] <= _8Wide4To1BusMux:Output1.muxresult
REG_OUTPUT1[7] <= _8Wide4To1BusMux:Output1.muxresult


|i281_CPU|_4x8BitRegisters:inst|_2to4DecoderWithEnable:RegDec
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:A
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
control => control.IN8
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:A|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:A|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:A|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:A|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:A|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:A|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:A|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:A|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:B
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
control => control.IN8
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:B|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:B|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:B|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:B|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:B|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:B|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:B|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:B|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:C
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
control => control.IN8
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:C|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:C|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:C|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:C|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:C|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:C|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:C|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:C|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:D
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
control => control.IN8
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:D|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:D|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:D|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:D|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:D|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:D|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:D|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_Registers8bit:D|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1
data0in[0] => data0in[0].IN1
data0in[1] => data0in[1].IN1
data0in[2] => data0in[2].IN1
data0in[3] => data0in[3].IN1
data0in[4] => data0in[4].IN1
data0in[5] => data0in[5].IN1
data0in[6] => data0in[6].IN1
data0in[7] => data0in[7].IN1
data1in[0] => data1in[0].IN1
data1in[1] => data1in[1].IN1
data1in[2] => data1in[2].IN1
data1in[3] => data1in[3].IN1
data1in[4] => data1in[4].IN1
data1in[5] => data1in[5].IN1
data1in[6] => data1in[6].IN1
data1in[7] => data1in[7].IN1
data2in[0] => data2in[0].IN1
data2in[1] => data2in[1].IN1
data2in[2] => data2in[2].IN1
data2in[3] => data2in[3].IN1
data2in[4] => data2in[4].IN1
data2in[5] => data2in[5].IN1
data2in[6] => data2in[6].IN1
data2in[7] => data2in[7].IN1
data3in[0] => data3in[0].IN1
data3in[1] => data3in[1].IN1
data3in[2] => data3in[2].IN1
data3in[3] => data3in[3].IN1
data3in[4] => data3in[4].IN1
data3in[5] => data3in[5].IN1
data3in[6] => data3in[6].IN1
data3in[7] => data3in[7].IN1
Select[0] => Select[0].IN2
Select[1] => Select[1].IN1
muxresult[0] <= _8WideBusMux:mux2.result
muxresult[1] <= _8WideBusMux:mux2.result
muxresult[2] <= _8WideBusMux:mux2.result
muxresult[3] <= _8WideBusMux:mux2.result
muxresult[4] <= _8WideBusMux:mux2.result
muxresult[5] <= _8WideBusMux:mux2.result
muxresult[6] <= _8WideBusMux:mux2.result
muxresult[7] <= _8WideBusMux:mux2.result


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux0
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux0|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux0|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux0|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux0|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux0|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux0|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux0|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux0|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux1|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux1|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux1|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux1|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux1|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux1|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux1|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux1|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux2|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux2|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux2|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux2|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux2|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux2|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux2|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output1|_8WideBusMux:mux2|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0
data0in[0] => data0in[0].IN1
data0in[1] => data0in[1].IN1
data0in[2] => data0in[2].IN1
data0in[3] => data0in[3].IN1
data0in[4] => data0in[4].IN1
data0in[5] => data0in[5].IN1
data0in[6] => data0in[6].IN1
data0in[7] => data0in[7].IN1
data1in[0] => data1in[0].IN1
data1in[1] => data1in[1].IN1
data1in[2] => data1in[2].IN1
data1in[3] => data1in[3].IN1
data1in[4] => data1in[4].IN1
data1in[5] => data1in[5].IN1
data1in[6] => data1in[6].IN1
data1in[7] => data1in[7].IN1
data2in[0] => data2in[0].IN1
data2in[1] => data2in[1].IN1
data2in[2] => data2in[2].IN1
data2in[3] => data2in[3].IN1
data2in[4] => data2in[4].IN1
data2in[5] => data2in[5].IN1
data2in[6] => data2in[6].IN1
data2in[7] => data2in[7].IN1
data3in[0] => data3in[0].IN1
data3in[1] => data3in[1].IN1
data3in[2] => data3in[2].IN1
data3in[3] => data3in[3].IN1
data3in[4] => data3in[4].IN1
data3in[5] => data3in[5].IN1
data3in[6] => data3in[6].IN1
data3in[7] => data3in[7].IN1
Select[0] => Select[0].IN2
Select[1] => Select[1].IN1
muxresult[0] <= _8WideBusMux:mux2.result
muxresult[1] <= _8WideBusMux:mux2.result
muxresult[2] <= _8WideBusMux:mux2.result
muxresult[3] <= _8WideBusMux:mux2.result
muxresult[4] <= _8WideBusMux:mux2.result
muxresult[5] <= _8WideBusMux:mux2.result
muxresult[6] <= _8WideBusMux:mux2.result
muxresult[7] <= _8WideBusMux:mux2.result


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux0
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux0|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux0|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux0|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux0|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux0|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux0|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux0|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux0|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux1|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux1|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux1|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux1|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux1|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux1|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux1|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux1|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux2|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux2|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux2|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux2|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux2|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux2|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux2|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_4x8BitRegisters:inst|_8Wide4To1BusMux:Output0|_8WideBusMux:mux2|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:Register_WriteBack_Multiplexer
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|_8WideBusMux:Register_WriteBack_Multiplexer|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:Register_WriteBack_Multiplexer|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:Register_WriteBack_Multiplexer|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:Register_WriteBack_Multiplexer|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:Register_WriteBack_Multiplexer|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:Register_WriteBack_Multiplexer|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:Register_WriteBack_Multiplexer|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:Register_WriteBack_Multiplexer|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:ALU_RESULT_Multiplexer
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|_8WideBusMux:ALU_RESULT_Multiplexer|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:ALU_RESULT_Multiplexer|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:ALU_RESULT_Multiplexer|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:ALU_RESULT_Multiplexer|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:ALU_RESULT_Multiplexer|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:ALU_RESULT_Multiplexer|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:ALU_RESULT_Multiplexer|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:ALU_RESULT_Multiplexer|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22
Clock => Clock.IN4
Reset => Reset.IN4
IMEM_WRITE_ENABLE => IMEM_WRITE_ENABLE.IN1
IMEM_READ_SELECT[0] => IMEM_READ_SELECT[0].IN4
IMEM_READ_SELECT[1] => IMEM_READ_SELECT[1].IN4
IMEM_READ_SELECT[2] => IMEM_READ_SELECT[2].IN4
IMEM_READ_SELECT[3] => IMEM_READ_SELECT[3].IN4
IMEM_READ_SELECT[4] => IMEM_READ_SELECT[4].IN1
IMEM_READ_SELECT[5] => IMEM_READ_SELECT[5].IN1
IMEM_WRITE_SELECT[0] => IMEM_WRITE_SELECT[0].IN4
IMEM_WRITE_SELECT[1] => IMEM_WRITE_SELECT[1].IN4
IMEM_WRITE_SELECT[2] => IMEM_WRITE_SELECT[2].IN4
IMEM_WRITE_SELECT[3] => IMEM_WRITE_SELECT[3].IN4
IMEM_WRITE_SELECT[4] => IMEM_WRITE_SELECT[4].IN1
IMEM_WRITE_SELECT[5] => IMEM_WRITE_SELECT[5].IN1
IMEM_INPUT[0] => IMEM_INPUT[0].IN4
IMEM_INPUT[1] => IMEM_INPUT[1].IN4
IMEM_INPUT[2] => IMEM_INPUT[2].IN4
IMEM_INPUT[3] => IMEM_INPUT[3].IN4
IMEM_INPUT[4] => IMEM_INPUT[4].IN4
IMEM_INPUT[5] => IMEM_INPUT[5].IN4
IMEM_INPUT[6] => IMEM_INPUT[6].IN4
IMEM_INPUT[7] => IMEM_INPUT[7].IN4
IMEM_INPUT[8] => IMEM_INPUT[8].IN4
IMEM_INPUT[9] => IMEM_INPUT[9].IN4
IMEM_INPUT[10] => IMEM_INPUT[10].IN4
IMEM_INPUT[11] => IMEM_INPUT[11].IN4
IMEM_INPUT[12] => IMEM_INPUT[12].IN4
IMEM_INPUT[13] => IMEM_INPUT[13].IN4
IMEM_INPUT[14] => IMEM_INPUT[14].IN4
IMEM_INPUT[15] => IMEM_INPUT[15].IN4
IMEM_READ_OUTPUT[0] <= _16Wide4To1BusMux:IMEMBuxMux.muxresult
IMEM_READ_OUTPUT[1] <= _16Wide4To1BusMux:IMEMBuxMux.muxresult
IMEM_READ_OUTPUT[2] <= _16Wide4To1BusMux:IMEMBuxMux.muxresult
IMEM_READ_OUTPUT[3] <= _16Wide4To1BusMux:IMEMBuxMux.muxresult
IMEM_READ_OUTPUT[4] <= _16Wide4To1BusMux:IMEMBuxMux.muxresult
IMEM_READ_OUTPUT[5] <= _16Wide4To1BusMux:IMEMBuxMux.muxresult
IMEM_READ_OUTPUT[6] <= _16Wide4To1BusMux:IMEMBuxMux.muxresult
IMEM_READ_OUTPUT[7] <= _16Wide4To1BusMux:IMEMBuxMux.muxresult
IMEM_READ_OUTPUT[8] <= _16Wide4To1BusMux:IMEMBuxMux.muxresult
IMEM_READ_OUTPUT[9] <= _16Wide4To1BusMux:IMEMBuxMux.muxresult
IMEM_READ_OUTPUT[10] <= _16Wide4To1BusMux:IMEMBuxMux.muxresult
IMEM_READ_OUTPUT[11] <= _16Wide4To1BusMux:IMEMBuxMux.muxresult
IMEM_READ_OUTPUT[12] <= _16Wide4To1BusMux:IMEMBuxMux.muxresult
IMEM_READ_OUTPUT[13] <= _16Wide4To1BusMux:IMEMBuxMux.muxresult
IMEM_READ_OUTPUT[14] <= _16Wide4To1BusMux:IMEMBuxMux.muxresult
IMEM_READ_OUTPUT[15] <= _16Wide4To1BusMux:IMEMBuxMux.muxresult


|i281_CPU|_IMEM:inst22|_2to4DecoderWithEnable:IMEMDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low
READ_SELECT[0] => READ_SELECT[0].IN1
READ_SELECT[1] => READ_SELECT[1].IN1
READ_SELECT[2] => READ_SELECT[2].IN1
READ_SELECT[3] => READ_SELECT[3].IN1
WRITE_SELECT[0] => WRITE_SELECT[0].IN1
WRITE_SELECT[1] => WRITE_SELECT[1].IN1
WRITE_SELECT[2] => WRITE_SELECT[2].IN1
WRITE_SELECT[3] => WRITE_SELECT[3].IN1
IMEM_INPUT[0] => IMEM_INPUT[0].IN16
IMEM_INPUT[1] => IMEM_INPUT[1].IN16
IMEM_INPUT[2] => IMEM_INPUT[2].IN16
IMEM_INPUT[3] => IMEM_INPUT[3].IN16
IMEM_INPUT[4] => IMEM_INPUT[4].IN16
IMEM_INPUT[5] => IMEM_INPUT[5].IN16
IMEM_INPUT[6] => IMEM_INPUT[6].IN16
IMEM_INPUT[7] => IMEM_INPUT[7].IN16
IMEM_INPUT[8] => IMEM_INPUT[8].IN16
IMEM_INPUT[9] => IMEM_INPUT[9].IN16
IMEM_INPUT[10] => IMEM_INPUT[10].IN16
IMEM_INPUT[11] => IMEM_INPUT[11].IN16
IMEM_INPUT[12] => IMEM_INPUT[12].IN16
IMEM_INPUT[13] => IMEM_INPUT[13].IN16
IMEM_INPUT[14] => IMEM_INPUT[14].IN16
IMEM_INPUT[15] => IMEM_INPUT[15].IN16
CLOCK => CLOCK.IN16
WRITE_ENABLE => WRITE_ENABLE.IN1
RESET => RESET.IN16
IMEM_OUTPUT[0] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[1] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[2] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[3] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[4] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[5] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[6] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[7] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[8] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[9] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[10] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[11] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[12] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[13] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[14] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[15] <= _C16to1BusMux:busMux.muxresult


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_ONES:one
ONE_OUTPUT[0] <= <VCC>
ONE_OUTPUT[1] <= <VCC>
ONE_OUTPUT[2] <= <VCC>
ONE_OUTPUT[3] <= <VCC>
ONE_OUTPUT[4] <= <VCC>
ONE_OUTPUT[5] <= <VCC>
ONE_OUTPUT[6] <= <VCC>
ONE_OUTPUT[7] <= <VCC>
ONE_OUTPUT[8] <= <VCC>
ONE_OUTPUT[9] <= <VCC>
ONE_OUTPUT[10] <= <VCC>
ONE_OUTPUT[11] <= <VCC>
ONE_OUTPUT[12] <= <VCC>
ONE_OUTPUT[13] <= <VCC>
ONE_OUTPUT[14] <= <VCC>
ONE_OUTPUT[15] <= <VCC>


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_4to16DecoderWithEnable:_4to16Inst37
Enable => comb.IN0
Enable => comb.IN0
Decoder_Input[0] => Decoder_Input[0].IN2
Decoder_Input[1] => Decoder_Input[1].IN2
Decoder_Input[2] => Decoder_Input[2].IN2
Decoder_Input[3] => comb.IN1
Decoder_Input[3] => comb.IN1
Decoder_Output[0] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[1] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[2] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[3] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[4] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[5] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[6] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[7] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[8] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[9] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[10] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[11] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[12] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[13] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[14] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[15] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:firstDecoder
Enable => comb.IN0
Enable => comb.IN0
Decoder_Input[0] => Decoder_Input[0].IN2
Decoder_Input[1] => Decoder_Input[1].IN2
Decoder_Input[2] => comb.IN1
Decoder_Input[2] => comb.IN1
Decoder_Output[0] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[1] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[2] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[3] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[4] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[5] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[6] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[7] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:firstDecoder|_2to4DecoderWithEnable:firstDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:firstDecoder|_2to4DecoderWithEnable:secondDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:secondDecoder
Enable => comb.IN0
Enable => comb.IN0
Decoder_Input[0] => Decoder_Input[0].IN2
Decoder_Input[1] => Decoder_Input[1].IN2
Decoder_Input[2] => comb.IN1
Decoder_Input[2] => comb.IN1
Decoder_Output[0] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[1] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[2] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[3] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[4] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[5] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[6] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[7] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:secondDecoder|_2to4DecoderWithEnable:firstDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:secondDecoder|_2to4DecoderWithEnable:secondDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxInst4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|PONG_Code_0:BiosLow
b0I[0] <= <GND>
b0I[1] <= <GND>
b0I[2] <= <GND>
b0I[3] <= <GND>
b0I[4] <= <GND>
b0I[5] <= <GND>
b0I[6] <= <GND>
b0I[7] <= <GND>
b0I[8] <= <GND>
b0I[9] <= <GND>
b0I[10] <= <GND>
b0I[11] <= <GND>
b0I[12] <= <GND>
b0I[13] <= <GND>
b0I[14] <= <GND>
b0I[15] <= <GND>
b1I[0] <= <GND>
b1I[1] <= <GND>
b1I[2] <= <GND>
b1I[3] <= <GND>
b1I[4] <= <GND>
b1I[5] <= <GND>
b1I[6] <= <GND>
b1I[7] <= <GND>
b1I[8] <= <GND>
b1I[9] <= <GND>
b1I[10] <= <GND>
b1I[11] <= <GND>
b1I[12] <= <GND>
b1I[13] <= <GND>
b1I[14] <= <GND>
b1I[15] <= <GND>
b2I[0] <= <GND>
b2I[1] <= <GND>
b2I[2] <= <GND>
b2I[3] <= <GND>
b2I[4] <= <GND>
b2I[5] <= <GND>
b2I[6] <= <GND>
b2I[7] <= <GND>
b2I[8] <= <GND>
b2I[9] <= <GND>
b2I[10] <= <GND>
b2I[11] <= <GND>
b2I[12] <= <VCC>
b2I[13] <= <VCC>
b2I[14] <= <GND>
b2I[15] <= <GND>
b3I[0] <= <GND>
b3I[1] <= <GND>
b3I[2] <= <GND>
b3I[3] <= <GND>
b3I[4] <= <GND>
b3I[5] <= <GND>
b3I[6] <= <GND>
b3I[7] <= <GND>
b3I[8] <= <GND>
b3I[9] <= <GND>
b3I[10] <= <VCC>
b3I[11] <= <GND>
b3I[12] <= <VCC>
b3I[13] <= <VCC>
b3I[14] <= <GND>
b3I[15] <= <GND>
b4I[0] <= <GND>
b4I[1] <= <GND>
b4I[2] <= <VCC>
b4I[3] <= <GND>
b4I[4] <= <GND>
b4I[5] <= <GND>
b4I[6] <= <GND>
b4I[7] <= <GND>
b4I[8] <= <GND>
b4I[9] <= <GND>
b4I[10] <= <VCC>
b4I[11] <= <VCC>
b4I[12] <= <VCC>
b4I[13] <= <VCC>
b4I[14] <= <GND>
b4I[15] <= <GND>
b5I[0] <= <GND>
b5I[1] <= <VCC>
b5I[2] <= <VCC>
b5I[3] <= <VCC>
b5I[4] <= <GND>
b5I[5] <= <GND>
b5I[6] <= <GND>
b5I[7] <= <GND>
b5I[8] <= <GND>
b5I[9] <= <GND>
b5I[10] <= <VCC>
b5I[11] <= <VCC>
b5I[12] <= <GND>
b5I[13] <= <VCC>
b5I[14] <= <GND>
b5I[15] <= <VCC>
b6I[0] <= <VCC>
b6I[1] <= <VCC>
b6I[2] <= <VCC>
b6I[3] <= <GND>
b6I[4] <= <GND>
b6I[5] <= <GND>
b6I[6] <= <GND>
b6I[7] <= <GND>
b6I[8] <= <GND>
b6I[9] <= <GND>
b6I[10] <= <GND>
b6I[11] <= <VCC>
b6I[12] <= <GND>
b6I[13] <= <GND>
b6I[14] <= <GND>
b6I[15] <= <VCC>
b7I[0] <= <GND>
b7I[1] <= <VCC>
b7I[2] <= <VCC>
b7I[3] <= <VCC>
b7I[4] <= <GND>
b7I[5] <= <GND>
b7I[6] <= <GND>
b7I[7] <= <GND>
b7I[8] <= <GND>
b7I[9] <= <GND>
b7I[10] <= <VCC>
b7I[11] <= <VCC>
b7I[12] <= <GND>
b7I[13] <= <GND>
b7I[14] <= <GND>
b7I[15] <= <VCC>
b8I[0] <= <GND>
b8I[1] <= <GND>
b8I[2] <= <GND>
b8I[3] <= <GND>
b8I[4] <= <GND>
b8I[5] <= <GND>
b8I[6] <= <GND>
b8I[7] <= <GND>
b8I[8] <= <VCC>
b8I[9] <= <VCC>
b8I[10] <= <GND>
b8I[11] <= <VCC>
b8I[12] <= <GND>
b8I[13] <= <VCC>
b8I[14] <= <VCC>
b8I[15] <= <GND>
b9I[0] <= <VCC>
b9I[1] <= <VCC>
b9I[2] <= <VCC>
b9I[3] <= <GND>
b9I[4] <= <GND>
b9I[5] <= <GND>
b9I[6] <= <GND>
b9I[7] <= <GND>
b9I[8] <= <GND>
b9I[9] <= <GND>
b9I[10] <= <GND>
b9I[11] <= <VCC>
b9I[12] <= <GND>
b9I[13] <= <VCC>
b9I[14] <= <GND>
b9I[15] <= <VCC>
b10I[0] <= <GND>
b10I[1] <= <VCC>
b10I[2] <= <VCC>
b10I[3] <= <VCC>
b10I[4] <= <GND>
b10I[5] <= <GND>
b10I[6] <= <GND>
b10I[7] <= <GND>
b10I[8] <= <GND>
b10I[9] <= <VCC>
b10I[10] <= <GND>
b10I[11] <= <GND>
b10I[12] <= <VCC>
b10I[13] <= <GND>
b10I[14] <= <GND>
b10I[15] <= <GND>
b11I[0] <= <GND>
b11I[1] <= <VCC>
b11I[2] <= <VCC>
b11I[3] <= <VCC>
b11I[4] <= <GND>
b11I[5] <= <GND>
b11I[6] <= <GND>
b11I[7] <= <GND>
b11I[8] <= <GND>
b11I[9] <= <GND>
b11I[10] <= <VCC>
b11I[11] <= <VCC>
b11I[12] <= <GND>
b11I[13] <= <GND>
b11I[14] <= <GND>
b11I[15] <= <VCC>
b12I[0] <= <GND>
b12I[1] <= <GND>
b12I[2] <= <GND>
b12I[3] <= <GND>
b12I[4] <= <GND>
b12I[5] <= <GND>
b12I[6] <= <VCC>
b12I[7] <= <GND>
b12I[8] <= <GND>
b12I[9] <= <GND>
b12I[10] <= <VCC>
b12I[11] <= <VCC>
b12I[12] <= <VCC>
b12I[13] <= <VCC>
b12I[14] <= <VCC>
b12I[15] <= <GND>
b13I[0] <= <GND>
b13I[1] <= <VCC>
b13I[2] <= <GND>
b13I[3] <= <GND>
b13I[4] <= <GND>
b13I[5] <= <GND>
b13I[6] <= <GND>
b13I[7] <= <GND>
b13I[8] <= <GND>
b13I[9] <= <GND>
b13I[10] <= <GND>
b13I[11] <= <GND>
b13I[12] <= <VCC>
b13I[13] <= <VCC>
b13I[14] <= <VCC>
b13I[15] <= <VCC>
b14I[0] <= <GND>
b14I[1] <= <GND>
b14I[2] <= <VCC>
b14I[3] <= <GND>
b14I[4] <= <GND>
b14I[5] <= <GND>
b14I[6] <= <GND>
b14I[7] <= <GND>
b14I[8] <= <GND>
b14I[9] <= <GND>
b14I[10] <= <VCC>
b14I[11] <= <VCC>
b14I[12] <= <VCC>
b14I[13] <= <VCC>
b14I[14] <= <GND>
b14I[15] <= <GND>
b15I[0] <= <VCC>
b15I[1] <= <GND>
b15I[2] <= <GND>
b15I[3] <= <GND>
b15I[4] <= <GND>
b15I[5] <= <GND>
b15I[6] <= <GND>
b15I[7] <= <GND>
b15I[8] <= <GND>
b15I[9] <= <GND>
b15I[10] <= <GND>
b15I[11] <= <GND>
b15I[12] <= <GND>
b15I[13] <= <VCC>
b15I[14] <= <VCC>
b15I[15] <= <VCC>


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray0
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray3
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray5
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray6
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray7
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray8
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray9
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray10
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray11
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray12
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray13
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray14
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray15
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_0
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_0|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_0|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_0|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_0|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_0|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_0|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_0|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_0|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_0|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_0|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_0|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_0|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_0|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_0|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_0|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_0|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_1
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_1|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_1|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_1|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_1|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_1|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_1|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_1|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_1|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_1|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_1|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_1|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_1|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_1|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_1|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_1|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_1|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_2
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_2|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_2|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_2|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_2|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_2|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_2|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_2|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_2|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_2|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_2|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_2|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_2|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_2|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_2|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_2|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_2|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_3
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_3|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_3|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_3|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_3|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_3|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_3|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_3|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_3|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_3|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_3|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_3|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_3|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_3|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_3|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_3|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_3|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_4
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_4|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_4|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_4|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_4|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_4|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_4|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_4|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_4|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_4|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_4|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_4|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_4|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_4|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_4|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_4|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_4|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_5
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_5|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_5|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_5|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_5|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_5|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_5|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_5|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_5|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_5|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_5|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_5|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_5|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_5|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_5|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_5|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_5|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_6
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_6|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_6|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_6|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_6|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_6|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_6|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_6|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_6|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_6|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_6|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_6|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_6|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_6|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_6|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_6|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_6|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_7
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_7|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_7|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_7|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_7|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_7|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_7|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_7|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_7|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_7|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_7|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_7|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_7|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_7|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_7|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_7|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_7|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_8
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_8|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_8|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_8|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_8|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_8|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_8|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_8|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_8|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_8|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_8|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_8|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_8|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_8|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_8|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_8|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_8|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_9
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_9|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_9|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_9|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_9|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_9|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_9|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_9|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_9|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_9|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_9|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_9|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_9|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_9|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_9|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_9|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_9|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_10
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_10|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_10|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_10|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_10|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_10|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_10|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_10|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_10|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_10|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_10|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_10|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_10|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_10|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_10|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_10|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_10|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_11
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_11|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_11|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_11|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_11|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_11|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_11|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_11|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_11|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_11|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_11|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_11|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_11|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_11|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_11|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_11|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_11|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_12
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_12|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_12|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_12|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_12|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_12|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_12|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_12|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_12|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_12|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_12|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_12|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_12|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_12|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_12|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_12|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_12|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_13
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_13|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_13|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_13|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_13|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_13|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_13|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_13|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_13|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_13|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_13|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_13|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_13|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_13|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_13|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_13|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_13|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_14
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_14|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_14|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_14|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_14|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_14|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_14|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_14|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_14|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_14|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_14|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_14|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_14|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_14|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_14|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_14|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_14|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_15
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_15|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_15|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_15|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_15|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_15|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_15|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_15|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_15|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_15|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_15|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_15|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_15|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_15|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_15|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_15|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_Registers16bit:reg16_15|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux
muxinput0[0] => muxinput0[0].IN1
muxinput0[1] => muxinput0[1].IN1
muxinput0[2] => muxinput0[2].IN1
muxinput0[3] => muxinput0[3].IN1
muxinput0[4] => muxinput0[4].IN1
muxinput0[5] => muxinput0[5].IN1
muxinput0[6] => muxinput0[6].IN1
muxinput0[7] => muxinput0[7].IN1
muxinput0[8] => muxinput0[8].IN1
muxinput0[9] => muxinput0[9].IN1
muxinput0[10] => muxinput0[10].IN1
muxinput0[11] => muxinput0[11].IN1
muxinput0[12] => muxinput0[12].IN1
muxinput0[13] => muxinput0[13].IN1
muxinput0[14] => muxinput0[14].IN1
muxinput0[15] => muxinput0[15].IN1
muxinput1[0] => muxinput1[0].IN1
muxinput1[1] => muxinput1[1].IN1
muxinput1[2] => muxinput1[2].IN1
muxinput1[3] => muxinput1[3].IN1
muxinput1[4] => muxinput1[4].IN1
muxinput1[5] => muxinput1[5].IN1
muxinput1[6] => muxinput1[6].IN1
muxinput1[7] => muxinput1[7].IN1
muxinput1[8] => muxinput1[8].IN1
muxinput1[9] => muxinput1[9].IN1
muxinput1[10] => muxinput1[10].IN1
muxinput1[11] => muxinput1[11].IN1
muxinput1[12] => muxinput1[12].IN1
muxinput1[13] => muxinput1[13].IN1
muxinput1[14] => muxinput1[14].IN1
muxinput1[15] => muxinput1[15].IN1
muxinput2[0] => muxinput2[0].IN1
muxinput2[1] => muxinput2[1].IN1
muxinput2[2] => muxinput2[2].IN1
muxinput2[3] => muxinput2[3].IN1
muxinput2[4] => muxinput2[4].IN1
muxinput2[5] => muxinput2[5].IN1
muxinput2[6] => muxinput2[6].IN1
muxinput2[7] => muxinput2[7].IN1
muxinput2[8] => muxinput2[8].IN1
muxinput2[9] => muxinput2[9].IN1
muxinput2[10] => muxinput2[10].IN1
muxinput2[11] => muxinput2[11].IN1
muxinput2[12] => muxinput2[12].IN1
muxinput2[13] => muxinput2[13].IN1
muxinput2[14] => muxinput2[14].IN1
muxinput2[15] => muxinput2[15].IN1
muxinput3[0] => muxinput3[0].IN1
muxinput3[1] => muxinput3[1].IN1
muxinput3[2] => muxinput3[2].IN1
muxinput3[3] => muxinput3[3].IN1
muxinput3[4] => muxinput3[4].IN1
muxinput3[5] => muxinput3[5].IN1
muxinput3[6] => muxinput3[6].IN1
muxinput3[7] => muxinput3[7].IN1
muxinput3[8] => muxinput3[8].IN1
muxinput3[9] => muxinput3[9].IN1
muxinput3[10] => muxinput3[10].IN1
muxinput3[11] => muxinput3[11].IN1
muxinput3[12] => muxinput3[12].IN1
muxinput3[13] => muxinput3[13].IN1
muxinput3[14] => muxinput3[14].IN1
muxinput3[15] => muxinput3[15].IN1
muxinput4[0] => muxinput4[0].IN1
muxinput4[1] => muxinput4[1].IN1
muxinput4[2] => muxinput4[2].IN1
muxinput4[3] => muxinput4[3].IN1
muxinput4[4] => muxinput4[4].IN1
muxinput4[5] => muxinput4[5].IN1
muxinput4[6] => muxinput4[6].IN1
muxinput4[7] => muxinput4[7].IN1
muxinput4[8] => muxinput4[8].IN1
muxinput4[9] => muxinput4[9].IN1
muxinput4[10] => muxinput4[10].IN1
muxinput4[11] => muxinput4[11].IN1
muxinput4[12] => muxinput4[12].IN1
muxinput4[13] => muxinput4[13].IN1
muxinput4[14] => muxinput4[14].IN1
muxinput4[15] => muxinput4[15].IN1
muxinput5[0] => muxinput5[0].IN1
muxinput5[1] => muxinput5[1].IN1
muxinput5[2] => muxinput5[2].IN1
muxinput5[3] => muxinput5[3].IN1
muxinput5[4] => muxinput5[4].IN1
muxinput5[5] => muxinput5[5].IN1
muxinput5[6] => muxinput5[6].IN1
muxinput5[7] => muxinput5[7].IN1
muxinput5[8] => muxinput5[8].IN1
muxinput5[9] => muxinput5[9].IN1
muxinput5[10] => muxinput5[10].IN1
muxinput5[11] => muxinput5[11].IN1
muxinput5[12] => muxinput5[12].IN1
muxinput5[13] => muxinput5[13].IN1
muxinput5[14] => muxinput5[14].IN1
muxinput5[15] => muxinput5[15].IN1
muxinput6[0] => muxinput6[0].IN1
muxinput6[1] => muxinput6[1].IN1
muxinput6[2] => muxinput6[2].IN1
muxinput6[3] => muxinput6[3].IN1
muxinput6[4] => muxinput6[4].IN1
muxinput6[5] => muxinput6[5].IN1
muxinput6[6] => muxinput6[6].IN1
muxinput6[7] => muxinput6[7].IN1
muxinput6[8] => muxinput6[8].IN1
muxinput6[9] => muxinput6[9].IN1
muxinput6[10] => muxinput6[10].IN1
muxinput6[11] => muxinput6[11].IN1
muxinput6[12] => muxinput6[12].IN1
muxinput6[13] => muxinput6[13].IN1
muxinput6[14] => muxinput6[14].IN1
muxinput6[15] => muxinput6[15].IN1
muxinput7[0] => muxinput7[0].IN1
muxinput7[1] => muxinput7[1].IN1
muxinput7[2] => muxinput7[2].IN1
muxinput7[3] => muxinput7[3].IN1
muxinput7[4] => muxinput7[4].IN1
muxinput7[5] => muxinput7[5].IN1
muxinput7[6] => muxinput7[6].IN1
muxinput7[7] => muxinput7[7].IN1
muxinput7[8] => muxinput7[8].IN1
muxinput7[9] => muxinput7[9].IN1
muxinput7[10] => muxinput7[10].IN1
muxinput7[11] => muxinput7[11].IN1
muxinput7[12] => muxinput7[12].IN1
muxinput7[13] => muxinput7[13].IN1
muxinput7[14] => muxinput7[14].IN1
muxinput7[15] => muxinput7[15].IN1
muxinput8[0] => muxinput8[0].IN1
muxinput8[1] => muxinput8[1].IN1
muxinput8[2] => muxinput8[2].IN1
muxinput8[3] => muxinput8[3].IN1
muxinput8[4] => muxinput8[4].IN1
muxinput8[5] => muxinput8[5].IN1
muxinput8[6] => muxinput8[6].IN1
muxinput8[7] => muxinput8[7].IN1
muxinput8[8] => muxinput8[8].IN1
muxinput8[9] => muxinput8[9].IN1
muxinput8[10] => muxinput8[10].IN1
muxinput8[11] => muxinput8[11].IN1
muxinput8[12] => muxinput8[12].IN1
muxinput8[13] => muxinput8[13].IN1
muxinput8[14] => muxinput8[14].IN1
muxinput8[15] => muxinput8[15].IN1
muxinput9[0] => muxinput9[0].IN1
muxinput9[1] => muxinput9[1].IN1
muxinput9[2] => muxinput9[2].IN1
muxinput9[3] => muxinput9[3].IN1
muxinput9[4] => muxinput9[4].IN1
muxinput9[5] => muxinput9[5].IN1
muxinput9[6] => muxinput9[6].IN1
muxinput9[7] => muxinput9[7].IN1
muxinput9[8] => muxinput9[8].IN1
muxinput9[9] => muxinput9[9].IN1
muxinput9[10] => muxinput9[10].IN1
muxinput9[11] => muxinput9[11].IN1
muxinput9[12] => muxinput9[12].IN1
muxinput9[13] => muxinput9[13].IN1
muxinput9[14] => muxinput9[14].IN1
muxinput9[15] => muxinput9[15].IN1
muxinput10[0] => muxinput10[0].IN1
muxinput10[1] => muxinput10[1].IN1
muxinput10[2] => muxinput10[2].IN1
muxinput10[3] => muxinput10[3].IN1
muxinput10[4] => muxinput10[4].IN1
muxinput10[5] => muxinput10[5].IN1
muxinput10[6] => muxinput10[6].IN1
muxinput10[7] => muxinput10[7].IN1
muxinput10[8] => muxinput10[8].IN1
muxinput10[9] => muxinput10[9].IN1
muxinput10[10] => muxinput10[10].IN1
muxinput10[11] => muxinput10[11].IN1
muxinput10[12] => muxinput10[12].IN1
muxinput10[13] => muxinput10[13].IN1
muxinput10[14] => muxinput10[14].IN1
muxinput10[15] => muxinput10[15].IN1
muxinput11[0] => muxinput11[0].IN1
muxinput11[1] => muxinput11[1].IN1
muxinput11[2] => muxinput11[2].IN1
muxinput11[3] => muxinput11[3].IN1
muxinput11[4] => muxinput11[4].IN1
muxinput11[5] => muxinput11[5].IN1
muxinput11[6] => muxinput11[6].IN1
muxinput11[7] => muxinput11[7].IN1
muxinput11[8] => muxinput11[8].IN1
muxinput11[9] => muxinput11[9].IN1
muxinput11[10] => muxinput11[10].IN1
muxinput11[11] => muxinput11[11].IN1
muxinput11[12] => muxinput11[12].IN1
muxinput11[13] => muxinput11[13].IN1
muxinput11[14] => muxinput11[14].IN1
muxinput11[15] => muxinput11[15].IN1
muxinput12[0] => muxinput12[0].IN1
muxinput12[1] => muxinput12[1].IN1
muxinput12[2] => muxinput12[2].IN1
muxinput12[3] => muxinput12[3].IN1
muxinput12[4] => muxinput12[4].IN1
muxinput12[5] => muxinput12[5].IN1
muxinput12[6] => muxinput12[6].IN1
muxinput12[7] => muxinput12[7].IN1
muxinput12[8] => muxinput12[8].IN1
muxinput12[9] => muxinput12[9].IN1
muxinput12[10] => muxinput12[10].IN1
muxinput12[11] => muxinput12[11].IN1
muxinput12[12] => muxinput12[12].IN1
muxinput12[13] => muxinput12[13].IN1
muxinput12[14] => muxinput12[14].IN1
muxinput12[15] => muxinput12[15].IN1
muxinput13[0] => muxinput13[0].IN1
muxinput13[1] => muxinput13[1].IN1
muxinput13[2] => muxinput13[2].IN1
muxinput13[3] => muxinput13[3].IN1
muxinput13[4] => muxinput13[4].IN1
muxinput13[5] => muxinput13[5].IN1
muxinput13[6] => muxinput13[6].IN1
muxinput13[7] => muxinput13[7].IN1
muxinput13[8] => muxinput13[8].IN1
muxinput13[9] => muxinput13[9].IN1
muxinput13[10] => muxinput13[10].IN1
muxinput13[11] => muxinput13[11].IN1
muxinput13[12] => muxinput13[12].IN1
muxinput13[13] => muxinput13[13].IN1
muxinput13[14] => muxinput13[14].IN1
muxinput13[15] => muxinput13[15].IN1
muxinput14[0] => muxinput14[0].IN1
muxinput14[1] => muxinput14[1].IN1
muxinput14[2] => muxinput14[2].IN1
muxinput14[3] => muxinput14[3].IN1
muxinput14[4] => muxinput14[4].IN1
muxinput14[5] => muxinput14[5].IN1
muxinput14[6] => muxinput14[6].IN1
muxinput14[7] => muxinput14[7].IN1
muxinput14[8] => muxinput14[8].IN1
muxinput14[9] => muxinput14[9].IN1
muxinput14[10] => muxinput14[10].IN1
muxinput14[11] => muxinput14[11].IN1
muxinput14[12] => muxinput14[12].IN1
muxinput14[13] => muxinput14[13].IN1
muxinput14[14] => muxinput14[14].IN1
muxinput14[15] => muxinput14[15].IN1
muxinput15[0] => muxinput15[0].IN1
muxinput15[1] => muxinput15[1].IN1
muxinput15[2] => muxinput15[2].IN1
muxinput15[3] => muxinput15[3].IN1
muxinput15[4] => muxinput15[4].IN1
muxinput15[5] => muxinput15[5].IN1
muxinput15[6] => muxinput15[6].IN1
muxinput15[7] => muxinput15[7].IN1
muxinput15[8] => muxinput15[8].IN1
muxinput15[9] => muxinput15[9].IN1
muxinput15[10] => muxinput15[10].IN1
muxinput15[11] => muxinput15[11].IN1
muxinput15[12] => muxinput15[12].IN1
muxinput15[13] => muxinput15[13].IN1
muxinput15[14] => muxinput15[14].IN1
muxinput15[15] => muxinput15[15].IN1
Select[0] => Select[0].IN8
Select[1] => Select[1].IN4
Select[2] => Select[2].IN2
Select[3] => Select[3].IN1
muxresult[0] <= _SixteenWideBusMux:mux_14.result
muxresult[1] <= _SixteenWideBusMux:mux_14.result
muxresult[2] <= _SixteenWideBusMux:mux_14.result
muxresult[3] <= _SixteenWideBusMux:mux_14.result
muxresult[4] <= _SixteenWideBusMux:mux_14.result
muxresult[5] <= _SixteenWideBusMux:mux_14.result
muxresult[6] <= _SixteenWideBusMux:mux_14.result
muxresult[7] <= _SixteenWideBusMux:mux_14.result
muxresult[8] <= _SixteenWideBusMux:mux_14.result
muxresult[9] <= _SixteenWideBusMux:mux_14.result
muxresult[10] <= _SixteenWideBusMux:mux_14.result
muxresult[11] <= _SixteenWideBusMux:mux_14.result
muxresult[12] <= _SixteenWideBusMux:mux_14.result
muxresult[13] <= _SixteenWideBusMux:mux_14.result
muxresult[14] <= _SixteenWideBusMux:mux_14.result
muxresult[15] <= _SixteenWideBusMux:mux_14.result


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_Low:RO_Low|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High
READ_SELECT[0] => READ_SELECT[0].IN1
READ_SELECT[1] => READ_SELECT[1].IN1
READ_SELECT[2] => READ_SELECT[2].IN1
READ_SELECT[3] => READ_SELECT[3].IN1
WRITE_SELECT[0] => WRITE_SELECT[0].IN1
WRITE_SELECT[1] => WRITE_SELECT[1].IN1
WRITE_SELECT[2] => WRITE_SELECT[2].IN1
WRITE_SELECT[3] => WRITE_SELECT[3].IN1
IMEM_INPUT[0] => IMEM_INPUT[0].IN16
IMEM_INPUT[1] => IMEM_INPUT[1].IN16
IMEM_INPUT[2] => IMEM_INPUT[2].IN16
IMEM_INPUT[3] => IMEM_INPUT[3].IN16
IMEM_INPUT[4] => IMEM_INPUT[4].IN16
IMEM_INPUT[5] => IMEM_INPUT[5].IN16
IMEM_INPUT[6] => IMEM_INPUT[6].IN16
IMEM_INPUT[7] => IMEM_INPUT[7].IN16
IMEM_INPUT[8] => IMEM_INPUT[8].IN16
IMEM_INPUT[9] => IMEM_INPUT[9].IN16
IMEM_INPUT[10] => IMEM_INPUT[10].IN16
IMEM_INPUT[11] => IMEM_INPUT[11].IN16
IMEM_INPUT[12] => IMEM_INPUT[12].IN16
IMEM_INPUT[13] => IMEM_INPUT[13].IN16
IMEM_INPUT[14] => IMEM_INPUT[14].IN16
IMEM_INPUT[15] => IMEM_INPUT[15].IN16
CLOCK => CLOCK.IN16
WRITE_ENABLE => WRITE_ENABLE.IN1
RESET => RESET.IN16
IMEM_OUTPUT[0] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[1] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[2] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[3] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[4] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[5] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[6] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[7] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[8] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[9] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[10] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[11] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[12] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[13] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[14] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[15] <= _C16to1BusMux:busMux.muxresult


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_ONES:one
ONE_OUTPUT[0] <= <VCC>
ONE_OUTPUT[1] <= <VCC>
ONE_OUTPUT[2] <= <VCC>
ONE_OUTPUT[3] <= <VCC>
ONE_OUTPUT[4] <= <VCC>
ONE_OUTPUT[5] <= <VCC>
ONE_OUTPUT[6] <= <VCC>
ONE_OUTPUT[7] <= <VCC>
ONE_OUTPUT[8] <= <VCC>
ONE_OUTPUT[9] <= <VCC>
ONE_OUTPUT[10] <= <VCC>
ONE_OUTPUT[11] <= <VCC>
ONE_OUTPUT[12] <= <VCC>
ONE_OUTPUT[13] <= <VCC>
ONE_OUTPUT[14] <= <VCC>
ONE_OUTPUT[15] <= <VCC>


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_4to16DecoderWithEnable:_4to16Inst37
Enable => comb.IN0
Enable => comb.IN0
Decoder_Input[0] => Decoder_Input[0].IN2
Decoder_Input[1] => Decoder_Input[1].IN2
Decoder_Input[2] => Decoder_Input[2].IN2
Decoder_Input[3] => comb.IN1
Decoder_Input[3] => comb.IN1
Decoder_Output[0] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[1] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[2] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[3] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[4] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[5] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[6] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[7] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[8] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[9] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[10] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[11] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[12] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[13] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[14] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[15] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:firstDecoder
Enable => comb.IN0
Enable => comb.IN0
Decoder_Input[0] => Decoder_Input[0].IN2
Decoder_Input[1] => Decoder_Input[1].IN2
Decoder_Input[2] => comb.IN1
Decoder_Input[2] => comb.IN1
Decoder_Output[0] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[1] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[2] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[3] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[4] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[5] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[6] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[7] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:firstDecoder|_2to4DecoderWithEnable:firstDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:firstDecoder|_2to4DecoderWithEnable:secondDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:secondDecoder
Enable => comb.IN0
Enable => comb.IN0
Decoder_Input[0] => Decoder_Input[0].IN2
Decoder_Input[1] => Decoder_Input[1].IN2
Decoder_Input[2] => comb.IN1
Decoder_Input[2] => comb.IN1
Decoder_Output[0] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[1] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[2] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[3] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[4] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[5] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[6] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[7] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:secondDecoder|_2to4DecoderWithEnable:firstDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:secondDecoder|_2to4DecoderWithEnable:secondDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxInst4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|PONG_Code_1:BiosHigh
b0I[0] <= <GND>
b0I[1] <= <VCC>
b0I[2] <= <GND>
b0I[3] <= <GND>
b0I[4] <= <GND>
b0I[5] <= <GND>
b0I[6] <= <GND>
b0I[7] <= <GND>
b0I[8] <= <GND>
b0I[9] <= <GND>
b0I[10] <= <VCC>
b0I[11] <= <VCC>
b0I[12] <= <VCC>
b0I[13] <= <VCC>
b0I[14] <= <GND>
b0I[15] <= <GND>
b1I[0] <= <GND>
b1I[1] <= <VCC>
b1I[2] <= <VCC>
b1I[3] <= <VCC>
b1I[4] <= <GND>
b1I[5] <= <GND>
b1I[6] <= <GND>
b1I[7] <= <GND>
b1I[8] <= <GND>
b1I[9] <= <GND>
b1I[10] <= <VCC>
b1I[11] <= <VCC>
b1I[12] <= <GND>
b1I[13] <= <VCC>
b1I[14] <= <GND>
b1I[15] <= <VCC>
b2I[0] <= <GND>
b2I[1] <= <GND>
b2I[2] <= <GND>
b2I[3] <= <GND>
b2I[4] <= <GND>
b2I[5] <= <GND>
b2I[6] <= <GND>
b2I[7] <= <GND>
b2I[8] <= <VCC>
b2I[9] <= <VCC>
b2I[10] <= <GND>
b2I[11] <= <VCC>
b2I[12] <= <GND>
b2I[13] <= <GND>
b2I[14] <= <VCC>
b2I[15] <= <GND>
b3I[0] <= <VCC>
b3I[1] <= <VCC>
b3I[2] <= <VCC>
b3I[3] <= <GND>
b3I[4] <= <GND>
b3I[5] <= <GND>
b3I[6] <= <GND>
b3I[7] <= <GND>
b3I[8] <= <GND>
b3I[9] <= <GND>
b3I[10] <= <GND>
b3I[11] <= <VCC>
b3I[12] <= <GND>
b3I[13] <= <VCC>
b3I[14] <= <GND>
b3I[15] <= <VCC>
b4I[0] <= <GND>
b4I[1] <= <GND>
b4I[2] <= <VCC>
b4I[3] <= <GND>
b4I[4] <= <GND>
b4I[5] <= <GND>
b4I[6] <= <GND>
b4I[7] <= <GND>
b4I[8] <= <GND>
b4I[9] <= <GND>
b4I[10] <= <GND>
b4I[11] <= <VCC>
b4I[12] <= <VCC>
b4I[13] <= <GND>
b4I[14] <= <GND>
b4I[15] <= <VCC>
b5I[0] <= <GND>
b5I[1] <= <GND>
b5I[2] <= <GND>
b5I[3] <= <VCC>
b5I[4] <= <GND>
b5I[5] <= <GND>
b5I[6] <= <GND>
b5I[7] <= <GND>
b5I[8] <= <VCC>
b5I[9] <= <GND>
b5I[10] <= <VCC>
b5I[11] <= <VCC>
b5I[12] <= <VCC>
b5I[13] <= <GND>
b5I[14] <= <GND>
b5I[15] <= <VCC>
b6I[0] <= <GND>
b6I[1] <= <GND>
b6I[2] <= <GND>
b6I[3] <= <GND>
b6I[4] <= <GND>
b6I[5] <= <GND>
b6I[6] <= <GND>
b6I[7] <= <GND>
b6I[8] <= <VCC>
b6I[9] <= <VCC>
b6I[10] <= <GND>
b6I[11] <= <VCC>
b6I[12] <= <GND>
b6I[13] <= <VCC>
b6I[14] <= <VCC>
b6I[15] <= <GND>
b7I[0] <= <GND>
b7I[1] <= <GND>
b7I[2] <= <VCC>
b7I[3] <= <GND>
b7I[4] <= <GND>
b7I[5] <= <GND>
b7I[6] <= <GND>
b7I[7] <= <GND>
b7I[8] <= <GND>
b7I[9] <= <GND>
b7I[10] <= <GND>
b7I[11] <= <VCC>
b7I[12] <= <VCC>
b7I[13] <= <VCC>
b7I[14] <= <GND>
b7I[15] <= <VCC>
b8I[0] <= <VCC>
b8I[1] <= <GND>
b8I[2] <= <GND>
b8I[3] <= <GND>
b8I[4] <= <GND>
b8I[5] <= <GND>
b8I[6] <= <GND>
b8I[7] <= <GND>
b8I[8] <= <GND>
b8I[9] <= <GND>
b8I[10] <= <VCC>
b8I[11] <= <GND>
b8I[12] <= <VCC>
b8I[13] <= <GND>
b8I[14] <= <VCC>
b8I[15] <= <GND>
b9I[0] <= <GND>
b9I[1] <= <GND>
b9I[2] <= <VCC>
b9I[3] <= <GND>
b9I[4] <= <GND>
b9I[5] <= <GND>
b9I[6] <= <GND>
b9I[7] <= <GND>
b9I[8] <= <GND>
b9I[9] <= <GND>
b9I[10] <= <VCC>
b9I[11] <= <VCC>
b9I[12] <= <VCC>
b9I[13] <= <VCC>
b9I[14] <= <GND>
b9I[15] <= <GND>
b10I[0] <= <GND>
b10I[1] <= <GND>
b10I[2] <= <GND>
b10I[3] <= <GND>
b10I[4] <= <GND>
b10I[5] <= <GND>
b10I[6] <= <GND>
b10I[7] <= <GND>
b10I[8] <= <VCC>
b10I[9] <= <VCC>
b10I[10] <= <VCC>
b10I[11] <= <GND>
b10I[12] <= <VCC>
b10I[13] <= <GND>
b10I[14] <= <VCC>
b10I[15] <= <VCC>
b11I[0] <= <VCC>
b11I[1] <= <GND>
b11I[2] <= <GND>
b11I[3] <= <GND>
b11I[4] <= <GND>
b11I[5] <= <GND>
b11I[6] <= <GND>
b11I[7] <= <GND>
b11I[8] <= <VCC>
b11I[9] <= <GND>
b11I[10] <= <GND>
b11I[11] <= <GND>
b11I[12] <= <VCC>
b11I[13] <= <VCC>
b11I[14] <= <VCC>
b11I[15] <= <VCC>
b12I[0] <= <GND>
b12I[1] <= <GND>
b12I[2] <= <GND>
b12I[3] <= <GND>
b12I[4] <= <GND>
b12I[5] <= <GND>
b12I[6] <= <GND>
b12I[7] <= <GND>
b12I[8] <= <GND>
b12I[9] <= <GND>
b12I[10] <= <VCC>
b12I[11] <= <GND>
b12I[12] <= <VCC>
b12I[13] <= <VCC>
b12I[14] <= <GND>
b12I[15] <= <GND>
b13I[0] <= <GND>
b13I[1] <= <GND>
b13I[2] <= <VCC>
b13I[3] <= <VCC>
b13I[4] <= <GND>
b13I[5] <= <GND>
b13I[6] <= <GND>
b13I[7] <= <GND>
b13I[8] <= <GND>
b13I[9] <= <GND>
b13I[10] <= <VCC>
b13I[11] <= <VCC>
b13I[12] <= <GND>
b13I[13] <= <GND>
b13I[14] <= <GND>
b13I[15] <= <VCC>
b14I[0] <= <GND>
b14I[1] <= <GND>
b14I[2] <= <GND>
b14I[3] <= <GND>
b14I[4] <= <GND>
b14I[5] <= <GND>
b14I[6] <= <GND>
b14I[7] <= <GND>
b14I[8] <= <VCC>
b14I[9] <= <VCC>
b14I[10] <= <GND>
b14I[11] <= <GND>
b14I[12] <= <GND>
b14I[13] <= <GND>
b14I[14] <= <VCC>
b14I[15] <= <GND>
b15I[0] <= <GND>
b15I[1] <= <VCC>
b15I[2] <= <VCC>
b15I[3] <= <VCC>
b15I[4] <= <GND>
b15I[5] <= <GND>
b15I[6] <= <GND>
b15I[7] <= <GND>
b15I[8] <= <VCC>
b15I[9] <= <VCC>
b15I[10] <= <VCC>
b15I[11] <= <VCC>
b15I[12] <= <VCC>
b15I[13] <= <GND>
b15I[14] <= <GND>
b15I[15] <= <VCC>


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray0
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray3
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray5
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray6
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray7
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray8
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray9
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray10
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray11
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray12
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray13
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray14
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray15
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_0
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_0|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_0|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_0|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_0|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_0|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_0|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_0|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_0|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_0|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_0|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_0|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_0|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_0|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_0|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_0|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_0|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_1
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_1|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_1|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_1|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_1|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_1|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_1|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_1|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_1|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_1|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_1|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_1|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_1|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_1|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_1|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_1|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_1|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_2
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_2|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_2|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_2|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_2|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_2|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_2|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_2|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_2|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_2|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_2|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_2|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_2|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_2|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_2|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_2|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_2|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_3
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_3|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_3|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_3|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_3|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_3|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_3|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_3|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_3|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_3|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_3|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_3|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_3|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_3|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_3|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_3|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_3|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_4
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_4|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_4|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_4|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_4|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_4|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_4|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_4|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_4|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_4|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_4|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_4|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_4|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_4|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_4|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_4|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_4|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_5
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_5|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_5|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_5|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_5|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_5|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_5|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_5|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_5|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_5|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_5|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_5|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_5|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_5|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_5|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_5|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_5|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_6
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_6|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_6|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_6|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_6|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_6|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_6|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_6|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_6|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_6|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_6|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_6|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_6|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_6|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_6|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_6|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_6|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_7
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_7|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_7|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_7|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_7|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_7|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_7|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_7|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_7|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_7|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_7|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_7|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_7|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_7|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_7|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_7|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_7|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_8
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_8|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_8|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_8|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_8|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_8|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_8|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_8|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_8|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_8|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_8|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_8|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_8|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_8|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_8|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_8|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_8|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_9
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_9|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_9|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_9|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_9|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_9|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_9|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_9|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_9|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_9|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_9|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_9|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_9|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_9|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_9|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_9|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_9|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_10
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_10|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_10|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_10|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_10|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_10|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_10|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_10|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_10|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_10|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_10|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_10|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_10|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_10|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_10|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_10|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_10|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_11
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_11|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_11|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_11|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_11|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_11|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_11|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_11|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_11|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_11|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_11|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_11|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_11|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_11|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_11|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_11|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_11|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_12
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_12|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_12|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_12|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_12|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_12|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_12|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_12|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_12|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_12|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_12|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_12|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_12|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_12|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_12|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_12|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_12|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_13
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_13|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_13|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_13|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_13|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_13|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_13|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_13|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_13|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_13|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_13|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_13|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_13|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_13|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_13|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_13|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_13|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_14
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_14|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_14|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_14|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_14|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_14|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_14|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_14|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_14|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_14|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_14|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_14|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_14|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_14|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_14|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_14|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_14|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_15
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_15|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_15|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_15|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_15|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_15|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_15|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_15|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_15|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_15|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_15|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_15|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_15|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_15|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_15|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_15|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_Registers16bit:reg16_15|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux
muxinput0[0] => muxinput0[0].IN1
muxinput0[1] => muxinput0[1].IN1
muxinput0[2] => muxinput0[2].IN1
muxinput0[3] => muxinput0[3].IN1
muxinput0[4] => muxinput0[4].IN1
muxinput0[5] => muxinput0[5].IN1
muxinput0[6] => muxinput0[6].IN1
muxinput0[7] => muxinput0[7].IN1
muxinput0[8] => muxinput0[8].IN1
muxinput0[9] => muxinput0[9].IN1
muxinput0[10] => muxinput0[10].IN1
muxinput0[11] => muxinput0[11].IN1
muxinput0[12] => muxinput0[12].IN1
muxinput0[13] => muxinput0[13].IN1
muxinput0[14] => muxinput0[14].IN1
muxinput0[15] => muxinput0[15].IN1
muxinput1[0] => muxinput1[0].IN1
muxinput1[1] => muxinput1[1].IN1
muxinput1[2] => muxinput1[2].IN1
muxinput1[3] => muxinput1[3].IN1
muxinput1[4] => muxinput1[4].IN1
muxinput1[5] => muxinput1[5].IN1
muxinput1[6] => muxinput1[6].IN1
muxinput1[7] => muxinput1[7].IN1
muxinput1[8] => muxinput1[8].IN1
muxinput1[9] => muxinput1[9].IN1
muxinput1[10] => muxinput1[10].IN1
muxinput1[11] => muxinput1[11].IN1
muxinput1[12] => muxinput1[12].IN1
muxinput1[13] => muxinput1[13].IN1
muxinput1[14] => muxinput1[14].IN1
muxinput1[15] => muxinput1[15].IN1
muxinput2[0] => muxinput2[0].IN1
muxinput2[1] => muxinput2[1].IN1
muxinput2[2] => muxinput2[2].IN1
muxinput2[3] => muxinput2[3].IN1
muxinput2[4] => muxinput2[4].IN1
muxinput2[5] => muxinput2[5].IN1
muxinput2[6] => muxinput2[6].IN1
muxinput2[7] => muxinput2[7].IN1
muxinput2[8] => muxinput2[8].IN1
muxinput2[9] => muxinput2[9].IN1
muxinput2[10] => muxinput2[10].IN1
muxinput2[11] => muxinput2[11].IN1
muxinput2[12] => muxinput2[12].IN1
muxinput2[13] => muxinput2[13].IN1
muxinput2[14] => muxinput2[14].IN1
muxinput2[15] => muxinput2[15].IN1
muxinput3[0] => muxinput3[0].IN1
muxinput3[1] => muxinput3[1].IN1
muxinput3[2] => muxinput3[2].IN1
muxinput3[3] => muxinput3[3].IN1
muxinput3[4] => muxinput3[4].IN1
muxinput3[5] => muxinput3[5].IN1
muxinput3[6] => muxinput3[6].IN1
muxinput3[7] => muxinput3[7].IN1
muxinput3[8] => muxinput3[8].IN1
muxinput3[9] => muxinput3[9].IN1
muxinput3[10] => muxinput3[10].IN1
muxinput3[11] => muxinput3[11].IN1
muxinput3[12] => muxinput3[12].IN1
muxinput3[13] => muxinput3[13].IN1
muxinput3[14] => muxinput3[14].IN1
muxinput3[15] => muxinput3[15].IN1
muxinput4[0] => muxinput4[0].IN1
muxinput4[1] => muxinput4[1].IN1
muxinput4[2] => muxinput4[2].IN1
muxinput4[3] => muxinput4[3].IN1
muxinput4[4] => muxinput4[4].IN1
muxinput4[5] => muxinput4[5].IN1
muxinput4[6] => muxinput4[6].IN1
muxinput4[7] => muxinput4[7].IN1
muxinput4[8] => muxinput4[8].IN1
muxinput4[9] => muxinput4[9].IN1
muxinput4[10] => muxinput4[10].IN1
muxinput4[11] => muxinput4[11].IN1
muxinput4[12] => muxinput4[12].IN1
muxinput4[13] => muxinput4[13].IN1
muxinput4[14] => muxinput4[14].IN1
muxinput4[15] => muxinput4[15].IN1
muxinput5[0] => muxinput5[0].IN1
muxinput5[1] => muxinput5[1].IN1
muxinput5[2] => muxinput5[2].IN1
muxinput5[3] => muxinput5[3].IN1
muxinput5[4] => muxinput5[4].IN1
muxinput5[5] => muxinput5[5].IN1
muxinput5[6] => muxinput5[6].IN1
muxinput5[7] => muxinput5[7].IN1
muxinput5[8] => muxinput5[8].IN1
muxinput5[9] => muxinput5[9].IN1
muxinput5[10] => muxinput5[10].IN1
muxinput5[11] => muxinput5[11].IN1
muxinput5[12] => muxinput5[12].IN1
muxinput5[13] => muxinput5[13].IN1
muxinput5[14] => muxinput5[14].IN1
muxinput5[15] => muxinput5[15].IN1
muxinput6[0] => muxinput6[0].IN1
muxinput6[1] => muxinput6[1].IN1
muxinput6[2] => muxinput6[2].IN1
muxinput6[3] => muxinput6[3].IN1
muxinput6[4] => muxinput6[4].IN1
muxinput6[5] => muxinput6[5].IN1
muxinput6[6] => muxinput6[6].IN1
muxinput6[7] => muxinput6[7].IN1
muxinput6[8] => muxinput6[8].IN1
muxinput6[9] => muxinput6[9].IN1
muxinput6[10] => muxinput6[10].IN1
muxinput6[11] => muxinput6[11].IN1
muxinput6[12] => muxinput6[12].IN1
muxinput6[13] => muxinput6[13].IN1
muxinput6[14] => muxinput6[14].IN1
muxinput6[15] => muxinput6[15].IN1
muxinput7[0] => muxinput7[0].IN1
muxinput7[1] => muxinput7[1].IN1
muxinput7[2] => muxinput7[2].IN1
muxinput7[3] => muxinput7[3].IN1
muxinput7[4] => muxinput7[4].IN1
muxinput7[5] => muxinput7[5].IN1
muxinput7[6] => muxinput7[6].IN1
muxinput7[7] => muxinput7[7].IN1
muxinput7[8] => muxinput7[8].IN1
muxinput7[9] => muxinput7[9].IN1
muxinput7[10] => muxinput7[10].IN1
muxinput7[11] => muxinput7[11].IN1
muxinput7[12] => muxinput7[12].IN1
muxinput7[13] => muxinput7[13].IN1
muxinput7[14] => muxinput7[14].IN1
muxinput7[15] => muxinput7[15].IN1
muxinput8[0] => muxinput8[0].IN1
muxinput8[1] => muxinput8[1].IN1
muxinput8[2] => muxinput8[2].IN1
muxinput8[3] => muxinput8[3].IN1
muxinput8[4] => muxinput8[4].IN1
muxinput8[5] => muxinput8[5].IN1
muxinput8[6] => muxinput8[6].IN1
muxinput8[7] => muxinput8[7].IN1
muxinput8[8] => muxinput8[8].IN1
muxinput8[9] => muxinput8[9].IN1
muxinput8[10] => muxinput8[10].IN1
muxinput8[11] => muxinput8[11].IN1
muxinput8[12] => muxinput8[12].IN1
muxinput8[13] => muxinput8[13].IN1
muxinput8[14] => muxinput8[14].IN1
muxinput8[15] => muxinput8[15].IN1
muxinput9[0] => muxinput9[0].IN1
muxinput9[1] => muxinput9[1].IN1
muxinput9[2] => muxinput9[2].IN1
muxinput9[3] => muxinput9[3].IN1
muxinput9[4] => muxinput9[4].IN1
muxinput9[5] => muxinput9[5].IN1
muxinput9[6] => muxinput9[6].IN1
muxinput9[7] => muxinput9[7].IN1
muxinput9[8] => muxinput9[8].IN1
muxinput9[9] => muxinput9[9].IN1
muxinput9[10] => muxinput9[10].IN1
muxinput9[11] => muxinput9[11].IN1
muxinput9[12] => muxinput9[12].IN1
muxinput9[13] => muxinput9[13].IN1
muxinput9[14] => muxinput9[14].IN1
muxinput9[15] => muxinput9[15].IN1
muxinput10[0] => muxinput10[0].IN1
muxinput10[1] => muxinput10[1].IN1
muxinput10[2] => muxinput10[2].IN1
muxinput10[3] => muxinput10[3].IN1
muxinput10[4] => muxinput10[4].IN1
muxinput10[5] => muxinput10[5].IN1
muxinput10[6] => muxinput10[6].IN1
muxinput10[7] => muxinput10[7].IN1
muxinput10[8] => muxinput10[8].IN1
muxinput10[9] => muxinput10[9].IN1
muxinput10[10] => muxinput10[10].IN1
muxinput10[11] => muxinput10[11].IN1
muxinput10[12] => muxinput10[12].IN1
muxinput10[13] => muxinput10[13].IN1
muxinput10[14] => muxinput10[14].IN1
muxinput10[15] => muxinput10[15].IN1
muxinput11[0] => muxinput11[0].IN1
muxinput11[1] => muxinput11[1].IN1
muxinput11[2] => muxinput11[2].IN1
muxinput11[3] => muxinput11[3].IN1
muxinput11[4] => muxinput11[4].IN1
muxinput11[5] => muxinput11[5].IN1
muxinput11[6] => muxinput11[6].IN1
muxinput11[7] => muxinput11[7].IN1
muxinput11[8] => muxinput11[8].IN1
muxinput11[9] => muxinput11[9].IN1
muxinput11[10] => muxinput11[10].IN1
muxinput11[11] => muxinput11[11].IN1
muxinput11[12] => muxinput11[12].IN1
muxinput11[13] => muxinput11[13].IN1
muxinput11[14] => muxinput11[14].IN1
muxinput11[15] => muxinput11[15].IN1
muxinput12[0] => muxinput12[0].IN1
muxinput12[1] => muxinput12[1].IN1
muxinput12[2] => muxinput12[2].IN1
muxinput12[3] => muxinput12[3].IN1
muxinput12[4] => muxinput12[4].IN1
muxinput12[5] => muxinput12[5].IN1
muxinput12[6] => muxinput12[6].IN1
muxinput12[7] => muxinput12[7].IN1
muxinput12[8] => muxinput12[8].IN1
muxinput12[9] => muxinput12[9].IN1
muxinput12[10] => muxinput12[10].IN1
muxinput12[11] => muxinput12[11].IN1
muxinput12[12] => muxinput12[12].IN1
muxinput12[13] => muxinput12[13].IN1
muxinput12[14] => muxinput12[14].IN1
muxinput12[15] => muxinput12[15].IN1
muxinput13[0] => muxinput13[0].IN1
muxinput13[1] => muxinput13[1].IN1
muxinput13[2] => muxinput13[2].IN1
muxinput13[3] => muxinput13[3].IN1
muxinput13[4] => muxinput13[4].IN1
muxinput13[5] => muxinput13[5].IN1
muxinput13[6] => muxinput13[6].IN1
muxinput13[7] => muxinput13[7].IN1
muxinput13[8] => muxinput13[8].IN1
muxinput13[9] => muxinput13[9].IN1
muxinput13[10] => muxinput13[10].IN1
muxinput13[11] => muxinput13[11].IN1
muxinput13[12] => muxinput13[12].IN1
muxinput13[13] => muxinput13[13].IN1
muxinput13[14] => muxinput13[14].IN1
muxinput13[15] => muxinput13[15].IN1
muxinput14[0] => muxinput14[0].IN1
muxinput14[1] => muxinput14[1].IN1
muxinput14[2] => muxinput14[2].IN1
muxinput14[3] => muxinput14[3].IN1
muxinput14[4] => muxinput14[4].IN1
muxinput14[5] => muxinput14[5].IN1
muxinput14[6] => muxinput14[6].IN1
muxinput14[7] => muxinput14[7].IN1
muxinput14[8] => muxinput14[8].IN1
muxinput14[9] => muxinput14[9].IN1
muxinput14[10] => muxinput14[10].IN1
muxinput14[11] => muxinput14[11].IN1
muxinput14[12] => muxinput14[12].IN1
muxinput14[13] => muxinput14[13].IN1
muxinput14[14] => muxinput14[14].IN1
muxinput14[15] => muxinput14[15].IN1
muxinput15[0] => muxinput15[0].IN1
muxinput15[1] => muxinput15[1].IN1
muxinput15[2] => muxinput15[2].IN1
muxinput15[3] => muxinput15[3].IN1
muxinput15[4] => muxinput15[4].IN1
muxinput15[5] => muxinput15[5].IN1
muxinput15[6] => muxinput15[6].IN1
muxinput15[7] => muxinput15[7].IN1
muxinput15[8] => muxinput15[8].IN1
muxinput15[9] => muxinput15[9].IN1
muxinput15[10] => muxinput15[10].IN1
muxinput15[11] => muxinput15[11].IN1
muxinput15[12] => muxinput15[12].IN1
muxinput15[13] => muxinput15[13].IN1
muxinput15[14] => muxinput15[14].IN1
muxinput15[15] => muxinput15[15].IN1
Select[0] => Select[0].IN8
Select[1] => Select[1].IN4
Select[2] => Select[2].IN2
Select[3] => Select[3].IN1
muxresult[0] <= _SixteenWideBusMux:mux_14.result
muxresult[1] <= _SixteenWideBusMux:mux_14.result
muxresult[2] <= _SixteenWideBusMux:mux_14.result
muxresult[3] <= _SixteenWideBusMux:mux_14.result
muxresult[4] <= _SixteenWideBusMux:mux_14.result
muxresult[5] <= _SixteenWideBusMux:mux_14.result
muxresult[6] <= _SixteenWideBusMux:mux_14.result
muxresult[7] <= _SixteenWideBusMux:mux_14.result
muxresult[8] <= _SixteenWideBusMux:mux_14.result
muxresult[9] <= _SixteenWideBusMux:mux_14.result
muxresult[10] <= _SixteenWideBusMux:mux_14.result
muxresult[11] <= _SixteenWideBusMux:mux_14.result
muxresult[12] <= _SixteenWideBusMux:mux_14.result
muxresult[13] <= _SixteenWideBusMux:mux_14.result
muxresult[14] <= _SixteenWideBusMux:mux_14.result
muxresult[15] <= _SixteenWideBusMux:mux_14.result


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_ReadOnly_16x16_Register_File_High:RO_High|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow
READ_SELECT[0] => READ_SELECT[0].IN1
READ_SELECT[1] => READ_SELECT[1].IN1
READ_SELECT[2] => READ_SELECT[2].IN1
READ_SELECT[3] => READ_SELECT[3].IN1
WRITE_SELECT[0] => WRITE_SELECT[0].IN1
WRITE_SELECT[1] => WRITE_SELECT[1].IN1
WRITE_SELECT[2] => WRITE_SELECT[2].IN1
WRITE_SELECT[3] => WRITE_SELECT[3].IN1
IMEM_INPUT[0] => IMEM_INPUT[0].IN16
IMEM_INPUT[1] => IMEM_INPUT[1].IN16
IMEM_INPUT[2] => IMEM_INPUT[2].IN16
IMEM_INPUT[3] => IMEM_INPUT[3].IN16
IMEM_INPUT[4] => IMEM_INPUT[4].IN16
IMEM_INPUT[5] => IMEM_INPUT[5].IN16
IMEM_INPUT[6] => IMEM_INPUT[6].IN16
IMEM_INPUT[7] => IMEM_INPUT[7].IN16
IMEM_INPUT[8] => IMEM_INPUT[8].IN16
IMEM_INPUT[9] => IMEM_INPUT[9].IN16
IMEM_INPUT[10] => IMEM_INPUT[10].IN16
IMEM_INPUT[11] => IMEM_INPUT[11].IN16
IMEM_INPUT[12] => IMEM_INPUT[12].IN16
IMEM_INPUT[13] => IMEM_INPUT[13].IN16
IMEM_INPUT[14] => IMEM_INPUT[14].IN16
IMEM_INPUT[15] => IMEM_INPUT[15].IN16
CLOCK => CLOCK.IN16
WRITE_ENABLE => WRITE_ENABLE.IN1
RESET => RESET.IN16
IMEM_OUTPUT[0] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[1] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[2] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[3] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[4] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[5] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[6] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[7] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[8] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[9] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[10] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[11] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[12] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[13] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[14] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[15] <= _C16to1BusMux:busMux.muxresult


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_ONES:one
ONE_OUTPUT[0] <= <VCC>
ONE_OUTPUT[1] <= <VCC>
ONE_OUTPUT[2] <= <VCC>
ONE_OUTPUT[3] <= <VCC>
ONE_OUTPUT[4] <= <VCC>
ONE_OUTPUT[5] <= <VCC>
ONE_OUTPUT[6] <= <VCC>
ONE_OUTPUT[7] <= <VCC>
ONE_OUTPUT[8] <= <VCC>
ONE_OUTPUT[9] <= <VCC>
ONE_OUTPUT[10] <= <VCC>
ONE_OUTPUT[11] <= <VCC>
ONE_OUTPUT[12] <= <VCC>
ONE_OUTPUT[13] <= <VCC>
ONE_OUTPUT[14] <= <VCC>
ONE_OUTPUT[15] <= <VCC>


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_4to16DecoderWithEnable:_4to16Inst37
Enable => comb.IN0
Enable => comb.IN0
Decoder_Input[0] => Decoder_Input[0].IN2
Decoder_Input[1] => Decoder_Input[1].IN2
Decoder_Input[2] => Decoder_Input[2].IN2
Decoder_Input[3] => comb.IN1
Decoder_Input[3] => comb.IN1
Decoder_Output[0] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[1] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[2] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[3] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[4] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[5] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[6] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[7] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[8] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[9] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[10] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[11] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[12] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[13] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[14] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[15] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:firstDecoder
Enable => comb.IN0
Enable => comb.IN0
Decoder_Input[0] => Decoder_Input[0].IN2
Decoder_Input[1] => Decoder_Input[1].IN2
Decoder_Input[2] => comb.IN1
Decoder_Input[2] => comb.IN1
Decoder_Output[0] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[1] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[2] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[3] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[4] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[5] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[6] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[7] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:firstDecoder|_2to4DecoderWithEnable:firstDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:firstDecoder|_2to4DecoderWithEnable:secondDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:secondDecoder
Enable => comb.IN0
Enable => comb.IN0
Decoder_Input[0] => Decoder_Input[0].IN2
Decoder_Input[1] => Decoder_Input[1].IN2
Decoder_Input[2] => comb.IN1
Decoder_Input[2] => comb.IN1
Decoder_Output[0] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[1] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[2] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[3] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[4] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[5] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[6] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[7] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:secondDecoder|_2to4DecoderWithEnable:firstDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:secondDecoder|_2to4DecoderWithEnable:secondDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxInst4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|PONG_Code_2:UserCodeLow
b0I[0] <= <GND>
b0I[1] <= <GND>
b0I[2] <= <GND>
b0I[3] <= <GND>
b0I[4] <= <GND>
b0I[5] <= <GND>
b0I[6] <= <GND>
b0I[7] <= <GND>
b0I[8] <= <VCC>
b0I[9] <= <VCC>
b0I[10] <= <GND>
b0I[11] <= <GND>
b0I[12] <= <VCC>
b0I[13] <= <GND>
b0I[14] <= <VCC>
b0I[15] <= <VCC>
b1I[0] <= <GND>
b1I[1] <= <GND>
b1I[2] <= <VCC>
b1I[3] <= <GND>
b1I[4] <= <GND>
b1I[5] <= <GND>
b1I[6] <= <GND>
b1I[7] <= <GND>
b1I[8] <= <VCC>
b1I[9] <= <GND>
b1I[10] <= <GND>
b1I[11] <= <GND>
b1I[12] <= <VCC>
b1I[13] <= <VCC>
b1I[14] <= <VCC>
b1I[15] <= <VCC>
b2I[0] <= <GND>
b2I[1] <= <GND>
b2I[2] <= <GND>
b2I[3] <= <GND>
b2I[4] <= <GND>
b2I[5] <= <GND>
b2I[6] <= <GND>
b2I[7] <= <GND>
b2I[8] <= <GND>
b2I[9] <= <GND>
b2I[10] <= <VCC>
b2I[11] <= <VCC>
b2I[12] <= <VCC>
b2I[13] <= <VCC>
b2I[14] <= <GND>
b2I[15] <= <GND>
b3I[0] <= <GND>
b3I[1] <= <GND>
b3I[2] <= <VCC>
b3I[3] <= <VCC>
b3I[4] <= <GND>
b3I[5] <= <GND>
b3I[6] <= <GND>
b3I[7] <= <GND>
b3I[8] <= <GND>
b3I[9] <= <GND>
b3I[10] <= <GND>
b3I[11] <= <VCC>
b3I[12] <= <GND>
b3I[13] <= <GND>
b3I[14] <= <GND>
b3I[15] <= <VCC>
b4I[0] <= <GND>
b4I[1] <= <GND>
b4I[2] <= <GND>
b4I[3] <= <GND>
b4I[4] <= <GND>
b4I[5] <= <GND>
b4I[6] <= <GND>
b4I[7] <= <GND>
b4I[8] <= <GND>
b4I[9] <= <VCC>
b4I[10] <= <VCC>
b4I[11] <= <VCC>
b4I[12] <= <GND>
b4I[13] <= <VCC>
b4I[14] <= <VCC>
b4I[15] <= <GND>
b5I[0] <= <GND>
b5I[1] <= <GND>
b5I[2] <= <VCC>
b5I[3] <= <VCC>
b5I[4] <= <GND>
b5I[5] <= <GND>
b5I[6] <= <GND>
b5I[7] <= <GND>
b5I[8] <= <GND>
b5I[9] <= <GND>
b5I[10] <= <VCC>
b5I[11] <= <VCC>
b5I[12] <= <GND>
b5I[13] <= <VCC>
b5I[14] <= <GND>
b5I[15] <= <VCC>
b6I[0] <= <GND>
b6I[1] <= <GND>
b6I[2] <= <VCC>
b6I[3] <= <GND>
b6I[4] <= <GND>
b6I[5] <= <GND>
b6I[6] <= <GND>
b6I[7] <= <GND>
b6I[8] <= <GND>
b6I[9] <= <GND>
b6I[10] <= <GND>
b6I[11] <= <VCC>
b6I[12] <= <VCC>
b6I[13] <= <GND>
b6I[14] <= <GND>
b6I[15] <= <VCC>
b7I[0] <= <GND>
b7I[1] <= <GND>
b7I[2] <= <GND>
b7I[3] <= <VCC>
b7I[4] <= <GND>
b7I[5] <= <GND>
b7I[6] <= <GND>
b7I[7] <= <GND>
b7I[8] <= <VCC>
b7I[9] <= <GND>
b7I[10] <= <VCC>
b7I[11] <= <VCC>
b7I[12] <= <VCC>
b7I[13] <= <GND>
b7I[14] <= <GND>
b7I[15] <= <VCC>
b8I[0] <= <GND>
b8I[1] <= <GND>
b8I[2] <= <GND>
b8I[3] <= <GND>
b8I[4] <= <GND>
b8I[5] <= <GND>
b8I[6] <= <GND>
b8I[7] <= <GND>
b8I[8] <= <VCC>
b8I[9] <= <VCC>
b8I[10] <= <GND>
b8I[11] <= <VCC>
b8I[12] <= <GND>
b8I[13] <= <GND>
b8I[14] <= <VCC>
b8I[15] <= <GND>
b9I[0] <= <GND>
b9I[1] <= <GND>
b9I[2] <= <VCC>
b9I[3] <= <GND>
b9I[4] <= <GND>
b9I[5] <= <GND>
b9I[6] <= <GND>
b9I[7] <= <GND>
b9I[8] <= <GND>
b9I[9] <= <GND>
b9I[10] <= <GND>
b9I[11] <= <VCC>
b9I[12] <= <VCC>
b9I[13] <= <VCC>
b9I[14] <= <GND>
b9I[15] <= <VCC>
b10I[0] <= <VCC>
b10I[1] <= <GND>
b10I[2] <= <VCC>
b10I[3] <= <GND>
b10I[4] <= <GND>
b10I[5] <= <GND>
b10I[6] <= <GND>
b10I[7] <= <GND>
b10I[8] <= <GND>
b10I[9] <= <GND>
b10I[10] <= <VCC>
b10I[11] <= <VCC>
b10I[12] <= <VCC>
b10I[13] <= <VCC>
b10I[14] <= <GND>
b10I[15] <= <GND>
b11I[0] <= <VCC>
b11I[1] <= <VCC>
b11I[2] <= <VCC>
b11I[3] <= <GND>
b11I[4] <= <GND>
b11I[5] <= <GND>
b11I[6] <= <GND>
b11I[7] <= <GND>
b11I[8] <= <GND>
b11I[9] <= <GND>
b11I[10] <= <GND>
b11I[11] <= <VCC>
b11I[12] <= <GND>
b11I[13] <= <GND>
b11I[14] <= <GND>
b11I[15] <= <VCC>
b12I[0] <= <GND>
b12I[1] <= <GND>
b12I[2] <= <GND>
b12I[3] <= <GND>
b12I[4] <= <GND>
b12I[5] <= <GND>
b12I[6] <= <GND>
b12I[7] <= <GND>
b12I[8] <= <VCC>
b12I[9] <= <VCC>
b12I[10] <= <GND>
b12I[11] <= <VCC>
b12I[12] <= <VCC>
b12I[13] <= <GND>
b12I[14] <= <VCC>
b12I[15] <= <VCC>
b13I[0] <= <VCC>
b13I[1] <= <VCC>
b13I[2] <= <VCC>
b13I[3] <= <GND>
b13I[4] <= <GND>
b13I[5] <= <GND>
b13I[6] <= <GND>
b13I[7] <= <GND>
b13I[8] <= <GND>
b13I[9] <= <GND>
b13I[10] <= <GND>
b13I[11] <= <GND>
b13I[12] <= <VCC>
b13I[13] <= <VCC>
b13I[14] <= <VCC>
b13I[15] <= <VCC>
b14I[0] <= <GND>
b14I[1] <= <GND>
b14I[2] <= <GND>
b14I[3] <= <GND>
b14I[4] <= <GND>
b14I[5] <= <GND>
b14I[6] <= <GND>
b14I[7] <= <GND>
b14I[8] <= <GND>
b14I[9] <= <GND>
b14I[10] <= <VCC>
b14I[11] <= <VCC>
b14I[12] <= <GND>
b14I[13] <= <GND>
b14I[14] <= <VCC>
b14I[15] <= <VCC>
b15I[0] <= <GND>
b15I[1] <= <GND>
b15I[2] <= <GND>
b15I[3] <= <GND>
b15I[4] <= <GND>
b15I[5] <= <GND>
b15I[6] <= <GND>
b15I[7] <= <GND>
b15I[8] <= <VCC>
b15I[9] <= <VCC>
b15I[10] <= <GND>
b15I[11] <= <VCC>
b15I[12] <= <VCC>
b15I[13] <= <GND>
b15I[14] <= <VCC>
b15I[15] <= <VCC>


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray0
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray3
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray5
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray6
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray7
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray8
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray9
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray10
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray11
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray12
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray13
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray14
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray15
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_0
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_0|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_0|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_0|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_0|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_0|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_0|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_0|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_0|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_0|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_0|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_0|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_0|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_0|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_0|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_0|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_0|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_1
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_1|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_1|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_1|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_1|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_1|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_1|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_1|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_1|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_1|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_1|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_1|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_1|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_1|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_1|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_1|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_1|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_2
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_2|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_2|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_2|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_2|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_2|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_2|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_2|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_2|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_2|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_2|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_2|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_2|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_2|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_2|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_2|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_2|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_3
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_3|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_3|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_3|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_3|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_3|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_3|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_3|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_3|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_3|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_3|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_3|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_3|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_3|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_3|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_3|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_3|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_4
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_4|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_4|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_4|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_4|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_4|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_4|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_4|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_4|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_4|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_4|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_4|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_4|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_4|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_4|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_4|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_4|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_5
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_5|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_5|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_5|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_5|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_5|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_5|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_5|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_5|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_5|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_5|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_5|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_5|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_5|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_5|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_5|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_5|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_6
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_6|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_6|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_6|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_6|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_6|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_6|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_6|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_6|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_6|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_6|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_6|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_6|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_6|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_6|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_6|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_6|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_7
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_7|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_7|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_7|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_7|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_7|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_7|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_7|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_7|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_7|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_7|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_7|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_7|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_7|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_7|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_7|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_7|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_8
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_8|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_8|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_8|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_8|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_8|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_8|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_8|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_8|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_8|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_8|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_8|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_8|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_8|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_8|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_8|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_8|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_9
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_9|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_9|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_9|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_9|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_9|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_9|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_9|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_9|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_9|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_9|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_9|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_9|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_9|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_9|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_9|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_9|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_10
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_10|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_10|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_10|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_10|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_10|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_10|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_10|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_10|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_10|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_10|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_10|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_10|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_10|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_10|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_10|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_10|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_11
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_11|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_11|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_11|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_11|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_11|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_11|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_11|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_11|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_11|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_11|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_11|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_11|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_11|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_11|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_11|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_11|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_12
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_12|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_12|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_12|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_12|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_12|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_12|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_12|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_12|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_12|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_12|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_12|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_12|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_12|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_12|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_12|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_12|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_13
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_13|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_13|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_13|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_13|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_13|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_13|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_13|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_13|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_13|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_13|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_13|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_13|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_13|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_13|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_13|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_13|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_14
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_14|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_14|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_14|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_14|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_14|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_14|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_14|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_14|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_14|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_14|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_14|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_14|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_14|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_14|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_14|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_14|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_15
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_15|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_15|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_15|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_15|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_15|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_15|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_15|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_15|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_15|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_15|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_15|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_15|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_15|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_15|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_15|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_Registers16bit:reg16_15|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux
muxinput0[0] => muxinput0[0].IN1
muxinput0[1] => muxinput0[1].IN1
muxinput0[2] => muxinput0[2].IN1
muxinput0[3] => muxinput0[3].IN1
muxinput0[4] => muxinput0[4].IN1
muxinput0[5] => muxinput0[5].IN1
muxinput0[6] => muxinput0[6].IN1
muxinput0[7] => muxinput0[7].IN1
muxinput0[8] => muxinput0[8].IN1
muxinput0[9] => muxinput0[9].IN1
muxinput0[10] => muxinput0[10].IN1
muxinput0[11] => muxinput0[11].IN1
muxinput0[12] => muxinput0[12].IN1
muxinput0[13] => muxinput0[13].IN1
muxinput0[14] => muxinput0[14].IN1
muxinput0[15] => muxinput0[15].IN1
muxinput1[0] => muxinput1[0].IN1
muxinput1[1] => muxinput1[1].IN1
muxinput1[2] => muxinput1[2].IN1
muxinput1[3] => muxinput1[3].IN1
muxinput1[4] => muxinput1[4].IN1
muxinput1[5] => muxinput1[5].IN1
muxinput1[6] => muxinput1[6].IN1
muxinput1[7] => muxinput1[7].IN1
muxinput1[8] => muxinput1[8].IN1
muxinput1[9] => muxinput1[9].IN1
muxinput1[10] => muxinput1[10].IN1
muxinput1[11] => muxinput1[11].IN1
muxinput1[12] => muxinput1[12].IN1
muxinput1[13] => muxinput1[13].IN1
muxinput1[14] => muxinput1[14].IN1
muxinput1[15] => muxinput1[15].IN1
muxinput2[0] => muxinput2[0].IN1
muxinput2[1] => muxinput2[1].IN1
muxinput2[2] => muxinput2[2].IN1
muxinput2[3] => muxinput2[3].IN1
muxinput2[4] => muxinput2[4].IN1
muxinput2[5] => muxinput2[5].IN1
muxinput2[6] => muxinput2[6].IN1
muxinput2[7] => muxinput2[7].IN1
muxinput2[8] => muxinput2[8].IN1
muxinput2[9] => muxinput2[9].IN1
muxinput2[10] => muxinput2[10].IN1
muxinput2[11] => muxinput2[11].IN1
muxinput2[12] => muxinput2[12].IN1
muxinput2[13] => muxinput2[13].IN1
muxinput2[14] => muxinput2[14].IN1
muxinput2[15] => muxinput2[15].IN1
muxinput3[0] => muxinput3[0].IN1
muxinput3[1] => muxinput3[1].IN1
muxinput3[2] => muxinput3[2].IN1
muxinput3[3] => muxinput3[3].IN1
muxinput3[4] => muxinput3[4].IN1
muxinput3[5] => muxinput3[5].IN1
muxinput3[6] => muxinput3[6].IN1
muxinput3[7] => muxinput3[7].IN1
muxinput3[8] => muxinput3[8].IN1
muxinput3[9] => muxinput3[9].IN1
muxinput3[10] => muxinput3[10].IN1
muxinput3[11] => muxinput3[11].IN1
muxinput3[12] => muxinput3[12].IN1
muxinput3[13] => muxinput3[13].IN1
muxinput3[14] => muxinput3[14].IN1
muxinput3[15] => muxinput3[15].IN1
muxinput4[0] => muxinput4[0].IN1
muxinput4[1] => muxinput4[1].IN1
muxinput4[2] => muxinput4[2].IN1
muxinput4[3] => muxinput4[3].IN1
muxinput4[4] => muxinput4[4].IN1
muxinput4[5] => muxinput4[5].IN1
muxinput4[6] => muxinput4[6].IN1
muxinput4[7] => muxinput4[7].IN1
muxinput4[8] => muxinput4[8].IN1
muxinput4[9] => muxinput4[9].IN1
muxinput4[10] => muxinput4[10].IN1
muxinput4[11] => muxinput4[11].IN1
muxinput4[12] => muxinput4[12].IN1
muxinput4[13] => muxinput4[13].IN1
muxinput4[14] => muxinput4[14].IN1
muxinput4[15] => muxinput4[15].IN1
muxinput5[0] => muxinput5[0].IN1
muxinput5[1] => muxinput5[1].IN1
muxinput5[2] => muxinput5[2].IN1
muxinput5[3] => muxinput5[3].IN1
muxinput5[4] => muxinput5[4].IN1
muxinput5[5] => muxinput5[5].IN1
muxinput5[6] => muxinput5[6].IN1
muxinput5[7] => muxinput5[7].IN1
muxinput5[8] => muxinput5[8].IN1
muxinput5[9] => muxinput5[9].IN1
muxinput5[10] => muxinput5[10].IN1
muxinput5[11] => muxinput5[11].IN1
muxinput5[12] => muxinput5[12].IN1
muxinput5[13] => muxinput5[13].IN1
muxinput5[14] => muxinput5[14].IN1
muxinput5[15] => muxinput5[15].IN1
muxinput6[0] => muxinput6[0].IN1
muxinput6[1] => muxinput6[1].IN1
muxinput6[2] => muxinput6[2].IN1
muxinput6[3] => muxinput6[3].IN1
muxinput6[4] => muxinput6[4].IN1
muxinput6[5] => muxinput6[5].IN1
muxinput6[6] => muxinput6[6].IN1
muxinput6[7] => muxinput6[7].IN1
muxinput6[8] => muxinput6[8].IN1
muxinput6[9] => muxinput6[9].IN1
muxinput6[10] => muxinput6[10].IN1
muxinput6[11] => muxinput6[11].IN1
muxinput6[12] => muxinput6[12].IN1
muxinput6[13] => muxinput6[13].IN1
muxinput6[14] => muxinput6[14].IN1
muxinput6[15] => muxinput6[15].IN1
muxinput7[0] => muxinput7[0].IN1
muxinput7[1] => muxinput7[1].IN1
muxinput7[2] => muxinput7[2].IN1
muxinput7[3] => muxinput7[3].IN1
muxinput7[4] => muxinput7[4].IN1
muxinput7[5] => muxinput7[5].IN1
muxinput7[6] => muxinput7[6].IN1
muxinput7[7] => muxinput7[7].IN1
muxinput7[8] => muxinput7[8].IN1
muxinput7[9] => muxinput7[9].IN1
muxinput7[10] => muxinput7[10].IN1
muxinput7[11] => muxinput7[11].IN1
muxinput7[12] => muxinput7[12].IN1
muxinput7[13] => muxinput7[13].IN1
muxinput7[14] => muxinput7[14].IN1
muxinput7[15] => muxinput7[15].IN1
muxinput8[0] => muxinput8[0].IN1
muxinput8[1] => muxinput8[1].IN1
muxinput8[2] => muxinput8[2].IN1
muxinput8[3] => muxinput8[3].IN1
muxinput8[4] => muxinput8[4].IN1
muxinput8[5] => muxinput8[5].IN1
muxinput8[6] => muxinput8[6].IN1
muxinput8[7] => muxinput8[7].IN1
muxinput8[8] => muxinput8[8].IN1
muxinput8[9] => muxinput8[9].IN1
muxinput8[10] => muxinput8[10].IN1
muxinput8[11] => muxinput8[11].IN1
muxinput8[12] => muxinput8[12].IN1
muxinput8[13] => muxinput8[13].IN1
muxinput8[14] => muxinput8[14].IN1
muxinput8[15] => muxinput8[15].IN1
muxinput9[0] => muxinput9[0].IN1
muxinput9[1] => muxinput9[1].IN1
muxinput9[2] => muxinput9[2].IN1
muxinput9[3] => muxinput9[3].IN1
muxinput9[4] => muxinput9[4].IN1
muxinput9[5] => muxinput9[5].IN1
muxinput9[6] => muxinput9[6].IN1
muxinput9[7] => muxinput9[7].IN1
muxinput9[8] => muxinput9[8].IN1
muxinput9[9] => muxinput9[9].IN1
muxinput9[10] => muxinput9[10].IN1
muxinput9[11] => muxinput9[11].IN1
muxinput9[12] => muxinput9[12].IN1
muxinput9[13] => muxinput9[13].IN1
muxinput9[14] => muxinput9[14].IN1
muxinput9[15] => muxinput9[15].IN1
muxinput10[0] => muxinput10[0].IN1
muxinput10[1] => muxinput10[1].IN1
muxinput10[2] => muxinput10[2].IN1
muxinput10[3] => muxinput10[3].IN1
muxinput10[4] => muxinput10[4].IN1
muxinput10[5] => muxinput10[5].IN1
muxinput10[6] => muxinput10[6].IN1
muxinput10[7] => muxinput10[7].IN1
muxinput10[8] => muxinput10[8].IN1
muxinput10[9] => muxinput10[9].IN1
muxinput10[10] => muxinput10[10].IN1
muxinput10[11] => muxinput10[11].IN1
muxinput10[12] => muxinput10[12].IN1
muxinput10[13] => muxinput10[13].IN1
muxinput10[14] => muxinput10[14].IN1
muxinput10[15] => muxinput10[15].IN1
muxinput11[0] => muxinput11[0].IN1
muxinput11[1] => muxinput11[1].IN1
muxinput11[2] => muxinput11[2].IN1
muxinput11[3] => muxinput11[3].IN1
muxinput11[4] => muxinput11[4].IN1
muxinput11[5] => muxinput11[5].IN1
muxinput11[6] => muxinput11[6].IN1
muxinput11[7] => muxinput11[7].IN1
muxinput11[8] => muxinput11[8].IN1
muxinput11[9] => muxinput11[9].IN1
muxinput11[10] => muxinput11[10].IN1
muxinput11[11] => muxinput11[11].IN1
muxinput11[12] => muxinput11[12].IN1
muxinput11[13] => muxinput11[13].IN1
muxinput11[14] => muxinput11[14].IN1
muxinput11[15] => muxinput11[15].IN1
muxinput12[0] => muxinput12[0].IN1
muxinput12[1] => muxinput12[1].IN1
muxinput12[2] => muxinput12[2].IN1
muxinput12[3] => muxinput12[3].IN1
muxinput12[4] => muxinput12[4].IN1
muxinput12[5] => muxinput12[5].IN1
muxinput12[6] => muxinput12[6].IN1
muxinput12[7] => muxinput12[7].IN1
muxinput12[8] => muxinput12[8].IN1
muxinput12[9] => muxinput12[9].IN1
muxinput12[10] => muxinput12[10].IN1
muxinput12[11] => muxinput12[11].IN1
muxinput12[12] => muxinput12[12].IN1
muxinput12[13] => muxinput12[13].IN1
muxinput12[14] => muxinput12[14].IN1
muxinput12[15] => muxinput12[15].IN1
muxinput13[0] => muxinput13[0].IN1
muxinput13[1] => muxinput13[1].IN1
muxinput13[2] => muxinput13[2].IN1
muxinput13[3] => muxinput13[3].IN1
muxinput13[4] => muxinput13[4].IN1
muxinput13[5] => muxinput13[5].IN1
muxinput13[6] => muxinput13[6].IN1
muxinput13[7] => muxinput13[7].IN1
muxinput13[8] => muxinput13[8].IN1
muxinput13[9] => muxinput13[9].IN1
muxinput13[10] => muxinput13[10].IN1
muxinput13[11] => muxinput13[11].IN1
muxinput13[12] => muxinput13[12].IN1
muxinput13[13] => muxinput13[13].IN1
muxinput13[14] => muxinput13[14].IN1
muxinput13[15] => muxinput13[15].IN1
muxinput14[0] => muxinput14[0].IN1
muxinput14[1] => muxinput14[1].IN1
muxinput14[2] => muxinput14[2].IN1
muxinput14[3] => muxinput14[3].IN1
muxinput14[4] => muxinput14[4].IN1
muxinput14[5] => muxinput14[5].IN1
muxinput14[6] => muxinput14[6].IN1
muxinput14[7] => muxinput14[7].IN1
muxinput14[8] => muxinput14[8].IN1
muxinput14[9] => muxinput14[9].IN1
muxinput14[10] => muxinput14[10].IN1
muxinput14[11] => muxinput14[11].IN1
muxinput14[12] => muxinput14[12].IN1
muxinput14[13] => muxinput14[13].IN1
muxinput14[14] => muxinput14[14].IN1
muxinput14[15] => muxinput14[15].IN1
muxinput15[0] => muxinput15[0].IN1
muxinput15[1] => muxinput15[1].IN1
muxinput15[2] => muxinput15[2].IN1
muxinput15[3] => muxinput15[3].IN1
muxinput15[4] => muxinput15[4].IN1
muxinput15[5] => muxinput15[5].IN1
muxinput15[6] => muxinput15[6].IN1
muxinput15[7] => muxinput15[7].IN1
muxinput15[8] => muxinput15[8].IN1
muxinput15[9] => muxinput15[9].IN1
muxinput15[10] => muxinput15[10].IN1
muxinput15[11] => muxinput15[11].IN1
muxinput15[12] => muxinput15[12].IN1
muxinput15[13] => muxinput15[13].IN1
muxinput15[14] => muxinput15[14].IN1
muxinput15[15] => muxinput15[15].IN1
Select[0] => Select[0].IN8
Select[1] => Select[1].IN4
Select[2] => Select[2].IN2
Select[3] => Select[3].IN1
muxresult[0] <= _SixteenWideBusMux:mux_14.result
muxresult[1] <= _SixteenWideBusMux:mux_14.result
muxresult[2] <= _SixteenWideBusMux:mux_14.result
muxresult[3] <= _SixteenWideBusMux:mux_14.result
muxresult[4] <= _SixteenWideBusMux:mux_14.result
muxresult[5] <= _SixteenWideBusMux:mux_14.result
muxresult[6] <= _SixteenWideBusMux:mux_14.result
muxresult[7] <= _SixteenWideBusMux:mux_14.result
muxresult[8] <= _SixteenWideBusMux:mux_14.result
muxresult[9] <= _SixteenWideBusMux:mux_14.result
muxresult[10] <= _SixteenWideBusMux:mux_14.result
muxresult[11] <= _SixteenWideBusMux:mux_14.result
muxresult[12] <= _SixteenWideBusMux:mux_14.result
muxresult[13] <= _SixteenWideBusMux:mux_14.result
muxresult[14] <= _SixteenWideBusMux:mux_14.result
muxresult[15] <= _SixteenWideBusMux:mux_14.result


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_low:IMEMLow|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh
READ_SELECT[0] => READ_SELECT[0].IN1
READ_SELECT[1] => READ_SELECT[1].IN1
READ_SELECT[2] => READ_SELECT[2].IN1
READ_SELECT[3] => READ_SELECT[3].IN1
WRITE_SELECT[0] => WRITE_SELECT[0].IN1
WRITE_SELECT[1] => WRITE_SELECT[1].IN1
WRITE_SELECT[2] => WRITE_SELECT[2].IN1
WRITE_SELECT[3] => WRITE_SELECT[3].IN1
IMEM_INPUT[0] => IMEM_INPUT[0].IN16
IMEM_INPUT[1] => IMEM_INPUT[1].IN16
IMEM_INPUT[2] => IMEM_INPUT[2].IN16
IMEM_INPUT[3] => IMEM_INPUT[3].IN16
IMEM_INPUT[4] => IMEM_INPUT[4].IN16
IMEM_INPUT[5] => IMEM_INPUT[5].IN16
IMEM_INPUT[6] => IMEM_INPUT[6].IN16
IMEM_INPUT[7] => IMEM_INPUT[7].IN16
IMEM_INPUT[8] => IMEM_INPUT[8].IN16
IMEM_INPUT[9] => IMEM_INPUT[9].IN16
IMEM_INPUT[10] => IMEM_INPUT[10].IN16
IMEM_INPUT[11] => IMEM_INPUT[11].IN16
IMEM_INPUT[12] => IMEM_INPUT[12].IN16
IMEM_INPUT[13] => IMEM_INPUT[13].IN16
IMEM_INPUT[14] => IMEM_INPUT[14].IN16
IMEM_INPUT[15] => IMEM_INPUT[15].IN16
CLOCK => CLOCK.IN16
WRITE_ENABLE => WRITE_ENABLE.IN1
RESET => RESET.IN16
IMEM_OUTPUT[0] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[1] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[2] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[3] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[4] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[5] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[6] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[7] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[8] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[9] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[10] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[11] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[12] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[13] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[14] <= _C16to1BusMux:busMux.muxresult
IMEM_OUTPUT[15] <= _C16to1BusMux:busMux.muxresult


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_ONES:one
ONE_OUTPUT[0] <= <VCC>
ONE_OUTPUT[1] <= <VCC>
ONE_OUTPUT[2] <= <VCC>
ONE_OUTPUT[3] <= <VCC>
ONE_OUTPUT[4] <= <VCC>
ONE_OUTPUT[5] <= <VCC>
ONE_OUTPUT[6] <= <VCC>
ONE_OUTPUT[7] <= <VCC>
ONE_OUTPUT[8] <= <VCC>
ONE_OUTPUT[9] <= <VCC>
ONE_OUTPUT[10] <= <VCC>
ONE_OUTPUT[11] <= <VCC>
ONE_OUTPUT[12] <= <VCC>
ONE_OUTPUT[13] <= <VCC>
ONE_OUTPUT[14] <= <VCC>
ONE_OUTPUT[15] <= <VCC>


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_4to16DecoderWithEnable:_4to16Inst37
Enable => comb.IN0
Enable => comb.IN0
Decoder_Input[0] => Decoder_Input[0].IN2
Decoder_Input[1] => Decoder_Input[1].IN2
Decoder_Input[2] => Decoder_Input[2].IN2
Decoder_Input[3] => comb.IN1
Decoder_Input[3] => comb.IN1
Decoder_Output[0] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[1] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[2] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[3] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[4] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[5] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[6] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[7] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[8] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[9] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[10] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[11] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[12] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[13] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[14] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[15] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:firstDecoder
Enable => comb.IN0
Enable => comb.IN0
Decoder_Input[0] => Decoder_Input[0].IN2
Decoder_Input[1] => Decoder_Input[1].IN2
Decoder_Input[2] => comb.IN1
Decoder_Input[2] => comb.IN1
Decoder_Output[0] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[1] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[2] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[3] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[4] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[5] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[6] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[7] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:firstDecoder|_2to4DecoderWithEnable:firstDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:firstDecoder|_2to4DecoderWithEnable:secondDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:secondDecoder
Enable => comb.IN0
Enable => comb.IN0
Decoder_Input[0] => Decoder_Input[0].IN2
Decoder_Input[1] => Decoder_Input[1].IN2
Decoder_Input[2] => comb.IN1
Decoder_Input[2] => comb.IN1
Decoder_Output[0] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[1] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[2] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[3] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[4] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[5] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[6] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[7] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:secondDecoder|_2to4DecoderWithEnable:firstDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_4to16DecoderWithEnable:_4to16Inst37|_3to8DecoderWithEnable:secondDecoder|_2to4DecoderWithEnable:secondDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxInst4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxInst4|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|PONG_Code_3:UserCodeHigh
b0I[0] <= <GND>
b0I[1] <= <GND>
b0I[2] <= <VCC>
b0I[3] <= <GND>
b0I[4] <= <GND>
b0I[5] <= <GND>
b0I[6] <= <GND>
b0I[7] <= <GND>
b0I[8] <= <GND>
b0I[9] <= <GND>
b0I[10] <= <GND>
b0I[11] <= <GND>
b0I[12] <= <VCC>
b0I[13] <= <VCC>
b0I[14] <= <VCC>
b0I[15] <= <VCC>
b1I[0] <= <GND>
b1I[1] <= <GND>
b1I[2] <= <GND>
b1I[3] <= <VCC>
b1I[4] <= <GND>
b1I[5] <= <GND>
b1I[6] <= <GND>
b1I[7] <= <GND>
b1I[8] <= <GND>
b1I[9] <= <GND>
b1I[10] <= <VCC>
b1I[11] <= <VCC>
b1I[12] <= <VCC>
b1I[13] <= <VCC>
b1I[14] <= <GND>
b1I[15] <= <GND>
b2I[0] <= <VCC>
b2I[1] <= <GND>
b2I[2] <= <GND>
b2I[3] <= <GND>
b2I[4] <= <GND>
b2I[5] <= <GND>
b2I[6] <= <GND>
b2I[7] <= <GND>
b2I[8] <= <GND>
b2I[9] <= <GND>
b2I[10] <= <VCC>
b2I[11] <= <VCC>
b2I[12] <= <VCC>
b2I[13] <= <VCC>
b2I[14] <= <VCC>
b2I[15] <= <GND>
b3I[0] <= <GND>
b3I[1] <= <VCC>
b3I[2] <= <VCC>
b3I[3] <= <VCC>
b3I[4] <= <VCC>
b3I[5] <= <VCC>
b3I[6] <= <VCC>
b3I[7] <= <VCC>
b3I[8] <= <VCC>
b3I[9] <= <GND>
b3I[10] <= <GND>
b3I[11] <= <GND>
b3I[12] <= <VCC>
b3I[13] <= <VCC>
b3I[14] <= <VCC>
b3I[15] <= <VCC>
b4I[0] <= <VCC>
b4I[1] <= <GND>
b4I[2] <= <GND>
b4I[3] <= <GND>
b4I[4] <= <VCC>
b4I[5] <= <GND>
b4I[6] <= <GND>
b4I[7] <= <GND>
b4I[8] <= <GND>
b4I[9] <= <GND>
b4I[10] <= <GND>
b4I[11] <= <GND>
b4I[12] <= <GND>
b4I[13] <= <VCC>
b4I[14] <= <VCC>
b4I[15] <= <VCC>
b5I[0] <= <VCC>
b5I[1] <= <GND>
b5I[2] <= <GND>
b5I[3] <= <VCC>
b5I[4] <= <VCC>
b5I[5] <= <VCC>
b5I[6] <= <VCC>
b5I[7] <= <GND>
b5I[8] <= <GND>
b5I[9] <= <GND>
b5I[10] <= <GND>
b5I[11] <= <VCC>
b5I[12] <= <VCC>
b5I[13] <= <VCC>
b5I[14] <= <GND>
b5I[15] <= <GND>
b6I[0] <= <GND>
b6I[1] <= <GND>
b6I[2] <= <VCC>
b6I[3] <= <GND>
b6I[4] <= <GND>
b6I[5] <= <GND>
b6I[6] <= <GND>
b6I[7] <= <GND>
b6I[8] <= <GND>
b6I[9] <= <GND>
b6I[10] <= <GND>
b6I[11] <= <VCC>
b6I[12] <= <GND>
b6I[13] <= <VCC>
b6I[14] <= <GND>
b6I[15] <= <VCC>
b7I[0] <= <GND>
b7I[1] <= <GND>
b7I[2] <= <VCC>
b7I[3] <= <GND>
b7I[4] <= <VCC>
b7I[5] <= <GND>
b7I[6] <= <VCC>
b7I[7] <= <GND>
b7I[8] <= <GND>
b7I[9] <= <GND>
b7I[10] <= <GND>
b7I[11] <= <VCC>
b7I[12] <= <VCC>
b7I[13] <= <VCC>
b7I[14] <= <GND>
b7I[15] <= <GND>
b8I[0] <= <VCC>
b8I[1] <= <GND>
b8I[2] <= <VCC>
b8I[3] <= <GND>
b8I[4] <= <GND>
b8I[5] <= <GND>
b8I[6] <= <GND>
b8I[7] <= <GND>
b8I[8] <= <GND>
b8I[9] <= <GND>
b8I[10] <= <GND>
b8I[11] <= <VCC>
b8I[12] <= <GND>
b8I[13] <= <VCC>
b8I[14] <= <GND>
b8I[15] <= <VCC>
b9I[0] <= <GND>
b9I[1] <= <VCC>
b9I[2] <= <VCC>
b9I[3] <= <VCC>
b9I[4] <= <VCC>
b9I[5] <= <GND>
b9I[6] <= <VCC>
b9I[7] <= <GND>
b9I[8] <= <GND>
b9I[9] <= <GND>
b9I[10] <= <GND>
b9I[11] <= <VCC>
b9I[12] <= <VCC>
b9I[13] <= <VCC>
b9I[14] <= <GND>
b9I[15] <= <GND>
b10I[0] <= <GND>
b10I[1] <= <VCC>
b10I[2] <= <VCC>
b10I[3] <= <GND>
b10I[4] <= <GND>
b10I[5] <= <GND>
b10I[6] <= <GND>
b10I[7] <= <GND>
b10I[8] <= <GND>
b10I[9] <= <GND>
b10I[10] <= <GND>
b10I[11] <= <VCC>
b10I[12] <= <GND>
b10I[13] <= <VCC>
b10I[14] <= <GND>
b10I[15] <= <VCC>
b11I[0] <= <GND>
b11I[1] <= <GND>
b11I[2] <= <GND>
b11I[3] <= <GND>
b11I[4] <= <GND>
b11I[5] <= <GND>
b11I[6] <= <GND>
b11I[7] <= <GND>
b11I[8] <= <GND>
b11I[9] <= <GND>
b11I[10] <= <GND>
b11I[11] <= <GND>
b11I[12] <= <GND>
b11I[13] <= <GND>
b11I[14] <= <GND>
b11I[15] <= <GND>
b12I[0] <= <GND>
b12I[1] <= <VCC>
b12I[2] <= <VCC>
b12I[3] <= <VCC>
b12I[4] <= <VCC>
b12I[5] <= <VCC>
b12I[6] <= <VCC>
b12I[7] <= <VCC>
b12I[8] <= <GND>
b12I[9] <= <GND>
b12I[10] <= <GND>
b12I[11] <= <GND>
b12I[12] <= <GND>
b12I[13] <= <VCC>
b12I[14] <= <VCC>
b12I[15] <= <VCC>
b13I[0] <= <GND>
b13I[1] <= <GND>
b13I[2] <= <GND>
b13I[3] <= <GND>
b13I[4] <= <GND>
b13I[5] <= <GND>
b13I[6] <= <GND>
b13I[7] <= <GND>
b13I[8] <= <GND>
b13I[9] <= <GND>
b13I[10] <= <GND>
b13I[11] <= <GND>
b13I[12] <= <GND>
b13I[13] <= <GND>
b13I[14] <= <GND>
b13I[15] <= <GND>
b14I[0] <= <GND>
b14I[1] <= <GND>
b14I[2] <= <GND>
b14I[3] <= <GND>
b14I[4] <= <GND>
b14I[5] <= <GND>
b14I[6] <= <GND>
b14I[7] <= <GND>
b14I[8] <= <GND>
b14I[9] <= <GND>
b14I[10] <= <GND>
b14I[11] <= <GND>
b14I[12] <= <GND>
b14I[13] <= <GND>
b14I[14] <= <GND>
b14I[15] <= <GND>
b15I[0] <= <GND>
b15I[1] <= <GND>
b15I[2] <= <GND>
b15I[3] <= <GND>
b15I[4] <= <GND>
b15I[5] <= <GND>
b15I[6] <= <GND>
b15I[7] <= <GND>
b15I[8] <= <GND>
b15I[9] <= <GND>
b15I[10] <= <GND>
b15I[11] <= <GND>
b15I[12] <= <GND>
b15I[13] <= <GND>
b15I[14] <= <GND>
b15I[15] <= <GND>


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray0
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray0|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray1|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray2|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray3
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray3|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray4|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray5
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray5|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray6
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray6|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray7
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray7|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray8
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray8|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray9
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray9|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray10
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray10|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray11
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray11|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray12
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray12|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray13
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray13|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray14
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray14|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray15
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_SixteenWideBusMux:WideBusMuxArray15|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_0
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_0|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_0|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_0|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_0|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_0|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_0|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_0|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_0|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_0|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_0|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_0|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_0|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_0|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_0|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_0|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_0|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_1
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_1|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_1|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_1|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_1|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_1|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_1|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_1|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_1|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_1|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_1|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_1|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_1|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_1|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_1|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_1|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_1|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_2
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_2|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_2|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_2|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_2|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_2|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_2|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_2|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_2|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_2|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_2|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_2|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_2|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_2|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_2|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_2|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_2|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_3
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_3|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_3|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_3|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_3|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_3|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_3|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_3|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_3|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_3|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_3|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_3|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_3|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_3|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_3|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_3|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_3|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_4
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_4|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_4|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_4|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_4|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_4|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_4|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_4|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_4|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_4|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_4|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_4|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_4|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_4|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_4|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_4|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_4|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_5
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_5|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_5|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_5|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_5|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_5|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_5|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_5|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_5|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_5|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_5|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_5|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_5|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_5|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_5|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_5|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_5|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_6
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_6|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_6|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_6|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_6|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_6|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_6|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_6|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_6|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_6|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_6|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_6|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_6|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_6|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_6|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_6|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_6|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_7
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_7|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_7|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_7|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_7|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_7|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_7|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_7|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_7|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_7|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_7|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_7|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_7|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_7|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_7|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_7|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_7|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_8
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_8|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_8|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_8|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_8|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_8|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_8|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_8|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_8|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_8|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_8|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_8|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_8|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_8|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_8|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_8|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_8|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_9
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_9|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_9|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_9|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_9|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_9|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_9|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_9|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_9|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_9|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_9|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_9|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_9|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_9|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_9|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_9|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_9|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_10
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_10|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_10|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_10|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_10|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_10|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_10|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_10|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_10|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_10|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_10|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_10|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_10|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_10|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_10|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_10|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_10|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_11
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_11|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_11|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_11|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_11|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_11|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_11|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_11|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_11|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_11|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_11|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_11|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_11|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_11|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_11|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_11|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_11|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_12
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_12|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_12|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_12|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_12|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_12|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_12|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_12|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_12|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_12|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_12|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_12|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_12|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_12|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_12|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_12|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_12|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_13
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_13|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_13|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_13|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_13|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_13|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_13|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_13|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_13|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_13|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_13|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_13|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_13|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_13|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_13|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_13|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_13|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_14
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_14|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_14|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_14|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_14|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_14|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_14|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_14|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_14|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_14|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_14|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_14|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_14|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_14|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_14|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_14|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_14|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_15
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
control => control.IN16
clk => rmux[0].DFF.CLK
clk => rmux[1].DFF.CLK
clk => rmux[2].DFF.CLK
clk => rmux[3].DFF.CLK
clk => rmux[4].DFF.CLK
clk => rmux[5].DFF.CLK
clk => rmux[6].DFF.CLK
clk => rmux[7].DFF.CLK
clk => rmux[8].DFF.CLK
clk => rmux[9].DFF.CLK
clk => rmux[10].DFF.CLK
clk => rmux[11].DFF.CLK
clk => rmux[12].DFF.CLK
clk => rmux[13].DFF.CLK
clk => rmux[14].DFF.CLK
clk => rmux[15].DFF.CLK
Reset => rmux[0].DFF.ACLR
Reset => rmux[1].DFF.ACLR
Reset => rmux[2].DFF.ACLR
Reset => rmux[3].DFF.ACLR
Reset => rmux[4].DFF.ACLR
Reset => rmux[5].DFF.ACLR
Reset => rmux[6].DFF.ACLR
Reset => rmux[7].DFF.ACLR
Reset => rmux[8].DFF.ACLR
Reset => rmux[9].DFF.ACLR
Reset => rmux[10].DFF.ACLR
Reset => rmux[11].DFF.ACLR
Reset => rmux[12].DFF.ACLR
Reset => rmux[13].DFF.ACLR
Reset => rmux[14].DFF.ACLR
Reset => rmux[15].DFF.ACLR
REG_OUTPUT[0] <= dffQ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= dffQ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= dffQ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= dffQ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= dffQ[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= dffQ[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= dffQ[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= dffQ[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= dffQ[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= dffQ[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= dffQ[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= dffQ[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= dffQ[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= dffQ[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= dffQ[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= dffQ[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_15|_2to1mux:rmux[0].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_15|_2to1mux:rmux[1].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_15|_2to1mux:rmux[2].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_15|_2to1mux:rmux[3].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_15|_2to1mux:rmux[4].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_15|_2to1mux:rmux[5].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_15|_2to1mux:rmux[6].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_15|_2to1mux:rmux[7].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_15|_2to1mux:rmux[8].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_15|_2to1mux:rmux[9].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_15|_2to1mux:rmux[10].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_15|_2to1mux:rmux[11].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_15|_2to1mux:rmux[12].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_15|_2to1mux:rmux[13].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_15|_2to1mux:rmux[14].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_Registers16bit:reg16_15|_2to1mux:rmux[15].regMux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux
muxinput0[0] => muxinput0[0].IN1
muxinput0[1] => muxinput0[1].IN1
muxinput0[2] => muxinput0[2].IN1
muxinput0[3] => muxinput0[3].IN1
muxinput0[4] => muxinput0[4].IN1
muxinput0[5] => muxinput0[5].IN1
muxinput0[6] => muxinput0[6].IN1
muxinput0[7] => muxinput0[7].IN1
muxinput0[8] => muxinput0[8].IN1
muxinput0[9] => muxinput0[9].IN1
muxinput0[10] => muxinput0[10].IN1
muxinput0[11] => muxinput0[11].IN1
muxinput0[12] => muxinput0[12].IN1
muxinput0[13] => muxinput0[13].IN1
muxinput0[14] => muxinput0[14].IN1
muxinput0[15] => muxinput0[15].IN1
muxinput1[0] => muxinput1[0].IN1
muxinput1[1] => muxinput1[1].IN1
muxinput1[2] => muxinput1[2].IN1
muxinput1[3] => muxinput1[3].IN1
muxinput1[4] => muxinput1[4].IN1
muxinput1[5] => muxinput1[5].IN1
muxinput1[6] => muxinput1[6].IN1
muxinput1[7] => muxinput1[7].IN1
muxinput1[8] => muxinput1[8].IN1
muxinput1[9] => muxinput1[9].IN1
muxinput1[10] => muxinput1[10].IN1
muxinput1[11] => muxinput1[11].IN1
muxinput1[12] => muxinput1[12].IN1
muxinput1[13] => muxinput1[13].IN1
muxinput1[14] => muxinput1[14].IN1
muxinput1[15] => muxinput1[15].IN1
muxinput2[0] => muxinput2[0].IN1
muxinput2[1] => muxinput2[1].IN1
muxinput2[2] => muxinput2[2].IN1
muxinput2[3] => muxinput2[3].IN1
muxinput2[4] => muxinput2[4].IN1
muxinput2[5] => muxinput2[5].IN1
muxinput2[6] => muxinput2[6].IN1
muxinput2[7] => muxinput2[7].IN1
muxinput2[8] => muxinput2[8].IN1
muxinput2[9] => muxinput2[9].IN1
muxinput2[10] => muxinput2[10].IN1
muxinput2[11] => muxinput2[11].IN1
muxinput2[12] => muxinput2[12].IN1
muxinput2[13] => muxinput2[13].IN1
muxinput2[14] => muxinput2[14].IN1
muxinput2[15] => muxinput2[15].IN1
muxinput3[0] => muxinput3[0].IN1
muxinput3[1] => muxinput3[1].IN1
muxinput3[2] => muxinput3[2].IN1
muxinput3[3] => muxinput3[3].IN1
muxinput3[4] => muxinput3[4].IN1
muxinput3[5] => muxinput3[5].IN1
muxinput3[6] => muxinput3[6].IN1
muxinput3[7] => muxinput3[7].IN1
muxinput3[8] => muxinput3[8].IN1
muxinput3[9] => muxinput3[9].IN1
muxinput3[10] => muxinput3[10].IN1
muxinput3[11] => muxinput3[11].IN1
muxinput3[12] => muxinput3[12].IN1
muxinput3[13] => muxinput3[13].IN1
muxinput3[14] => muxinput3[14].IN1
muxinput3[15] => muxinput3[15].IN1
muxinput4[0] => muxinput4[0].IN1
muxinput4[1] => muxinput4[1].IN1
muxinput4[2] => muxinput4[2].IN1
muxinput4[3] => muxinput4[3].IN1
muxinput4[4] => muxinput4[4].IN1
muxinput4[5] => muxinput4[5].IN1
muxinput4[6] => muxinput4[6].IN1
muxinput4[7] => muxinput4[7].IN1
muxinput4[8] => muxinput4[8].IN1
muxinput4[9] => muxinput4[9].IN1
muxinput4[10] => muxinput4[10].IN1
muxinput4[11] => muxinput4[11].IN1
muxinput4[12] => muxinput4[12].IN1
muxinput4[13] => muxinput4[13].IN1
muxinput4[14] => muxinput4[14].IN1
muxinput4[15] => muxinput4[15].IN1
muxinput5[0] => muxinput5[0].IN1
muxinput5[1] => muxinput5[1].IN1
muxinput5[2] => muxinput5[2].IN1
muxinput5[3] => muxinput5[3].IN1
muxinput5[4] => muxinput5[4].IN1
muxinput5[5] => muxinput5[5].IN1
muxinput5[6] => muxinput5[6].IN1
muxinput5[7] => muxinput5[7].IN1
muxinput5[8] => muxinput5[8].IN1
muxinput5[9] => muxinput5[9].IN1
muxinput5[10] => muxinput5[10].IN1
muxinput5[11] => muxinput5[11].IN1
muxinput5[12] => muxinput5[12].IN1
muxinput5[13] => muxinput5[13].IN1
muxinput5[14] => muxinput5[14].IN1
muxinput5[15] => muxinput5[15].IN1
muxinput6[0] => muxinput6[0].IN1
muxinput6[1] => muxinput6[1].IN1
muxinput6[2] => muxinput6[2].IN1
muxinput6[3] => muxinput6[3].IN1
muxinput6[4] => muxinput6[4].IN1
muxinput6[5] => muxinput6[5].IN1
muxinput6[6] => muxinput6[6].IN1
muxinput6[7] => muxinput6[7].IN1
muxinput6[8] => muxinput6[8].IN1
muxinput6[9] => muxinput6[9].IN1
muxinput6[10] => muxinput6[10].IN1
muxinput6[11] => muxinput6[11].IN1
muxinput6[12] => muxinput6[12].IN1
muxinput6[13] => muxinput6[13].IN1
muxinput6[14] => muxinput6[14].IN1
muxinput6[15] => muxinput6[15].IN1
muxinput7[0] => muxinput7[0].IN1
muxinput7[1] => muxinput7[1].IN1
muxinput7[2] => muxinput7[2].IN1
muxinput7[3] => muxinput7[3].IN1
muxinput7[4] => muxinput7[4].IN1
muxinput7[5] => muxinput7[5].IN1
muxinput7[6] => muxinput7[6].IN1
muxinput7[7] => muxinput7[7].IN1
muxinput7[8] => muxinput7[8].IN1
muxinput7[9] => muxinput7[9].IN1
muxinput7[10] => muxinput7[10].IN1
muxinput7[11] => muxinput7[11].IN1
muxinput7[12] => muxinput7[12].IN1
muxinput7[13] => muxinput7[13].IN1
muxinput7[14] => muxinput7[14].IN1
muxinput7[15] => muxinput7[15].IN1
muxinput8[0] => muxinput8[0].IN1
muxinput8[1] => muxinput8[1].IN1
muxinput8[2] => muxinput8[2].IN1
muxinput8[3] => muxinput8[3].IN1
muxinput8[4] => muxinput8[4].IN1
muxinput8[5] => muxinput8[5].IN1
muxinput8[6] => muxinput8[6].IN1
muxinput8[7] => muxinput8[7].IN1
muxinput8[8] => muxinput8[8].IN1
muxinput8[9] => muxinput8[9].IN1
muxinput8[10] => muxinput8[10].IN1
muxinput8[11] => muxinput8[11].IN1
muxinput8[12] => muxinput8[12].IN1
muxinput8[13] => muxinput8[13].IN1
muxinput8[14] => muxinput8[14].IN1
muxinput8[15] => muxinput8[15].IN1
muxinput9[0] => muxinput9[0].IN1
muxinput9[1] => muxinput9[1].IN1
muxinput9[2] => muxinput9[2].IN1
muxinput9[3] => muxinput9[3].IN1
muxinput9[4] => muxinput9[4].IN1
muxinput9[5] => muxinput9[5].IN1
muxinput9[6] => muxinput9[6].IN1
muxinput9[7] => muxinput9[7].IN1
muxinput9[8] => muxinput9[8].IN1
muxinput9[9] => muxinput9[9].IN1
muxinput9[10] => muxinput9[10].IN1
muxinput9[11] => muxinput9[11].IN1
muxinput9[12] => muxinput9[12].IN1
muxinput9[13] => muxinput9[13].IN1
muxinput9[14] => muxinput9[14].IN1
muxinput9[15] => muxinput9[15].IN1
muxinput10[0] => muxinput10[0].IN1
muxinput10[1] => muxinput10[1].IN1
muxinput10[2] => muxinput10[2].IN1
muxinput10[3] => muxinput10[3].IN1
muxinput10[4] => muxinput10[4].IN1
muxinput10[5] => muxinput10[5].IN1
muxinput10[6] => muxinput10[6].IN1
muxinput10[7] => muxinput10[7].IN1
muxinput10[8] => muxinput10[8].IN1
muxinput10[9] => muxinput10[9].IN1
muxinput10[10] => muxinput10[10].IN1
muxinput10[11] => muxinput10[11].IN1
muxinput10[12] => muxinput10[12].IN1
muxinput10[13] => muxinput10[13].IN1
muxinput10[14] => muxinput10[14].IN1
muxinput10[15] => muxinput10[15].IN1
muxinput11[0] => muxinput11[0].IN1
muxinput11[1] => muxinput11[1].IN1
muxinput11[2] => muxinput11[2].IN1
muxinput11[3] => muxinput11[3].IN1
muxinput11[4] => muxinput11[4].IN1
muxinput11[5] => muxinput11[5].IN1
muxinput11[6] => muxinput11[6].IN1
muxinput11[7] => muxinput11[7].IN1
muxinput11[8] => muxinput11[8].IN1
muxinput11[9] => muxinput11[9].IN1
muxinput11[10] => muxinput11[10].IN1
muxinput11[11] => muxinput11[11].IN1
muxinput11[12] => muxinput11[12].IN1
muxinput11[13] => muxinput11[13].IN1
muxinput11[14] => muxinput11[14].IN1
muxinput11[15] => muxinput11[15].IN1
muxinput12[0] => muxinput12[0].IN1
muxinput12[1] => muxinput12[1].IN1
muxinput12[2] => muxinput12[2].IN1
muxinput12[3] => muxinput12[3].IN1
muxinput12[4] => muxinput12[4].IN1
muxinput12[5] => muxinput12[5].IN1
muxinput12[6] => muxinput12[6].IN1
muxinput12[7] => muxinput12[7].IN1
muxinput12[8] => muxinput12[8].IN1
muxinput12[9] => muxinput12[9].IN1
muxinput12[10] => muxinput12[10].IN1
muxinput12[11] => muxinput12[11].IN1
muxinput12[12] => muxinput12[12].IN1
muxinput12[13] => muxinput12[13].IN1
muxinput12[14] => muxinput12[14].IN1
muxinput12[15] => muxinput12[15].IN1
muxinput13[0] => muxinput13[0].IN1
muxinput13[1] => muxinput13[1].IN1
muxinput13[2] => muxinput13[2].IN1
muxinput13[3] => muxinput13[3].IN1
muxinput13[4] => muxinput13[4].IN1
muxinput13[5] => muxinput13[5].IN1
muxinput13[6] => muxinput13[6].IN1
muxinput13[7] => muxinput13[7].IN1
muxinput13[8] => muxinput13[8].IN1
muxinput13[9] => muxinput13[9].IN1
muxinput13[10] => muxinput13[10].IN1
muxinput13[11] => muxinput13[11].IN1
muxinput13[12] => muxinput13[12].IN1
muxinput13[13] => muxinput13[13].IN1
muxinput13[14] => muxinput13[14].IN1
muxinput13[15] => muxinput13[15].IN1
muxinput14[0] => muxinput14[0].IN1
muxinput14[1] => muxinput14[1].IN1
muxinput14[2] => muxinput14[2].IN1
muxinput14[3] => muxinput14[3].IN1
muxinput14[4] => muxinput14[4].IN1
muxinput14[5] => muxinput14[5].IN1
muxinput14[6] => muxinput14[6].IN1
muxinput14[7] => muxinput14[7].IN1
muxinput14[8] => muxinput14[8].IN1
muxinput14[9] => muxinput14[9].IN1
muxinput14[10] => muxinput14[10].IN1
muxinput14[11] => muxinput14[11].IN1
muxinput14[12] => muxinput14[12].IN1
muxinput14[13] => muxinput14[13].IN1
muxinput14[14] => muxinput14[14].IN1
muxinput14[15] => muxinput14[15].IN1
muxinput15[0] => muxinput15[0].IN1
muxinput15[1] => muxinput15[1].IN1
muxinput15[2] => muxinput15[2].IN1
muxinput15[3] => muxinput15[3].IN1
muxinput15[4] => muxinput15[4].IN1
muxinput15[5] => muxinput15[5].IN1
muxinput15[6] => muxinput15[6].IN1
muxinput15[7] => muxinput15[7].IN1
muxinput15[8] => muxinput15[8].IN1
muxinput15[9] => muxinput15[9].IN1
muxinput15[10] => muxinput15[10].IN1
muxinput15[11] => muxinput15[11].IN1
muxinput15[12] => muxinput15[12].IN1
muxinput15[13] => muxinput15[13].IN1
muxinput15[14] => muxinput15[14].IN1
muxinput15[15] => muxinput15[15].IN1
Select[0] => Select[0].IN8
Select[1] => Select[1].IN4
Select[2] => Select[2].IN2
Select[3] => Select[3].IN1
muxresult[0] <= _SixteenWideBusMux:mux_14.result
muxresult[1] <= _SixteenWideBusMux:mux_14.result
muxresult[2] <= _SixteenWideBusMux:mux_14.result
muxresult[3] <= _SixteenWideBusMux:mux_14.result
muxresult[4] <= _SixteenWideBusMux:mux_14.result
muxresult[5] <= _SixteenWideBusMux:mux_14.result
muxresult[6] <= _SixteenWideBusMux:mux_14.result
muxresult[7] <= _SixteenWideBusMux:mux_14.result
muxresult[8] <= _SixteenWideBusMux:mux_14.result
muxresult[9] <= _SixteenWideBusMux:mux_14.result
muxresult[10] <= _SixteenWideBusMux:mux_14.result
muxresult[11] <= _SixteenWideBusMux:mux_14.result
muxresult[12] <= _SixteenWideBusMux:mux_14.result
muxresult[13] <= _SixteenWideBusMux:mux_14.result
muxresult[14] <= _SixteenWideBusMux:mux_14.result
muxresult[15] <= _SixteenWideBusMux:mux_14.result


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_0|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_1|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_2|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_3|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_4|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_5|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_6|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_7|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_8|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_9|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_10|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_11|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_12|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_13|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_IMEM_high:IMEMHigh|_C16to1BusMux:busMux|_SixteenWideBusMux:mux_14|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux
data0in[0] => data0in[0].IN1
data0in[1] => data0in[1].IN1
data0in[2] => data0in[2].IN1
data0in[3] => data0in[3].IN1
data0in[4] => data0in[4].IN1
data0in[5] => data0in[5].IN1
data0in[6] => data0in[6].IN1
data0in[7] => data0in[7].IN1
data0in[8] => data0in[8].IN1
data0in[9] => data0in[9].IN1
data0in[10] => data0in[10].IN1
data0in[11] => data0in[11].IN1
data0in[12] => data0in[12].IN1
data0in[13] => data0in[13].IN1
data0in[14] => data0in[14].IN1
data0in[15] => data0in[15].IN1
data1in[0] => data1in[0].IN1
data1in[1] => data1in[1].IN1
data1in[2] => data1in[2].IN1
data1in[3] => data1in[3].IN1
data1in[4] => data1in[4].IN1
data1in[5] => data1in[5].IN1
data1in[6] => data1in[6].IN1
data1in[7] => data1in[7].IN1
data1in[8] => data1in[8].IN1
data1in[9] => data1in[9].IN1
data1in[10] => data1in[10].IN1
data1in[11] => data1in[11].IN1
data1in[12] => data1in[12].IN1
data1in[13] => data1in[13].IN1
data1in[14] => data1in[14].IN1
data1in[15] => data1in[15].IN1
data2in[0] => data2in[0].IN1
data2in[1] => data2in[1].IN1
data2in[2] => data2in[2].IN1
data2in[3] => data2in[3].IN1
data2in[4] => data2in[4].IN1
data2in[5] => data2in[5].IN1
data2in[6] => data2in[6].IN1
data2in[7] => data2in[7].IN1
data2in[8] => data2in[8].IN1
data2in[9] => data2in[9].IN1
data2in[10] => data2in[10].IN1
data2in[11] => data2in[11].IN1
data2in[12] => data2in[12].IN1
data2in[13] => data2in[13].IN1
data2in[14] => data2in[14].IN1
data2in[15] => data2in[15].IN1
data3in[0] => data3in[0].IN1
data3in[1] => data3in[1].IN1
data3in[2] => data3in[2].IN1
data3in[3] => data3in[3].IN1
data3in[4] => data3in[4].IN1
data3in[5] => data3in[5].IN1
data3in[6] => data3in[6].IN1
data3in[7] => data3in[7].IN1
data3in[8] => data3in[8].IN1
data3in[9] => data3in[9].IN1
data3in[10] => data3in[10].IN1
data3in[11] => data3in[11].IN1
data3in[12] => data3in[12].IN1
data3in[13] => data3in[13].IN1
data3in[14] => data3in[14].IN1
data3in[15] => data3in[15].IN1
Select[0] => Select[0].IN2
Select[1] => Select[1].IN1
muxresult[0] <= _SixteenWideBusMux:mux2.result
muxresult[1] <= _SixteenWideBusMux:mux2.result
muxresult[2] <= _SixteenWideBusMux:mux2.result
muxresult[3] <= _SixteenWideBusMux:mux2.result
muxresult[4] <= _SixteenWideBusMux:mux2.result
muxresult[5] <= _SixteenWideBusMux:mux2.result
muxresult[6] <= _SixteenWideBusMux:mux2.result
muxresult[7] <= _SixteenWideBusMux:mux2.result
muxresult[8] <= _SixteenWideBusMux:mux2.result
muxresult[9] <= _SixteenWideBusMux:mux2.result
muxresult[10] <= _SixteenWideBusMux:mux2.result
muxresult[11] <= _SixteenWideBusMux:mux2.result
muxresult[12] <= _SixteenWideBusMux:mux2.result
muxresult[13] <= _SixteenWideBusMux:mux2.result
muxresult[14] <= _SixteenWideBusMux:mux2.result
muxresult[15] <= _SixteenWideBusMux:mux2.result


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux0
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux0|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux0|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux0|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux0|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux0|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux0|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux0|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux0|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux0|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux0|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux0|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux0|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux0|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux0|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux0|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux0|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux1|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux1|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux1|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux1|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux1|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux1|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux1|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux1|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux1|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux1|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux1|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux1|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux1|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux1|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux1|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux1|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
control => control.IN16
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout
result[8] <= _2to1mux:BusMux[8].mux1.mxout
result[9] <= _2to1mux:BusMux[9].mux1.mxout
result[10] <= _2to1mux:BusMux[10].mux1.mxout
result[11] <= _2to1mux:BusMux[11].mux1.mxout
result[12] <= _2to1mux:BusMux[12].mux1.mxout
result[13] <= _2to1mux:BusMux[13].mux1.mxout
result[14] <= _2to1mux:BusMux[14].mux1.mxout
result[15] <= _2to1mux:BusMux[15].mux1.mxout


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux2|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux2|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux2|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux2|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux2|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux2|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux2|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux2|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux2|_2to1mux:BusMux[8].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux2|_2to1mux:BusMux[9].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux2|_2to1mux:BusMux[10].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux2|_2to1mux:BusMux[11].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux2|_2to1mux:BusMux[12].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux2|_2to1mux:BusMux[13].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux2|_2to1mux:BusMux[14].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_IMEM:inst22|_16Wide4To1BusMux:IMEMBuxMux|_SixteenWideBusMux:mux2|_2to1mux:BusMux[15].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8
DMEM_OUTPUT[0] <= 8wide16to1BusMUX:inst24.muxresult[0]
DMEM_OUTPUT[1] <= 8wide16to1BusMUX:inst24.muxresult[1]
DMEM_OUTPUT[2] <= 8wide16to1BusMUX:inst24.muxresult[2]
DMEM_OUTPUT[3] <= 8wide16to1BusMUX:inst24.muxresult[3]
DMEM_OUTPUT[4] <= 8wide16to1BusMUX:inst24.muxresult[4]
DMEM_OUTPUT[5] <= 8wide16to1BusMUX:inst24.muxresult[5]
DMEM_OUTPUT[6] <= 8wide16to1BusMUX:inst24.muxresult[6]
DMEM_OUTPUT[7] <= 8wide16to1BusMUX:inst24.muxresult[7]
READ_SELECT[0] => 8wide16to1BusMUX:inst24.Control[0]
READ_SELECT[1] => 8wide16to1BusMUX:inst24.Control[1]
READ_SELECT[2] => 8wide16to1BusMUX:inst24.Control[2]
READ_SELECT[3] => 8wide16to1BusMUX:inst24.Control[3]
Reset => inst48.IN0
Reset => Registers8bit:inst.Reset
Reset => Registers8bit:inst12.Reset
Reset => Registers8bit:inst13.Reset
Reset => Registers8bit:inst14.Reset
Reset => Registers8bit:inst15.Reset
Reset => Registers8bit:inst16.Reset
Reset => Registers8bit:inst17.Reset
Reset => Registers8bit:inst1.Reset
Reset => Registers8bit:inst2.Reset
Reset => Registers8bit:inst3.Reset
Reset => Registers8bit:inst4.Reset
Reset => Registers8bit:inst6.Reset
Reset => Registers8bit:inst7.Reset
Reset => Registers8bit:inst8.Reset
Reset => Registers8bit:inst10.Reset
Reset => Registers8bit:inst11.Reset
Clock => inst38.CLK
Clock => Registers8bit:inst.Clock
Clock => Registers8bit:inst12.Clock
Clock => Registers8bit:inst13.Clock
Clock => Registers8bit:inst14.Clock
Clock => Registers8bit:inst15.Clock
Clock => Registers8bit:inst16.Clock
Clock => Registers8bit:inst17.Clock
Clock => Registers8bit:inst1.Clock
Clock => Registers8bit:inst2.Clock
Clock => Registers8bit:inst3.Clock
Clock => Registers8bit:inst4.Clock
Clock => Registers8bit:inst6.Clock
Clock => Registers8bit:inst7.Clock
Clock => Registers8bit:inst8.Clock
Clock => Registers8bit:inst10.Clock
Clock => Registers8bit:inst11.Clock
Write_Enable => 4to16DecoderWithEnable:inst9.Enable
WRITE_SELECT[0] => 4to16DecoderWithEnable:inst9.Decoder_Select[0]
WRITE_SELECT[1] => 4to16DecoderWithEnable:inst9.Decoder_Select[1]
WRITE_SELECT[2] => 4to16DecoderWithEnable:inst9.Decoder_Select[2]
WRITE_SELECT[3] => 4to16DecoderWithEnable:inst9.Decoder_Select[3]
DMEM_INPUT[0] => 8WidWideBusMux:inst21.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst32.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst33.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst34.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst35.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst36.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst37.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst22.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst23.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst25.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst26.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst27.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst28.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst29.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst30.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst31.datab[0]
DMEM_INPUT[1] => 8WidWideBusMux:inst21.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst32.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst33.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst34.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst35.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst36.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst37.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst22.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst23.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst25.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst26.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst27.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst28.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst29.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst30.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst31.datab[1]
DMEM_INPUT[2] => 8WidWideBusMux:inst21.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst32.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst33.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst34.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst35.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst36.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst37.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst22.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst23.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst25.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst26.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst27.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst28.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst29.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst30.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst31.datab[2]
DMEM_INPUT[3] => 8WidWideBusMux:inst21.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst32.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst33.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst34.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst35.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst36.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst37.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst22.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst23.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst25.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst26.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst27.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst28.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst29.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst30.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst31.datab[3]
DMEM_INPUT[4] => 8WidWideBusMux:inst21.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst32.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst33.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst34.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst35.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst36.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst37.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst22.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst23.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst25.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst26.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst27.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst28.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst29.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst30.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst31.datab[4]
DMEM_INPUT[5] => 8WidWideBusMux:inst21.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst32.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst33.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst34.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst35.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst36.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst37.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst22.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst23.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst25.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst26.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst27.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst28.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst29.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst30.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst31.datab[5]
DMEM_INPUT[6] => 8WidWideBusMux:inst21.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst32.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst33.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst34.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst35.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst36.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst37.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst22.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst23.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst25.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst26.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst27.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst28.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst29.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst30.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst31.datab[6]
DMEM_INPUT[7] => 8WidWideBusMux:inst21.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst32.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst33.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst34.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst35.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst36.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst37.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst22.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst23.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst25.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst26.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst27.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst28.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst29.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst30.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst31.datab[7]
Seven_Seg0[0] <= Registers8bit:inst8.REG_OUTPUT[0]
Seven_Seg0[1] <= Registers8bit:inst8.REG_OUTPUT[1]
Seven_Seg0[2] <= Registers8bit:inst8.REG_OUTPUT[2]
Seven_Seg0[3] <= Registers8bit:inst8.REG_OUTPUT[3]
Seven_Seg0[4] <= Registers8bit:inst8.REG_OUTPUT[4]
Seven_Seg0[5] <= Registers8bit:inst8.REG_OUTPUT[5]
Seven_Seg0[6] <= Registers8bit:inst8.REG_OUTPUT[6]
Seven_Seg0[7] <= Registers8bit:inst8.REG_OUTPUT[7]
Seven_Seg1[0] <= Registers8bit:inst7.REG_OUTPUT[0]
Seven_Seg1[1] <= Registers8bit:inst7.REG_OUTPUT[1]
Seven_Seg1[2] <= Registers8bit:inst7.REG_OUTPUT[2]
Seven_Seg1[3] <= Registers8bit:inst7.REG_OUTPUT[3]
Seven_Seg1[4] <= Registers8bit:inst7.REG_OUTPUT[4]
Seven_Seg1[5] <= Registers8bit:inst7.REG_OUTPUT[5]
Seven_Seg1[6] <= Registers8bit:inst7.REG_OUTPUT[6]
Seven_Seg1[7] <= Registers8bit:inst7.REG_OUTPUT[7]
Seven_Seg2[0] <= Registers8bit:inst6.REG_OUTPUT[0]
Seven_Seg2[1] <= Registers8bit:inst6.REG_OUTPUT[1]
Seven_Seg2[2] <= Registers8bit:inst6.REG_OUTPUT[2]
Seven_Seg2[3] <= Registers8bit:inst6.REG_OUTPUT[3]
Seven_Seg2[4] <= Registers8bit:inst6.REG_OUTPUT[4]
Seven_Seg2[5] <= Registers8bit:inst6.REG_OUTPUT[5]
Seven_Seg2[6] <= Registers8bit:inst6.REG_OUTPUT[6]
Seven_Seg2[7] <= Registers8bit:inst6.REG_OUTPUT[7]
Seven_Seg3[0] <= Registers8bit:inst4.REG_OUTPUT[0]
Seven_Seg3[1] <= Registers8bit:inst4.REG_OUTPUT[1]
Seven_Seg3[2] <= Registers8bit:inst4.REG_OUTPUT[2]
Seven_Seg3[3] <= Registers8bit:inst4.REG_OUTPUT[3]
Seven_Seg3[4] <= Registers8bit:inst4.REG_OUTPUT[4]
Seven_Seg3[5] <= Registers8bit:inst4.REG_OUTPUT[5]
Seven_Seg3[6] <= Registers8bit:inst4.REG_OUTPUT[6]
Seven_Seg3[7] <= Registers8bit:inst4.REG_OUTPUT[7]
Seven_Seg4[0] <= Registers8bit:inst3.REG_OUTPUT[0]
Seven_Seg4[1] <= Registers8bit:inst3.REG_OUTPUT[1]
Seven_Seg4[2] <= Registers8bit:inst3.REG_OUTPUT[2]
Seven_Seg4[3] <= Registers8bit:inst3.REG_OUTPUT[3]
Seven_Seg4[4] <= Registers8bit:inst3.REG_OUTPUT[4]
Seven_Seg4[5] <= Registers8bit:inst3.REG_OUTPUT[5]
Seven_Seg4[6] <= Registers8bit:inst3.REG_OUTPUT[6]
Seven_Seg4[7] <= Registers8bit:inst3.REG_OUTPUT[7]
Seven_Seg5[0] <= Registers8bit:inst2.REG_OUTPUT[0]
Seven_Seg5[1] <= Registers8bit:inst2.REG_OUTPUT[1]
Seven_Seg5[2] <= Registers8bit:inst2.REG_OUTPUT[2]
Seven_Seg5[3] <= Registers8bit:inst2.REG_OUTPUT[3]
Seven_Seg5[4] <= Registers8bit:inst2.REG_OUTPUT[4]
Seven_Seg5[5] <= Registers8bit:inst2.REG_OUTPUT[5]
Seven_Seg5[6] <= Registers8bit:inst2.REG_OUTPUT[6]
Seven_Seg5[7] <= Registers8bit:inst2.REG_OUTPUT[7]
Seven_Seg6[0] <= Registers8bit:inst1.REG_OUTPUT[0]
Seven_Seg6[1] <= Registers8bit:inst1.REG_OUTPUT[1]
Seven_Seg6[2] <= Registers8bit:inst1.REG_OUTPUT[2]
Seven_Seg6[3] <= Registers8bit:inst1.REG_OUTPUT[3]
Seven_Seg6[4] <= Registers8bit:inst1.REG_OUTPUT[4]
Seven_Seg6[5] <= Registers8bit:inst1.REG_OUTPUT[5]
Seven_Seg6[6] <= Registers8bit:inst1.REG_OUTPUT[6]
Seven_Seg6[7] <= Registers8bit:inst1.REG_OUTPUT[7]
Seven_Seg7[0] <= Registers8bit:inst.REG_OUTPUT[0]
Seven_Seg7[1] <= Registers8bit:inst.REG_OUTPUT[1]
Seven_Seg7[2] <= Registers8bit:inst.REG_OUTPUT[2]
Seven_Seg7[3] <= Registers8bit:inst.REG_OUTPUT[3]
Seven_Seg7[4] <= Registers8bit:inst.REG_OUTPUT[4]
Seven_Seg7[5] <= Registers8bit:inst.REG_OUTPUT[5]
Seven_Seg7[6] <= Registers8bit:inst.REG_OUTPUT[6]
Seven_Seg7[7] <= Registers8bit:inst.REG_OUTPUT[7]


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24
muxresult[0] <= _8WideBusMux:inst6.result[0]
muxresult[1] <= _8WideBusMux:inst6.result[1]
muxresult[2] <= _8WideBusMux:inst6.result[2]
muxresult[3] <= _8WideBusMux:inst6.result[3]
muxresult[4] <= _8WideBusMux:inst6.result[4]
muxresult[5] <= _8WideBusMux:inst6.result[5]
muxresult[6] <= _8WideBusMux:inst6.result[6]
muxresult[7] <= _8WideBusMux:inst6.result[7]
Control[0] => _8WideBusMux:inst7.Control
Control[0] => _8WideBusMux:inst8.Control
Control[0] => _8WideBusMux:inst9.Control
Control[0] => _8WideBusMux:inst10.Control
Control[0] => _8WideBusMux:inst11.Control
Control[0] => _8WideBusMux:inst12.Control
Control[0] => _8WideBusMux:inst13.Control
Control[0] => _8WideBusMux:inst14.Control
Control[1] => _8WideBusMux:inst.Control
Control[1] => _8WideBusMux:inst1.Control
Control[1] => _8WideBusMux:inst2.Control
Control[1] => _8WideBusMux:inst3.Control
Control[2] => _8WideBusMux:inst4.Control
Control[2] => _8WideBusMux:inst5.Control
Control[3] => _8WideBusMux:inst6.Control
data0in[0] => _8WideBusMux:inst7.dataa[0]
data0in[1] => _8WideBusMux:inst7.dataa[1]
data0in[2] => _8WideBusMux:inst7.dataa[2]
data0in[3] => _8WideBusMux:inst7.dataa[3]
data0in[4] => _8WideBusMux:inst7.dataa[4]
data0in[5] => _8WideBusMux:inst7.dataa[5]
data0in[6] => _8WideBusMux:inst7.dataa[6]
data0in[7] => _8WideBusMux:inst7.dataa[7]
data1in[0] => _8WideBusMux:inst7.datab[0]
data1in[1] => _8WideBusMux:inst7.datab[1]
data1in[2] => _8WideBusMux:inst7.datab[2]
data1in[3] => _8WideBusMux:inst7.datab[3]
data1in[4] => _8WideBusMux:inst7.datab[4]
data1in[5] => _8WideBusMux:inst7.datab[5]
data1in[6] => _8WideBusMux:inst7.datab[6]
data1in[7] => _8WideBusMux:inst7.datab[7]
data2in[0] => _8WideBusMux:inst8.dataa[0]
data2in[1] => _8WideBusMux:inst8.dataa[1]
data2in[2] => _8WideBusMux:inst8.dataa[2]
data2in[3] => _8WideBusMux:inst8.dataa[3]
data2in[4] => _8WideBusMux:inst8.dataa[4]
data2in[5] => _8WideBusMux:inst8.dataa[5]
data2in[6] => _8WideBusMux:inst8.dataa[6]
data2in[7] => _8WideBusMux:inst8.dataa[7]
data3in[0] => _8WideBusMux:inst8.datab[0]
data3in[1] => _8WideBusMux:inst8.datab[1]
data3in[2] => _8WideBusMux:inst8.datab[2]
data3in[3] => _8WideBusMux:inst8.datab[3]
data3in[4] => _8WideBusMux:inst8.datab[4]
data3in[5] => _8WideBusMux:inst8.datab[5]
data3in[6] => _8WideBusMux:inst8.datab[6]
data3in[7] => _8WideBusMux:inst8.datab[7]
data4in[0] => _8WideBusMux:inst9.dataa[0]
data4in[1] => _8WideBusMux:inst9.dataa[1]
data4in[2] => _8WideBusMux:inst9.dataa[2]
data4in[3] => _8WideBusMux:inst9.dataa[3]
data4in[4] => _8WideBusMux:inst9.dataa[4]
data4in[5] => _8WideBusMux:inst9.dataa[5]
data4in[6] => _8WideBusMux:inst9.dataa[6]
data4in[7] => _8WideBusMux:inst9.dataa[7]
data5in[0] => _8WideBusMux:inst9.datab[0]
data5in[1] => _8WideBusMux:inst9.datab[1]
data5in[2] => _8WideBusMux:inst9.datab[2]
data5in[3] => _8WideBusMux:inst9.datab[3]
data5in[4] => _8WideBusMux:inst9.datab[4]
data5in[5] => _8WideBusMux:inst9.datab[5]
data5in[6] => _8WideBusMux:inst9.datab[6]
data5in[7] => _8WideBusMux:inst9.datab[7]
data6in[0] => _8WideBusMux:inst10.dataa[0]
data6in[1] => _8WideBusMux:inst10.dataa[1]
data6in[2] => _8WideBusMux:inst10.dataa[2]
data6in[3] => _8WideBusMux:inst10.dataa[3]
data6in[4] => _8WideBusMux:inst10.dataa[4]
data6in[5] => _8WideBusMux:inst10.dataa[5]
data6in[6] => _8WideBusMux:inst10.dataa[6]
data6in[7] => _8WideBusMux:inst10.dataa[7]
data7in[0] => _8WideBusMux:inst10.datab[0]
data7in[1] => _8WideBusMux:inst10.datab[1]
data7in[2] => _8WideBusMux:inst10.datab[2]
data7in[3] => _8WideBusMux:inst10.datab[3]
data7in[4] => _8WideBusMux:inst10.datab[4]
data7in[5] => _8WideBusMux:inst10.datab[5]
data7in[6] => _8WideBusMux:inst10.datab[6]
data7in[7] => _8WideBusMux:inst10.datab[7]
data8in[0] => _8WideBusMux:inst11.dataa[0]
data8in[1] => _8WideBusMux:inst11.dataa[1]
data8in[2] => _8WideBusMux:inst11.dataa[2]
data8in[3] => _8WideBusMux:inst11.dataa[3]
data8in[4] => _8WideBusMux:inst11.dataa[4]
data8in[5] => _8WideBusMux:inst11.dataa[5]
data8in[6] => _8WideBusMux:inst11.dataa[6]
data8in[7] => _8WideBusMux:inst11.dataa[7]
data9in[0] => _8WideBusMux:inst11.datab[0]
data9in[1] => _8WideBusMux:inst11.datab[1]
data9in[2] => _8WideBusMux:inst11.datab[2]
data9in[3] => _8WideBusMux:inst11.datab[3]
data9in[4] => _8WideBusMux:inst11.datab[4]
data9in[5] => _8WideBusMux:inst11.datab[5]
data9in[6] => _8WideBusMux:inst11.datab[6]
data9in[7] => _8WideBusMux:inst11.datab[7]
data10in[0] => _8WideBusMux:inst12.dataa[0]
data10in[1] => _8WideBusMux:inst12.dataa[1]
data10in[2] => _8WideBusMux:inst12.dataa[2]
data10in[3] => _8WideBusMux:inst12.dataa[3]
data10in[4] => _8WideBusMux:inst12.dataa[4]
data10in[5] => _8WideBusMux:inst12.dataa[5]
data10in[6] => _8WideBusMux:inst12.dataa[6]
data10in[7] => _8WideBusMux:inst12.dataa[7]
data11in[0] => _8WideBusMux:inst12.datab[0]
data11in[1] => _8WideBusMux:inst12.datab[1]
data11in[2] => _8WideBusMux:inst12.datab[2]
data11in[3] => _8WideBusMux:inst12.datab[3]
data11in[4] => _8WideBusMux:inst12.datab[4]
data11in[5] => _8WideBusMux:inst12.datab[5]
data11in[6] => _8WideBusMux:inst12.datab[6]
data11in[7] => _8WideBusMux:inst12.datab[7]
data12in[0] => _8WideBusMux:inst13.dataa[0]
data12in[1] => _8WideBusMux:inst13.dataa[1]
data12in[2] => _8WideBusMux:inst13.dataa[2]
data12in[3] => _8WideBusMux:inst13.dataa[3]
data12in[4] => _8WideBusMux:inst13.dataa[4]
data12in[5] => _8WideBusMux:inst13.dataa[5]
data12in[6] => _8WideBusMux:inst13.dataa[6]
data12in[7] => _8WideBusMux:inst13.dataa[7]
data13in[0] => _8WideBusMux:inst13.datab[0]
data13in[1] => _8WideBusMux:inst13.datab[1]
data13in[2] => _8WideBusMux:inst13.datab[2]
data13in[3] => _8WideBusMux:inst13.datab[3]
data13in[4] => _8WideBusMux:inst13.datab[4]
data13in[5] => _8WideBusMux:inst13.datab[5]
data13in[6] => _8WideBusMux:inst13.datab[6]
data13in[7] => _8WideBusMux:inst13.datab[7]
data14in[0] => _8WideBusMux:inst14.dataa[0]
data14in[1] => _8WideBusMux:inst14.dataa[1]
data14in[2] => _8WideBusMux:inst14.dataa[2]
data14in[3] => _8WideBusMux:inst14.dataa[3]
data14in[4] => _8WideBusMux:inst14.dataa[4]
data14in[5] => _8WideBusMux:inst14.dataa[5]
data14in[6] => _8WideBusMux:inst14.dataa[6]
data14in[7] => _8WideBusMux:inst14.dataa[7]
data15in[0] => _8WideBusMux:inst14.datab[0]
data15in[1] => _8WideBusMux:inst14.datab[1]
data15in[2] => _8WideBusMux:inst14.datab[2]
data15in[3] => _8WideBusMux:inst14.datab[3]
data15in[4] => _8WideBusMux:inst14.datab[4]
data15in[5] => _8WideBusMux:inst14.datab[5]
data15in[6] => _8WideBusMux:inst14.datab[6]
data15in[7] => _8WideBusMux:inst14.datab[7]


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst6
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst6|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst6|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst6|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst6|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst6|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst6|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst6|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst6|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst4|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst4|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst4|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst4|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst4|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst4|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst4|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst4|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst7
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst7|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst7|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst7|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst7|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst7|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst7|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst7|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst7|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst8
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst8|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst8|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst8|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst8|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst8|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst8|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst8|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst8|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst1|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst1|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst1|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst1|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst1|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst1|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst1|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst1|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst9
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst9|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst9|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst9|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst9|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst9|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst9|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst9|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst9|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst10
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst10|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst10|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst10|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst10|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst10|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst10|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst10|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst10|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst5
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst5|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst5|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst5|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst5|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst5|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst5|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst5|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst5|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst2|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst2|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst2|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst2|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst2|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst2|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst2|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst2|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst11
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst11|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst11|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst11|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst11|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst11|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst11|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst11|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst11|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst12
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst12|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst12|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst12|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst12|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst12|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst12|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst12|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst12|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst3
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst3|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst3|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst3|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst3|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst3|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst3|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst3|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst3|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst13
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst13|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst13|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst13|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst13|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst13|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst13|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst13|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst13|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst14
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst14|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst14|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst14|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst14|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst14|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst14|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst14|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|_8WideBusMux:inst14|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:inst8|Registers8bit:inst
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|ONES:inst20
ONE_OUTPUT[0] <= <VCC>
ONE_OUTPUT[1] <= <VCC>
ONE_OUTPUT[2] <= <VCC>
ONE_OUTPUT[3] <= <VCC>
ONE_OUTPUT[4] <= <VCC>
ONE_OUTPUT[5] <= <VCC>
ONE_OUTPUT[6] <= <VCC>
ONE_OUTPUT[7] <= <VCC>
ONE_OUTPUT[8] <= <VCC>
ONE_OUTPUT[9] <= <VCC>
ONE_OUTPUT[10] <= <VCC>
ONE_OUTPUT[11] <= <VCC>
ONE_OUTPUT[12] <= <VCC>
ONE_OUTPUT[13] <= <VCC>
ONE_OUTPUT[14] <= <VCC>
ONE_OUTPUT[15] <= <VCC>


|i281_CPU|DMEM:inst8|4to16DecoderWithEnable:inst9
Decoder_Output[0] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[8] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[10] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[11] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[12] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[13] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[14] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[15] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Select[0] => 9.IN0
Decoder_Select[1] => 16.IN0
Decoder_Select[2] => 18.IN0
Decoder_Select[3] => 21.IN0
Enable => inst.IN1
Enable => inst1.IN1
Enable => inst3.IN1
Enable => inst2.IN1
Enable => inst5.IN1
Enable => inst4.IN1
Enable => inst6.IN1
Enable => inst7.IN1
Enable => inst8.IN1
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst11.IN1
Enable => inst12.IN1
Enable => inst13.IN1
Enable => inst14.IN1
Enable => inst15.IN1


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst21
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst21|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst21|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst21|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst21|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst21|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst21|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst21|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst21|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|PONG_Data:inst5
b0I[0] <= <GND>
b0I[1] <= <GND>
b0I[2] <= <GND>
b0I[3] <= <GND>
b0I[4] <= <GND>
b0I[5] <= <GND>
b0I[6] <= <GND>
b0I[7] <= <GND>
b1I[0] <= <GND>
b1I[1] <= <GND>
b1I[2] <= <GND>
b1I[3] <= <GND>
b1I[4] <= <GND>
b1I[5] <= <GND>
b1I[6] <= <GND>
b1I[7] <= <GND>
b2I[0] <= <GND>
b2I[1] <= <GND>
b2I[2] <= <GND>
b2I[3] <= <GND>
b2I[4] <= <GND>
b2I[5] <= <GND>
b2I[6] <= <GND>
b2I[7] <= <GND>
b3I[0] <= <GND>
b3I[1] <= <GND>
b3I[2] <= <GND>
b3I[3] <= <GND>
b3I[4] <= <GND>
b3I[5] <= <GND>
b3I[6] <= <GND>
b3I[7] <= <GND>
b4I[0] <= <GND>
b4I[1] <= <GND>
b4I[2] <= <GND>
b4I[3] <= <GND>
b4I[4] <= <GND>
b4I[5] <= <GND>
b4I[6] <= <VCC>
b4I[7] <= <GND>
b5I[0] <= <GND>
b5I[1] <= <GND>
b5I[2] <= <GND>
b5I[3] <= <GND>
b5I[4] <= <GND>
b5I[5] <= <GND>
b5I[6] <= <GND>
b5I[7] <= <GND>
b6I[0] <= <GND>
b6I[1] <= <GND>
b6I[2] <= <GND>
b6I[3] <= <GND>
b6I[4] <= <GND>
b6I[5] <= <GND>
b6I[6] <= <GND>
b6I[7] <= <GND>
b7I[0] <= <GND>
b7I[1] <= <GND>
b7I[2] <= <VCC>
b7I[3] <= <GND>
b7I[4] <= <GND>
b7I[5] <= <GND>
b7I[6] <= <GND>
b7I[7] <= <GND>
b8I[0] <= <GND>
b8I[1] <= <GND>
b8I[2] <= <GND>
b8I[3] <= <GND>
b8I[4] <= <GND>
b8I[5] <= <GND>
b8I[6] <= <VCC>
b8I[7] <= <GND>
b9I[0] <= <GND>
b9I[1] <= <GND>
b9I[2] <= <GND>
b9I[3] <= <VCC>
b9I[4] <= <GND>
b9I[5] <= <GND>
b9I[6] <= <GND>
b9I[7] <= <GND>
b10I[0] <= <GND>
b10I[1] <= <GND>
b10I[2] <= <GND>
b10I[3] <= <GND>
b10I[4] <= <GND>
b10I[5] <= <GND>
b10I[6] <= <VCC>
b10I[7] <= <GND>
b11I[0] <= <VCC>
b11I[1] <= <GND>
b11I[2] <= <GND>
b11I[3] <= <GND>
b11I[4] <= <GND>
b11I[5] <= <GND>
b11I[6] <= <GND>
b11I[7] <= <GND>
b12I[0] <= <VCC>
b12I[1] <= <GND>
b12I[2] <= <GND>
b12I[3] <= <GND>
b12I[4] <= <GND>
b12I[5] <= <GND>
b12I[6] <= <GND>
b12I[7] <= <GND>
b13I[0] <= <GND>
b13I[1] <= <GND>
b13I[2] <= <GND>
b13I[3] <= <GND>
b13I[4] <= <GND>
b13I[5] <= <GND>
b13I[6] <= <GND>
b13I[7] <= <GND>
b14I[0] <= <GND>
b14I[1] <= <GND>
b14I[2] <= <GND>
b14I[3] <= <GND>
b14I[4] <= <GND>
b14I[5] <= <GND>
b14I[6] <= <GND>
b14I[7] <= <GND>
b15I[0] <= <VCC>
b15I[1] <= <VCC>
b15I[2] <= <GND>
b15I[3] <= <GND>
b15I[4] <= <GND>
b15I[5] <= <GND>
b15I[6] <= <GND>
b15I[7] <= <GND>


|i281_CPU|DMEM:inst8|Registers8bit:inst12
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst12|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst12|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst12|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst12|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst12|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst12|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst12|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst12|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst32
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst32|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst32|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst32|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst32|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst32|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst32|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst32|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst32|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst13
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst13|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst13|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst13|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst13|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst13|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst13|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst13|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst13|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst33
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst33|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst33|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst33|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst33|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst33|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst33|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst33|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst33|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst14
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst14|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst14|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst14|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst14|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst14|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst14|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst14|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst14|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst34
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst34|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst34|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst34|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst34|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst34|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst34|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst34|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst34|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst15
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst15|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst15|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst15|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst15|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst15|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst15|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst15|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst15|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst35
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst35|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst35|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst35|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst35|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst35|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst35|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst35|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst35|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst16
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst16|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst16|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst16|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst16|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst16|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst16|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst16|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst16|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst36
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst36|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst36|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst36|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst36|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst36|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst36|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst36|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst36|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst17
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst17|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst17|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst17|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst17|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst17|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst17|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst17|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst17|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst37
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst37|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst37|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst37|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst37|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst37|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst37|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst37|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst37|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst1
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst1|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst1|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst1|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst1|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst1|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst1|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst1|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst1|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst22
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst22|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst22|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst22|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst22|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst22|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst22|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst22|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst22|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst2
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst2|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst2|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst2|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst2|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst2|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst2|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst2|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst2|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst23
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst23|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst23|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst23|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst23|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst23|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst23|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst23|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst23|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst3
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst3|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst3|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst3|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst3|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst3|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst3|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst3|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst3|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst25
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst25|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst25|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst25|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst25|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst25|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst25|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst25|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst25|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst4
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst4|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst4|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst4|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst4|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst4|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst4|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst4|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst4|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst26
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst26|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst26|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst26|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst26|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst26|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst26|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst26|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst26|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst6
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst6|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst6|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst6|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst6|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst6|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst6|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst6|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst6|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst27
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst27|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst27|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst27|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst27|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst27|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst27|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst27|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst27|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst7
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst7|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst7|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst7|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst7|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst7|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst7|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst7|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst7|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst28
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst28|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst28|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst28|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst28|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst28|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst28|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst28|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst28|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst8
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst8|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst8|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst8|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst8|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst8|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst8|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst8|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst8|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst29
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst29|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst29|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst29|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst29|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst29|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst29|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst29|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst29|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst10
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst10|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst10|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst10|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst10|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst10|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst10|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst10|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst10|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst30
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst30|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst30|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst30|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst30|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst30|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst30|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst30|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst30|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst11
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst11|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst11|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst11|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst11|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst11|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst11|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst11|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst11|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst31
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst31|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst31|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst31|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst31|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst31|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst31|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst31|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst31|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|_8WideBusMux:DMEM_Input_Multiplexer
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|_8WideBusMux:DMEM_Input_Multiplexer|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:DMEM_Input_Multiplexer|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:DMEM_Input_Multiplexer|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:DMEM_Input_Multiplexer|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:DMEM_Input_Multiplexer|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:DMEM_Input_Multiplexer|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:DMEM_Input_Multiplexer|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:DMEM_Input_Multiplexer|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:ALU_Source_Multiplexer
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
control => control.IN8
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout
result[7] <= _2to1mux:BusMux[7].mux1.mxout


|i281_CPU|_8WideBusMux:ALU_Source_Multiplexer|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:ALU_Source_Multiplexer|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:ALU_Source_Multiplexer|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:ALU_Source_Multiplexer|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:ALU_Source_Multiplexer|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:ALU_Source_Multiplexer|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:ALU_Source_Multiplexer|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_8WideBusMux:ALU_Source_Multiplexer|_2to1mux:BusMux[7].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Opcode_Decoder:inst1
DEC_INPUT[0] => DEC_Input_Split[0].IN3
DEC_INPUT[1] => DEC_Input_Split[1].IN2
DEC_INPUT[2] => X[0].DATAIN
DEC_INPUT[3] => X[1].DATAIN
DEC_INPUT[4] => DEC_Input_Split[4].IN1
DEC_INPUT[5] => DEC_Input_Split[5].IN1
DEC_INPUT[6] => DEC_Input_Split[6].IN1
DEC_INPUT[7] => DEC_Input_Split[7].IN1
X[0] <= DEC_INPUT[2].DB_MAX_OUTPUT_PORT_TYPE
X[1] <= DEC_INPUT[3].DB_MAX_OUTPUT_PORT_TYPE
Y[0] <= DEC_Input_Split[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= DEC_Input_Split[1].DB_MAX_OUTPUT_PORT_TYPE
NOOP <= _4to16DecoderWithEnable:decoderOut.Decoder_Output
MOVE <= _4to16DecoderWithEnable:decoderOut.Decoder_Output
LOADI_LOADP <= _4to16DecoderWithEnable:decoderOut.Decoder_Output
ADD <= _4to16DecoderWithEnable:decoderOut.Decoder_Output
ADDI <= _4to16DecoderWithEnable:decoderOut.Decoder_Output
SUB <= _4to16DecoderWithEnable:decoderOut.Decoder_Output
SUBI <= _4to16DecoderWithEnable:decoderOut.Decoder_Output
LOAD <= _4to16DecoderWithEnable:decoderOut.Decoder_Output
LOADF <= _4to16DecoderWithEnable:decoderOut.Decoder_Output
STORE <= _4to16DecoderWithEnable:decoderOut.Decoder_Output
STOREF <= _4to16DecoderWithEnable:decoderOut.Decoder_Output
CMP <= _4to16DecoderWithEnable:decoderOut.Decoder_Output
JUMP <= _4to16DecoderWithEnable:decoderOut.Decoder_Output
INPUTC <= _2to4DecoderWithEnable:InputDecoder.Decoder_Output
INPUTCF <= _2to4DecoderWithEnable:InputDecoder.Decoder_Output
INPUTD <= _2to4DecoderWithEnable:InputDecoder.Decoder_Output
INPUTDF <= _2to4DecoderWithEnable:InputDecoder.Decoder_Output
SHIFTL <= _1to2DecoderWithEnable:ShiftDecoder.Decoder_Output
SHIFTR <= _1to2DecoderWithEnable:ShiftDecoder.Decoder_Output
BRE_BRZ <= _2to4DecoderWithEnable:BranchDecoder.Decoder_Output
BRNE_BRNZ <= _2to4DecoderWithEnable:BranchDecoder.Decoder_Output
BRG <= _2to4DecoderWithEnable:BranchDecoder.Decoder_Output
BRGE <= _2to4DecoderWithEnable:BranchDecoder.Decoder_Output


|i281_CPU|Opcode_Decoder:inst1|_4to16DecoderWithEnable:decoderOut
Enable => comb.IN0
Enable => comb.IN0
Decoder_Input[0] => Decoder_Input[0].IN2
Decoder_Input[1] => Decoder_Input[1].IN2
Decoder_Input[2] => Decoder_Input[2].IN2
Decoder_Input[3] => comb.IN1
Decoder_Input[3] => comb.IN1
Decoder_Output[0] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[1] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[2] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[3] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[4] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[5] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[6] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[7] <= _3to8DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[8] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[9] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[10] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[11] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[12] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[13] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[14] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[15] <= _3to8DecoderWithEnable:secondDecoder.Decoder_Output


|i281_CPU|Opcode_Decoder:inst1|_4to16DecoderWithEnable:decoderOut|_3to8DecoderWithEnable:firstDecoder
Enable => comb.IN0
Enable => comb.IN0
Decoder_Input[0] => Decoder_Input[0].IN2
Decoder_Input[1] => Decoder_Input[1].IN2
Decoder_Input[2] => comb.IN1
Decoder_Input[2] => comb.IN1
Decoder_Output[0] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[1] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[2] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[3] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[4] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[5] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[6] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[7] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output


|i281_CPU|Opcode_Decoder:inst1|_4to16DecoderWithEnable:decoderOut|_3to8DecoderWithEnable:firstDecoder|_2to4DecoderWithEnable:firstDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Opcode_Decoder:inst1|_4to16DecoderWithEnable:decoderOut|_3to8DecoderWithEnable:firstDecoder|_2to4DecoderWithEnable:secondDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Opcode_Decoder:inst1|_4to16DecoderWithEnable:decoderOut|_3to8DecoderWithEnable:secondDecoder
Enable => comb.IN0
Enable => comb.IN0
Decoder_Input[0] => Decoder_Input[0].IN2
Decoder_Input[1] => Decoder_Input[1].IN2
Decoder_Input[2] => comb.IN1
Decoder_Input[2] => comb.IN1
Decoder_Output[0] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[1] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[2] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[3] <= _2to4DecoderWithEnable:firstDecoder.Decoder_Output
Decoder_Output[4] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[5] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[6] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output
Decoder_Output[7] <= _2to4DecoderWithEnable:secondDecoder.Decoder_Output


|i281_CPU|Opcode_Decoder:inst1|_4to16DecoderWithEnable:decoderOut|_3to8DecoderWithEnable:secondDecoder|_2to4DecoderWithEnable:firstDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Opcode_Decoder:inst1|_4to16DecoderWithEnable:decoderOut|_3to8DecoderWithEnable:secondDecoder|_2to4DecoderWithEnable:secondDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Opcode_Decoder:inst1|_2to4DecoderWithEnable:InputDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Opcode_Decoder:inst1|_1to2DecoderWithEnable:ShiftDecoder
Enable => comb.IN0
Enable => comb.IN0
Decoder_Input => comb.IN1
Decoder_Input => comb.IN1
Decoder_Output[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Opcode_Decoder:inst1|_2to4DecoderWithEnable:BranchDecoder
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Enable => Decoder_Output.IN1
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[0] => Decoder_Output.IN0
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Input[1] => Decoder_Output.IN1
Decoder_Output[0] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_Output.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_6WideBusMux:Program_Counter_Multiplexer
Control => Control.IN6
dataAline[0] => dataAline[0].IN1
dataAline[1] => dataAline[1].IN1
dataAline[2] => dataAline[2].IN1
dataAline[3] => dataAline[3].IN1
dataAline[4] => dataAline[4].IN1
dataAline[5] => dataAline[5].IN1
dataBline[0] => dataBline[0].IN1
dataBline[1] => dataBline[1].IN1
dataBline[2] => dataBline[2].IN1
dataBline[3] => dataBline[3].IN1
dataBline[4] => dataBline[4].IN1
dataBline[5] => dataBline[5].IN1
result[0] <= _2to1mux:mux[0].mux.mxout
result[1] <= _2to1mux:mux[1].mux.mxout
result[2] <= _2to1mux:mux[2].mux.mxout
result[3] <= _2to1mux:mux[3].mux.mxout
result[4] <= _2to1mux:mux[4].mux.mxout
result[5] <= _2to1mux:mux[5].mux.mxout


|i281_CPU|_6WideBusMux:Program_Counter_Multiplexer|_2to1mux:mux[0].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_6WideBusMux:Program_Counter_Multiplexer|_2to1mux:mux[1].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_6WideBusMux:Program_Counter_Multiplexer|_2to1mux:mux[2].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_6WideBusMux:Program_Counter_Multiplexer|_2to1mux:mux[3].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_6WideBusMux:Program_Counter_Multiplexer|_2to1mux:mux[4].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_6WideBusMux:Program_Counter_Multiplexer|_2to1mux:mux[5].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_6bitAdder:Program_Counter_Increment_By_1
First_Input[0] => First_Input[0].IN1
First_Input[1] => First_Input[1].IN1
First_Input[2] => First_Input[2].IN1
First_Input[3] => First_Input[3].IN1
First_Input[4] => First_Input[4].IN1
First_Input[5] => First_Input[5].IN1
Second_Input[0] => XOROut.IN0
Second_Input[1] => XOROut.IN0
Second_Input[2] => XOROut.IN0
Second_Input[3] => XOROut.IN0
Second_Input[4] => XOROut.IN0
Second_Input[5] => XOROut.IN0
Sub => Sub.IN1
Carry <= _FullAdder:_FullAdder[5].FA.Cout
Overflow <= Overflow.DB_MAX_OUTPUT_PORT_TYPE
Adder_Output[0] <= _FullAdder:initialFA.S
Adder_Output[1] <= _FullAdder:_FullAdder[1].FA.S
Adder_Output[2] <= _FullAdder:_FullAdder[2].FA.S
Adder_Output[3] <= _FullAdder:_FullAdder[3].FA.S
Adder_Output[4] <= _FullAdder:_FullAdder[4].FA.S
Adder_Output[5] <= _FullAdder:_FullAdder[5].FA.S


|i281_CPU|_6bitAdder:Program_Counter_Increment_By_1|_FullAdder:initialFA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_6bitAdder:Program_Counter_Increment_By_1|_FullAdder:_FullAdder[1].FA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_6bitAdder:Program_Counter_Increment_By_1|_FullAdder:_FullAdder[2].FA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_6bitAdder:Program_Counter_Increment_By_1|_FullAdder:_FullAdder[3].FA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_6bitAdder:Program_Counter_Increment_By_1|_FullAdder:_FullAdder[4].FA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_6bitAdder:Program_Counter_Increment_By_1|_FullAdder:_FullAdder[5].FA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_6bitAdder:Program_Counter_Adder_For_Jump_and_Branch_Offsets
First_Input[0] => First_Input[0].IN1
First_Input[1] => First_Input[1].IN1
First_Input[2] => First_Input[2].IN1
First_Input[3] => First_Input[3].IN1
First_Input[4] => First_Input[4].IN1
First_Input[5] => First_Input[5].IN1
Second_Input[0] => XOROut.IN0
Second_Input[1] => XOROut.IN0
Second_Input[2] => XOROut.IN0
Second_Input[3] => XOROut.IN0
Second_Input[4] => XOROut.IN0
Second_Input[5] => XOROut.IN0
Sub => Sub.IN1
Carry <= _FullAdder:_FullAdder[5].FA.Cout
Overflow <= Overflow.DB_MAX_OUTPUT_PORT_TYPE
Adder_Output[0] <= _FullAdder:initialFA.S
Adder_Output[1] <= _FullAdder:_FullAdder[1].FA.S
Adder_Output[2] <= _FullAdder:_FullAdder[2].FA.S
Adder_Output[3] <= _FullAdder:_FullAdder[3].FA.S
Adder_Output[4] <= _FullAdder:_FullAdder[4].FA.S
Adder_Output[5] <= _FullAdder:_FullAdder[5].FA.S


|i281_CPU|_6bitAdder:Program_Counter_Adder_For_Jump_and_Branch_Offsets|_FullAdder:initialFA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_6bitAdder:Program_Counter_Adder_For_Jump_and_Branch_Offsets|_FullAdder:_FullAdder[1].FA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_6bitAdder:Program_Counter_Adder_For_Jump_and_Branch_Offsets|_FullAdder:_FullAdder[2].FA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_6bitAdder:Program_Counter_Adder_For_Jump_and_Branch_Offsets|_FullAdder:_FullAdder[3].FA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_6bitAdder:Program_Counter_Adder_For_Jump_and_Branch_Offsets|_FullAdder:_FullAdder[4].FA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|_6bitAdder:Program_Counter_Adder_For_Jump_and_Branch_Offsets|_FullAdder:_FullAdder[5].FA
in1 => XOR1.IN0
in1 => AND1.IN0
in2 => XOR1.IN1
in2 => AND1.IN1
Cin => XOR2.IN1
Cin => AND3.IN1
S <= XOR2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= OR4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7
Direct_Video_Map => _.IN1
Direct_Video_Map => _.IN1
Direct_Video_Map => _.IN1
Direct_Video_Map => _.IN1
Direct_Video_Map => _.IN1
Direct_Video_Map => _.IN1
Direct_Video_Map => _.IN1
Direct_Video_Map => _.IN1
Register_View => Register_View.IN4
Video_Input0[0] => _3BitSevenSeg_0[0].IN2
Video_Input0[1] => _3BitSevenSeg_0[1].IN2
Video_Input0[2] => _3BitSevenSeg_0[2].IN2
Video_Input0[3] => _3BitSevenSeg_0[3].IN2
Video_Input0[4] => _6BitSevenSeg_0[4].IN1
Video_Input0[5] => _6BitSevenSeg_0[5].IN1
Video_Input0[6] => _6BitSevenSeg_0[6].IN1
Video_Input0[7] => ~NO_FANOUT~
Video_Input1[0] => _3BitSevenSeg_1[0].IN2
Video_Input1[1] => _3BitSevenSeg_1[1].IN2
Video_Input1[2] => _3BitSevenSeg_1[2].IN2
Video_Input1[3] => _3BitSevenSeg_1[3].IN2
Video_Input1[4] => _6BitSevenSeg_1[4].IN1
Video_Input1[5] => _6BitSevenSeg_1[5].IN1
Video_Input1[6] => _6BitSevenSeg_1[6].IN1
Video_Input1[7] => ~NO_FANOUT~
Video_Input2[0] => _3BitSevenSeg_2[0].IN2
Video_Input2[1] => _3BitSevenSeg_2[1].IN2
Video_Input2[2] => _3BitSevenSeg_2[2].IN2
Video_Input2[3] => _3BitSevenSeg_2[3].IN2
Video_Input2[4] => _6BitSevenSeg_2[4].IN1
Video_Input2[5] => _6BitSevenSeg_2[5].IN1
Video_Input2[6] => _6BitSevenSeg_2[6].IN1
Video_Input2[7] => ~NO_FANOUT~
Video_Input3[0] => _3BitSevenSeg_3[0].IN2
Video_Input3[1] => _3BitSevenSeg_3[1].IN2
Video_Input3[2] => _3BitSevenSeg_3[2].IN2
Video_Input3[3] => _3BitSevenSeg_3[3].IN2
Video_Input3[4] => _6BitSevenSeg_3[4].IN1
Video_Input3[5] => _6BitSevenSeg_3[5].IN1
Video_Input3[6] => _6BitSevenSeg_3[6].IN1
Video_Input3[7] => ~NO_FANOUT~
Video_Input4[0] => _3BitSevenSeg_4[0].IN2
Video_Input4[1] => _3BitSevenSeg_4[1].IN2
Video_Input4[2] => _3BitSevenSeg_4[2].IN2
Video_Input4[3] => _3BitSevenSeg_4[3].IN2
Video_Input4[4] => _6BitSevenSeg_4[4].IN1
Video_Input4[5] => _6BitSevenSeg_4[5].IN1
Video_Input4[6] => _6BitSevenSeg_4[6].IN1
Video_Input4[7] => ~NO_FANOUT~
Video_Input5[0] => _3BitSevenSeg_5[0].IN2
Video_Input5[1] => _3BitSevenSeg_5[1].IN2
Video_Input5[2] => _3BitSevenSeg_5[2].IN2
Video_Input5[3] => _3BitSevenSeg_5[3].IN2
Video_Input5[4] => _6BitSevenSeg_5[4].IN1
Video_Input5[5] => _6BitSevenSeg_5[5].IN1
Video_Input5[6] => _6BitSevenSeg_5[6].IN1
Video_Input5[7] => ~NO_FANOUT~
Video_Input6[0] => _3BitSevenSeg_6[0].IN2
Video_Input6[1] => _3BitSevenSeg_6[1].IN2
Video_Input6[2] => _3BitSevenSeg_6[2].IN2
Video_Input6[3] => _3BitSevenSeg_6[3].IN2
Video_Input6[4] => _6BitSevenSeg_6[4].IN1
Video_Input6[5] => _6BitSevenSeg_6[5].IN1
Video_Input6[6] => _6BitSevenSeg_6[6].IN1
Video_Input6[7] => ~NO_FANOUT~
Video_Input7[0] => _3BitSevenSeg_7[0].IN2
Video_Input7[1] => _3BitSevenSeg_7[1].IN2
Video_Input7[2] => _3BitSevenSeg_7[2].IN2
Video_Input7[3] => _3BitSevenSeg_7[3].IN2
Video_Input7[4] => _6BitSevenSeg_7[4].IN1
Video_Input7[5] => _6BitSevenSeg_7[5].IN1
Video_Input7[6] => _6BitSevenSeg_7[6].IN1
Video_Input7[7] => ~NO_FANOUT~
REG_IN_A[0] => _3BitRegInA[0].IN1
REG_IN_A[1] => _3BitRegInA[1].IN1
REG_IN_A[2] => _3BitRegInA[2].IN1
REG_IN_A[3] => _3BitRegInA[3].IN1
REG_IN_A[4] => ~NO_FANOUT~
REG_IN_A[5] => ~NO_FANOUT~
REG_IN_A[6] => ~NO_FANOUT~
REG_IN_A[7] => ~NO_FANOUT~
REG_IN_B[0] => _3BitRegInB[0].IN1
REG_IN_B[1] => _3BitRegInB[1].IN1
REG_IN_B[2] => _3BitRegInB[2].IN1
REG_IN_B[3] => _3BitRegInB[3].IN1
REG_IN_B[4] => ~NO_FANOUT~
REG_IN_B[5] => ~NO_FANOUT~
REG_IN_B[6] => ~NO_FANOUT~
REG_IN_B[7] => ~NO_FANOUT~
REG_IN_C[0] => _3BitRegInC[0].IN1
REG_IN_C[1] => _3BitRegInC[1].IN1
REG_IN_C[2] => _3BitRegInC[2].IN1
REG_IN_C[3] => _3BitRegInC[3].IN1
REG_IN_C[4] => ~NO_FANOUT~
REG_IN_C[5] => ~NO_FANOUT~
REG_IN_C[6] => ~NO_FANOUT~
REG_IN_C[7] => ~NO_FANOUT~
REG_IN_D[0] => _3BitRegInD_0[0].IN1
REG_IN_D[1] => _3BitRegInD_0[1].IN1
REG_IN_D[2] => _3BitRegInD_0[2].IN1
REG_IN_D[3] => _3BitRegInD_0[3].IN1
REG_IN_D[4] => ~NO_FANOUT~
REG_IN_D[5] => ~NO_FANOUT~
REG_IN_D[6] => ~NO_FANOUT~
REG_IN_D[7] => ~NO_FANOUT~
Video_Output0[0] <= _7WideBusMux:SevenWideBus0.result
Video_Output0[1] <= _7WideBusMux:SevenWideBus0.result
Video_Output0[2] <= _7WideBusMux:SevenWideBus0.result
Video_Output0[3] <= _7WideBusMux:SevenWideBus0.result
Video_Output0[4] <= _7WideBusMux:SevenWideBus0.result
Video_Output0[5] <= _7WideBusMux:SevenWideBus0.result
Video_Output0[6] <= _7WideBusMux:SevenWideBus0.result
Video_Output1[0] <= _7WideBusMux:SevenWideBus1.result
Video_Output1[1] <= _7WideBusMux:SevenWideBus1.result
Video_Output1[2] <= _7WideBusMux:SevenWideBus1.result
Video_Output1[3] <= _7WideBusMux:SevenWideBus1.result
Video_Output1[4] <= _7WideBusMux:SevenWideBus1.result
Video_Output1[5] <= _7WideBusMux:SevenWideBus1.result
Video_Output1[6] <= _7WideBusMux:SevenWideBus1.result
Video_Output2[0] <= _7WideBusMux:SevenWideBus2.result
Video_Output2[1] <= _7WideBusMux:SevenWideBus2.result
Video_Output2[2] <= _7WideBusMux:SevenWideBus2.result
Video_Output2[3] <= _7WideBusMux:SevenWideBus2.result
Video_Output2[4] <= _7WideBusMux:SevenWideBus2.result
Video_Output2[5] <= _7WideBusMux:SevenWideBus2.result
Video_Output2[6] <= _7WideBusMux:SevenWideBus2.result
Video_Output3[0] <= _7WideBusMux:SevenWideBus3.result
Video_Output3[1] <= _7WideBusMux:SevenWideBus3.result
Video_Output3[2] <= _7WideBusMux:SevenWideBus3.result
Video_Output3[3] <= _7WideBusMux:SevenWideBus3.result
Video_Output3[4] <= _7WideBusMux:SevenWideBus3.result
Video_Output3[5] <= _7WideBusMux:SevenWideBus3.result
Video_Output3[6] <= _7WideBusMux:SevenWideBus3.result
Video_Output4[0] <= _7WideBusMux:SevenWideBus4.result
Video_Output4[1] <= _7WideBusMux:SevenWideBus4.result
Video_Output4[2] <= _7WideBusMux:SevenWideBus4.result
Video_Output4[3] <= _7WideBusMux:SevenWideBus4.result
Video_Output4[4] <= _7WideBusMux:SevenWideBus4.result
Video_Output4[5] <= _7WideBusMux:SevenWideBus4.result
Video_Output4[6] <= _7WideBusMux:SevenWideBus4.result
Video_Output5[0] <= _7WideBusMux:SevenWideBus5.result
Video_Output5[1] <= _7WideBusMux:SevenWideBus5.result
Video_Output5[2] <= _7WideBusMux:SevenWideBus5.result
Video_Output5[3] <= _7WideBusMux:SevenWideBus5.result
Video_Output5[4] <= _7WideBusMux:SevenWideBus5.result
Video_Output5[5] <= _7WideBusMux:SevenWideBus5.result
Video_Output5[6] <= _7WideBusMux:SevenWideBus5.result
Video_Output6[0] <= _7WideBusMux:SevenWideBus6.result
Video_Output6[1] <= _7WideBusMux:SevenWideBus6.result
Video_Output6[2] <= _7WideBusMux:SevenWideBus6.result
Video_Output6[3] <= _7WideBusMux:SevenWideBus6.result
Video_Output6[4] <= _7WideBusMux:SevenWideBus6.result
Video_Output6[5] <= _7WideBusMux:SevenWideBus6.result
Video_Output6[6] <= _7WideBusMux:SevenWideBus6.result
Video_Output7[0] <= _7WideBusMux:SevenWideBus7.result
Video_Output7[1] <= _7WideBusMux:SevenWideBus7.result
Video_Output7[2] <= _7WideBusMux:SevenWideBus7.result
Video_Output7[3] <= _7WideBusMux:SevenWideBus7.result
Video_Output7[4] <= _7WideBusMux:SevenWideBus7.result
Video_Output7[5] <= _7WideBusMux:SevenWideBus7.result
Video_Output7[6] <= _7WideBusMux:SevenWideBus7.result


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux0
Control => Control.IN4
dataAline[0] => dataAline[0].IN1
dataAline[1] => dataAline[1].IN1
dataAline[2] => dataAline[2].IN1
dataAline[3] => dataAline[3].IN1
dataBline[0] => dataBline[0].IN1
dataBline[1] => dataBline[1].IN1
dataBline[2] => dataBline[2].IN1
dataBline[3] => dataBline[3].IN1
result[0] <= _2to1mux:mux[0].mux.mxout
result[1] <= _2to1mux:mux[1].mux.mxout
result[2] <= _2to1mux:mux[2].mux.mxout
result[3] <= _2to1mux:mux[3].mux.mxout


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux0|_2to1mux:mux[0].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux0|_2to1mux:mux[1].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux0|_2to1mux:mux[2].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux0|_2to1mux:mux[3].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|seven_seg_decoder_BUSOUT:sevenBUSOUT0
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus0
dataa[0] => BusNot[0].IN1
dataa[1] => BusNot[1].IN1
dataa[2] => BusNot[2].IN1
dataa[3] => BusNot[3].IN1
dataa[4] => BusNot[4].IN1
dataa[5] => BusNot[5].IN1
dataa[6] => BusNot[6].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
control => control.IN7
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus0|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus0|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus0|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus0|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus0|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus0|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus0|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux1
Control => Control.IN4
dataAline[0] => dataAline[0].IN1
dataAline[1] => dataAline[1].IN1
dataAline[2] => dataAline[2].IN1
dataAline[3] => dataAline[3].IN1
dataBline[0] => dataBline[0].IN1
dataBline[1] => dataBline[1].IN1
dataBline[2] => dataBline[2].IN1
dataBline[3] => dataBline[3].IN1
result[0] <= _2to1mux:mux[0].mux.mxout
result[1] <= _2to1mux:mux[1].mux.mxout
result[2] <= _2to1mux:mux[2].mux.mxout
result[3] <= _2to1mux:mux[3].mux.mxout


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux1|_2to1mux:mux[0].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux1|_2to1mux:mux[1].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux1|_2to1mux:mux[2].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux1|_2to1mux:mux[3].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|seven_seg_decoder_BUSOUT:sevenBUSOUT1
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus1
dataa[0] => BusNot[0].IN1
dataa[1] => BusNot[1].IN1
dataa[2] => BusNot[2].IN1
dataa[3] => BusNot[3].IN1
dataa[4] => BusNot[4].IN1
dataa[5] => BusNot[5].IN1
dataa[6] => BusNot[6].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
control => control.IN7
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus1|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus1|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus1|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus1|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus1|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus1|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus1|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux2
Control => Control.IN4
dataAline[0] => dataAline[0].IN1
dataAline[1] => dataAline[1].IN1
dataAline[2] => dataAline[2].IN1
dataAline[3] => dataAline[3].IN1
dataBline[0] => dataBline[0].IN1
dataBline[1] => dataBline[1].IN1
dataBline[2] => dataBline[2].IN1
dataBline[3] => dataBline[3].IN1
result[0] <= _2to1mux:mux[0].mux.mxout
result[1] <= _2to1mux:mux[1].mux.mxout
result[2] <= _2to1mux:mux[2].mux.mxout
result[3] <= _2to1mux:mux[3].mux.mxout


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux2|_2to1mux:mux[0].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux2|_2to1mux:mux[1].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux2|_2to1mux:mux[2].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux2|_2to1mux:mux[3].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|seven_seg_decoder_BUSOUT:sevenBUSOUT2
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus2
dataa[0] => BusNot[0].IN1
dataa[1] => BusNot[1].IN1
dataa[2] => BusNot[2].IN1
dataa[3] => BusNot[3].IN1
dataa[4] => BusNot[4].IN1
dataa[5] => BusNot[5].IN1
dataa[6] => BusNot[6].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
control => control.IN7
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus2|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus2|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus2|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus2|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus2|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus2|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus2|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux3
Control => Control.IN4
dataAline[0] => dataAline[0].IN1
dataAline[1] => dataAline[1].IN1
dataAline[2] => dataAline[2].IN1
dataAline[3] => dataAline[3].IN1
dataBline[0] => dataBline[0].IN1
dataBline[1] => dataBline[1].IN1
dataBline[2] => dataBline[2].IN1
dataBline[3] => dataBline[3].IN1
result[0] <= _2to1mux:mux[0].mux.mxout
result[1] <= _2to1mux:mux[1].mux.mxout
result[2] <= _2to1mux:mux[2].mux.mxout
result[3] <= _2to1mux:mux[3].mux.mxout


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux3|_2to1mux:mux[0].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux3|_2to1mux:mux[1].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux3|_2to1mux:mux[2].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_4WideBusMux:BusMux3|_2to1mux:mux[3].mux
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|seven_seg_decoder_BUSOUT:sevenBUSOUT3
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus3
dataa[0] => BusNot[0].IN1
dataa[1] => BusNot[1].IN1
dataa[2] => BusNot[2].IN1
dataa[3] => BusNot[3].IN1
dataa[4] => BusNot[4].IN1
dataa[5] => BusNot[5].IN1
dataa[6] => BusNot[6].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
control => control.IN7
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus3|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus3|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus3|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus3|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus3|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus3|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus3|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|seven_seg_decoder_BUSOUT:sevenBUSOUT4
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus4
dataa[0] => BusNot[0].IN1
dataa[1] => BusNot[1].IN1
dataa[2] => BusNot[2].IN1
dataa[3] => BusNot[3].IN1
dataa[4] => BusNot[4].IN1
dataa[5] => BusNot[5].IN1
dataa[6] => BusNot[6].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
control => control.IN7
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus4|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus4|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus4|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus4|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus4|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus4|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus4|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|seven_seg_decoder_BUSOUT:sevenBUSOUT5
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus5
dataa[0] => BusNot[0].IN1
dataa[1] => BusNot[1].IN1
dataa[2] => BusNot[2].IN1
dataa[3] => BusNot[3].IN1
dataa[4] => BusNot[4].IN1
dataa[5] => BusNot[5].IN1
dataa[6] => BusNot[6].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
control => control.IN7
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus5|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus5|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus5|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus5|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus5|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus5|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus5|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|seven_seg_decoder_BUSOUT:sevenBUSOUT6
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus6
dataa[0] => BusNot[0].IN1
dataa[1] => BusNot[1].IN1
dataa[2] => BusNot[2].IN1
dataa[3] => BusNot[3].IN1
dataa[4] => BusNot[4].IN1
dataa[5] => BusNot[5].IN1
dataa[6] => BusNot[6].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
control => control.IN7
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus6|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus6|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus6|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus6|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus6|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus6|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus6|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|seven_seg_decoder_BUSOUT:sevenBUSOUT7
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus7
dataa[0] => BusNot[0].IN1
dataa[1] => BusNot[1].IN1
dataa[2] => BusNot[2].IN1
dataa[3] => BusNot[3].IN1
dataa[4] => BusNot[4].IN1
dataa[5] => BusNot[5].IN1
dataa[6] => BusNot[6].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
control => control.IN7
result[0] <= _2to1mux:BusMux[0].mux1.mxout
result[1] <= _2to1mux:BusMux[1].mux1.mxout
result[2] <= _2to1mux:BusMux[2].mux1.mxout
result[3] <= _2to1mux:BusMux[3].mux1.mxout
result[4] <= _2to1mux:BusMux[4].mux1.mxout
result[5] <= _2to1mux:BusMux[5].mux1.mxout
result[6] <= _2to1mux:BusMux[6].mux1.mxout


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus7|_2to1mux:BusMux[0].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus7|_2to1mux:BusMux[1].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus7|_2to1mux:BusMux[2].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus7|_2to1mux:BusMux[3].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus7|_2to1mux:BusMux[4].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus7|_2to1mux:BusMux[5].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7|_7WideBusMux:SevenWideBus7|_2to1mux:BusMux[6].mux1
i0 => topAndOut.IN0
i1 => bottomAndOut.IN0
sel => bottomAndOut.IN1
sel => topAndOut.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


