

================================================================
== Vitis HLS Report for 'getSolveNextPatchPairWhileCondition'
================================================================
* Date:           Sat Jul 27 22:50:36 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.748 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      309|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       23|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        3|      332|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln886_fu_139_p2     |         +|   0|  0|  17|          12|           6|
    |sub_ln180_fu_150_p2     |         -|   0|  0|  71|           1|          64|
    |sub_ln886_fu_133_p2     |         -|   0|  0|  17|          12|          12|
    |and_ln894_1_fu_234_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln894_2_fu_240_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln894_3_fu_246_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln894_fu_228_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln886_fu_178_p2    |      icmp|   0|  0|  20|          32|          27|
    |icmp_ln893_1_fu_208_p2  |      icmp|   0|  0|  29|          64|           1|
    |icmp_ln893_fu_172_p2    |      icmp|   0|  0|  29|          64|           3|
    |icmp_ln895_fu_184_p2    |      icmp|   0|  0|  29|          64|           3|
    |icmp_ln896_fu_196_p2    |      icmp|   0|  0|  20|          32|          32|
    |or_ln893_fu_222_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln894_fu_190_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln180_fu_164_p3  |    select|   0|  0|  63|           1|          64|
    |xor_ln897_fu_202_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 309|         289|         220|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    |ap_return  |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  23|          5|    2|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  2|   0|    2|          0|
    |ap_return_preg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  getSolveNextPatchPairWhileCondition|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  getSolveNextPatchPairWhileCondition|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  getSolveNextPatchPairWhileCondition|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  getSolveNextPatchPairWhileCondition|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  getSolveNextPatchPairWhileCondition|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  getSolveNextPatchPairWhileCondition|  return value|
|ap_return                    |  out|    1|  ap_ctrl_hs|  getSolveNextPatchPairWhileCondition|  return value|
|GDn_points_address0          |  out|    3|   ap_memory|                           GDn_points|         array|
|GDn_points_ce0               |  out|    1|   ap_memory|                           GDn_points|         array|
|GDn_points_q0                |   in|   32|   ap_memory|                           GDn_points|         array|
|lastPatchIndex               |   in|    5|     ap_none|                       lastPatchIndex|        scalar|
|repeat_original              |   in|    1|     ap_none|                      repeat_original|        scalar|
|white_space_height           |   in|   64|     ap_none|                   white_space_height|        scalar|
|previous_white_space_height  |   in|   64|     ap_none|          previous_white_space_height|        scalar|
|current_z_top_index          |   in|   32|     ap_none|                  current_z_top_index|        scalar|
|patches_parameters_address0  |  out|   12|   ap_memory|                   patches_parameters|         array|
|patches_parameters_ce0       |  out|    1|   ap_memory|                   patches_parameters|         array|
|patches_parameters_q0        |   in|   32|   ap_memory|                   patches_parameters|         array|
+-----------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%lastPatchIndex_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %lastPatchIndex"   --->   Operation 3 'read' 'lastPatchIndex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %lastPatchIndex_read, i7 0"   --->   Operation 4 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %lastPatchIndex_read, i3 0"   --->   Operation 5 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i8 %tmp_s"   --->   Operation 6 'zext' 'zext_ln886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln886 = sub i12 %tmp, i12 %zext_ln886"   --->   Operation 7 'sub' 'sub_ln886' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 8 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln886 = add i12 %sub_ln886, i12 61"   --->   Operation 8 'add' 'add_ln886' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln886_2 = zext i12 %add_ln886"   --->   Operation 9 'zext' 'zext_ln886_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln886_2"   --->   Operation 10 'getelementptr' 'patches_parameters_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr"   --->   Operation 11 'load' 'patches_parameters_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 4" [patchMaker.cpp:896]   --->   Operation 12 'getelementptr' 'GDn_points_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr" [patchMaker.cpp:896]   --->   Operation 13 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%current_z_top_index_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %current_z_top_index"   --->   Operation 14 'read' 'current_z_top_index_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%previous_white_space_height_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %previous_white_space_height"   --->   Operation 15 'read' 'previous_white_space_height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%white_space_height_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %white_space_height"   --->   Operation 16 'read' 'white_space_height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%repeat_original_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %repeat_original"   --->   Operation 17 'read' 'repeat_original_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.14ns)   --->   "%sub_ln180 = sub i64 0, i64 %white_space_height_read" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 19 'sub' 'sub_ln180' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln893)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %white_space_height_read, i32 63" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 20 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln893)   --->   "%select_ln180 = select i1 %tmp_36, i64 %sub_ln180, i64 %white_space_height_read" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 21 'select' 'select_ln180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln893 = icmp_sgt  i64 %select_ln180, i64 5" [patchMaker.cpp:893]   --->   Operation 22 'icmp' 'icmp_ln893' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr"   --->   Operation 23 'load' 'patches_parameters_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_2 : Operation 24 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %patches_parameters_load, i32 4244967196"   --->   Operation 24 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.06ns)   --->   "%icmp_ln895 = icmp_sgt  i64 %white_space_height_read, i64 5" [patchMaker.cpp:895]   --->   Operation 25 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node and_ln894_2)   --->   "%or_ln894 = or i1 %icmp_ln886, i1 %icmp_ln895" [patchMaker.cpp:894]   --->   Operation 26 'or' 'or_ln894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr" [patchMaker.cpp:896]   --->   Operation 27 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 28 [1/1] (0.85ns)   --->   "%icmp_ln896 = icmp_sgt  i32 %GDn_points_load, i32 %current_z_top_index_read" [patchMaker.cpp:896]   --->   Operation 28 'icmp' 'icmp_ln896' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln894_2)   --->   "%xor_ln897 = xor i1 %repeat_original_read, i1 1" [patchMaker.cpp:897]   --->   Operation 29 'xor' 'xor_ln897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.06ns)   --->   "%icmp_ln893_1 = icmp_sgt  i64 %white_space_height_read, i64 0" [patchMaker.cpp:893]   --->   Operation 30 'icmp' 'icmp_ln893_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln894_3)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %previous_white_space_height_read, i32 63" [patchMaker.cpp:893]   --->   Operation 31 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln894_3)   --->   "%or_ln893 = or i1 %tmp_37, i1 %icmp_ln893_1" [patchMaker.cpp:893]   --->   Operation 32 'or' 'or_ln893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln894_3)   --->   "%and_ln894 = and i1 %or_ln893, i1 %icmp_ln893" [patchMaker.cpp:894]   --->   Operation 33 'and' 'and_ln894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln894_2)   --->   "%and_ln894_1 = and i1 %icmp_ln896, i1 %xor_ln897" [patchMaker.cpp:894]   --->   Operation 34 'and' 'and_ln894_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln894_2 = and i1 %and_ln894_1, i1 %or_ln894" [patchMaker.cpp:894]   --->   Operation 35 'and' 'and_ln894_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln894_3 = and i1 %and_ln894_2, i1 %and_ln894" [patchMaker.cpp:894]   --->   Operation 36 'and' 'and_ln894_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln893 = ret i1 %and_ln894_3" [patchMaker.cpp:893]   --->   Operation 37 'ret' 'ret_ln893' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ GDn_points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ lastPatchIndex]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ repeat_original]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ white_space_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ previous_white_space_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ current_z_top_index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patches_parameters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lastPatchIndex_read              (read          ) [ 000]
tmp                              (bitconcatenate) [ 000]
tmp_s                            (bitconcatenate) [ 000]
zext_ln886                       (zext          ) [ 000]
sub_ln886                        (sub           ) [ 000]
add_ln886                        (add           ) [ 000]
zext_ln886_2                     (zext          ) [ 000]
patches_parameters_addr          (getelementptr ) [ 001]
GDn_points_addr                  (getelementptr ) [ 001]
current_z_top_index_read         (read          ) [ 000]
previous_white_space_height_read (read          ) [ 000]
white_space_height_read          (read          ) [ 000]
repeat_original_read             (read          ) [ 000]
specinterface_ln0                (specinterface ) [ 000]
sub_ln180                        (sub           ) [ 000]
tmp_36                           (bitselect     ) [ 000]
select_ln180                     (select        ) [ 000]
icmp_ln893                       (icmp          ) [ 000]
patches_parameters_load          (load          ) [ 000]
icmp_ln886                       (icmp          ) [ 000]
icmp_ln895                       (icmp          ) [ 000]
or_ln894                         (or            ) [ 000]
GDn_points_load                  (load          ) [ 000]
icmp_ln896                       (icmp          ) [ 000]
xor_ln897                        (xor           ) [ 000]
icmp_ln893_1                     (icmp          ) [ 000]
tmp_37                           (bitselect     ) [ 000]
or_ln893                         (or            ) [ 000]
and_ln894                        (and           ) [ 000]
and_ln894_1                      (and           ) [ 000]
and_ln894_2                      (and           ) [ 000]
and_ln894_3                      (and           ) [ 000]
ret_ln893                        (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="GDn_points">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDn_points"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lastPatchIndex">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lastPatchIndex"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="repeat_original">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="repeat_original"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="white_space_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="white_space_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="previous_white_space_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="previous_white_space_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="current_z_top_index">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_z_top_index"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="patches_parameters">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="lastPatchIndex_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="5" slack="0"/>
<pin id="58" dir="0" index="1" bw="5" slack="0"/>
<pin id="59" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lastPatchIndex_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="current_z_top_index_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="current_z_top_index_read/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="previous_white_space_height_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="previous_white_space_height_read/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="white_space_height_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="white_space_height_read/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="repeat_original_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="repeat_original_read/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="patches_parameters_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="12" slack="0"/>
<pin id="90" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="12" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="patches_parameters_load/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="GDn_points_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GDn_points_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="GDn_points_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="12" slack="0"/>
<pin id="115" dir="0" index="1" bw="5" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_s_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="5" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln886_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="sub_ln886_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="12" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="0"/>
<pin id="136" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln886/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln886_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="0"/>
<pin id="141" dir="0" index="1" bw="7" slack="0"/>
<pin id="142" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln886_2_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="12" slack="0"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sub_ln180_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_36_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="0" index="2" bw="7" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="select_ln180_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="0" index="2" bw="64" slack="0"/>
<pin id="168" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln893_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln893/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln886_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln895_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="or_ln894_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln894/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln896_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln896/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="xor_ln897_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln897/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln893_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln893_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_37_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="0" index="2" bw="7" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="or_ln893_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln893/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="and_ln894_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln894/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="and_ln894_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln894_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="and_ln894_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln894_2/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="and_ln894_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln894_3/2 "/>
</bind>
</comp>

<comp id="252" class="1005" name="patches_parameters_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="12" slack="1"/>
<pin id="254" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="patches_parameters_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="GDn_points_addr_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="1"/>
<pin id="259" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="GDn_points_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="112"><net_src comp="99" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="56" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="56" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="113" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="129" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="139" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="74" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="74" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="150" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="74" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="93" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="74" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="178" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="107" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="62" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="80" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="74" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="68" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="208" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="172" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="196" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="202" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="190" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="228" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="86" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="260"><net_src comp="99" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="107" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: GDn_points | {}
	Port: patches_parameters | {}
 - Input state : 
	Port: getSolveNextPatchPairWhileCondition : GDn_points | {1 2 }
	Port: getSolveNextPatchPairWhileCondition : lastPatchIndex | {1 }
	Port: getSolveNextPatchPairWhileCondition : repeat_original | {2 }
	Port: getSolveNextPatchPairWhileCondition : white_space_height | {2 }
	Port: getSolveNextPatchPairWhileCondition : previous_white_space_height | {2 }
	Port: getSolveNextPatchPairWhileCondition : current_z_top_index | {2 }
	Port: getSolveNextPatchPairWhileCondition : patches_parameters | {1 2 }
  - Chain level:
	State 1
		zext_ln886 : 1
		sub_ln886 : 2
		add_ln886 : 3
		zext_ln886_2 : 4
		patches_parameters_addr : 5
		patches_parameters_load : 6
		GDn_points_load : 1
	State 2
		select_ln180 : 1
		icmp_ln893 : 2
		icmp_ln886 : 1
		or_ln894 : 2
		icmp_ln896 : 1
		or_ln893 : 1
		and_ln894 : 3
		and_ln894_1 : 2
		and_ln894_2 : 2
		and_ln894_3 : 3
		ret_ln893 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|          |              icmp_ln893_fu_172              |    0    |    29   |
|          |              icmp_ln886_fu_178              |    0    |    20   |
|   icmp   |              icmp_ln895_fu_184              |    0    |    29   |
|          |              icmp_ln896_fu_196              |    0    |    20   |
|          |             icmp_ln893_1_fu_208             |    0    |    29   |
|----------|---------------------------------------------|---------|---------|
|    sub   |               sub_ln886_fu_133              |    0    |    17   |
|          |               sub_ln180_fu_150              |    0    |    71   |
|----------|---------------------------------------------|---------|---------|
|  select  |             select_ln180_fu_164             |    0    |    63   |
|----------|---------------------------------------------|---------|---------|
|    add   |               add_ln886_fu_139              |    0    |    17   |
|----------|---------------------------------------------|---------|---------|
|          |               and_ln894_fu_228              |    0    |    2    |
|    and   |              and_ln894_1_fu_234             |    0    |    2    |
|          |              and_ln894_2_fu_240             |    0    |    2    |
|          |              and_ln894_3_fu_246             |    0    |    2    |
|----------|---------------------------------------------|---------|---------|
|    or    |               or_ln894_fu_190               |    0    |    2    |
|          |               or_ln893_fu_222               |    0    |    2    |
|----------|---------------------------------------------|---------|---------|
|    xor   |               xor_ln897_fu_202              |    0    |    2    |
|----------|---------------------------------------------|---------|---------|
|          |        lastPatchIndex_read_read_fu_56       |    0    |    0    |
|          |     current_z_top_index_read_read_fu_62     |    0    |    0    |
|   read   | previous_white_space_height_read_read_fu_68 |    0    |    0    |
|          |      white_space_height_read_read_fu_74     |    0    |    0    |
|          |       repeat_original_read_read_fu_80       |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|bitconcatenate|                  tmp_fu_113                 |    0    |    0    |
|          |                 tmp_s_fu_121                |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   zext   |              zext_ln886_fu_129              |    0    |    0    |
|          |             zext_ln886_2_fu_145             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
| bitselect|                tmp_36_fu_156                |    0    |    0    |
|          |                tmp_37_fu_214                |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |   309   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|    GDn_points_addr_reg_257    |    3   |
|patches_parameters_addr_reg_252|   12   |
+-------------------------------+--------+
|             Total             |   15   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_107 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   30   ||  0.774  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   309  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   15   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   15   |   327  |
+-----------+--------+--------+--------+
