{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666700637061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666700637062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 20:23:56 2022 " "Processing started: Tue Oct 25 20:23:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666700637062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666700637062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666700637062 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666700637252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666700637252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ds1302_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ds1302_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_top " "Found entity 1: ds1302_top" {  } { { "src/ds1302_top.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666700642638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666700642638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ds1302_drive.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ds1302_drive.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_drive " "Found entity 1: ds1302_drive" {  } { { "src/ds1302_drive.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_drive.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666700642639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666700642639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666700642639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666700642639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "src/UART/uart_tx.v" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/UART/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666700642640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666700642640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "src/UART/uart_top.v" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/UART/uart_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666700642641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666700642641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "src/UART/uart_rx.v" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/UART/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666700642642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666700642642 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ds1302_top ds1302_top.sv(28) " "Verilog HDL Parameter Declaration warning at ds1302_top.sv(28): Parameter Declaration in module \"ds1302_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ds1302_top.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_top.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666700642642 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ds1302_top ds1302_top.sv(29) " "Verilog HDL Parameter Declaration warning at ds1302_top.sv(29): Parameter Declaration in module \"ds1302_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ds1302_top.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_top.sv" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666700642642 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ds1302_top ds1302_top.sv(30) " "Verilog HDL Parameter Declaration warning at ds1302_top.sv(30): Parameter Declaration in module \"ds1302_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ds1302_top.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_top.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666700642643 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ds1302_drive ds1302_drive.sv(22) " "Verilog HDL Parameter Declaration warning at ds1302_drive.sv(22): Parameter Declaration in module \"ds1302_drive\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ds1302_drive.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_drive.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666700642643 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_top uart_top.v(76) " "Verilog HDL Parameter Declaration warning at uart_top.v(76): Parameter Declaration in module \"uart_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/UART/uart_top.v" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/UART/uart_top.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666700642643 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_top uart_top.v(77) " "Verilog HDL Parameter Declaration warning at uart_top.v(77): Parameter Declaration in module \"uart_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/UART/uart_top.v" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/UART/uart_top.v" 77 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666700642643 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_top uart_top.v(78) " "Verilog HDL Parameter Declaration warning at uart_top.v(78): Parameter Declaration in module \"uart_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/UART/uart_top.v" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/UART/uart_top.v" 78 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666700642643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666700642665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top.v(12) " "Verilog HDL assignment warning at top.v(12): truncated value with size 32 to match size of target (16)" {  } { { "src/top.v" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/top.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642666 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_top ds1302_top:m1 " "Elaborating entity \"ds1302_top\" for hierarchy \"ds1302_top:m1\"" {  } { { "src/top.v" "m1" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666700642670 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ds1302_top.sv(57) " "Verilog HDL assignment warning at ds1302_top.sv(57): truncated value with size 32 to match size of target (20)" {  } { { "src/ds1302_top.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_top.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642671 "|top|ds1302_top:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ds1302_top.sv(69) " "Verilog HDL assignment warning at ds1302_top.sv(69): truncated value with size 32 to match size of target (4)" {  } { { "src/ds1302_top.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_top.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642671 "|top|ds1302_top:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ds1302_top.sv(134) " "Verilog HDL assignment warning at ds1302_top.sv(134): truncated value with size 32 to match size of target (4)" {  } { { "src/ds1302_top.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_top.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642672 "|top|ds1302_top:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ds1302_top.sv(137) " "Verilog HDL assignment warning at ds1302_top.sv(137): truncated value with size 32 to match size of target (8)" {  } { { "src/ds1302_top.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_top.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642672 "|top|ds1302_top:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ds1302_top.sv(141) " "Verilog HDL assignment warning at ds1302_top.sv(141): truncated value with size 32 to match size of target (8)" {  } { { "src/ds1302_top.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_top.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642672 "|top|ds1302_top:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ds1302_top.sv(146) " "Verilog HDL assignment warning at ds1302_top.sv(146): truncated value with size 32 to match size of target (8)" {  } { { "src/ds1302_top.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_top.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642672 "|top|ds1302_top:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ds1302_top.sv(151) " "Verilog HDL assignment warning at ds1302_top.sv(151): truncated value with size 32 to match size of target (8)" {  } { { "src/ds1302_top.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_top.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642672 "|top|ds1302_top:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ds1302_top.sv(156) " "Verilog HDL assignment warning at ds1302_top.sv(156): truncated value with size 32 to match size of target (8)" {  } { { "src/ds1302_top.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_top.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642672 "|top|ds1302_top:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ds1302_top.sv(161) " "Verilog HDL assignment warning at ds1302_top.sv(161): truncated value with size 32 to match size of target (8)" {  } { { "src/ds1302_top.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_top.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642672 "|top|ds1302_top:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ds1302_top.sv(166) " "Verilog HDL assignment warning at ds1302_top.sv(166): truncated value with size 32 to match size of target (8)" {  } { { "src/ds1302_top.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_top.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642672 "|top|ds1302_top:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ds1302_top.sv(183) " "Verilog HDL assignment warning at ds1302_top.sv(183): truncated value with size 32 to match size of target (20)" {  } { { "src/ds1302_top.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_top.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642673 "|top|ds1302_top:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_drive ds1302_top:m1\|ds1302_drive:m3 " "Elaborating entity \"ds1302_drive\" for hierarchy \"ds1302_top:m1\|ds1302_drive:m3\"" {  } { { "src/ds1302_top.sv" "m3" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_top.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666700642690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ds1302_drive.sv(25) " "Verilog HDL assignment warning at ds1302_drive.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "src/ds1302_drive.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_drive.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642690 "|top|ds1302_top:m1|ds1302_drive:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ds1302_drive.sv(60) " "Verilog HDL assignment warning at ds1302_drive.sv(60): truncated value with size 32 to match size of target (1)" {  } { { "src/ds1302_drive.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_drive.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642691 "|top|ds1302_top:m1|ds1302_drive:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ds1302_drive.sv(62) " "Verilog HDL assignment warning at ds1302_drive.sv(62): truncated value with size 32 to match size of target (4)" {  } { { "src/ds1302_drive.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_drive.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642691 "|top|ds1302_top:m1|ds1302_drive:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ds1302_drive.sv(65) " "Verilog HDL assignment warning at ds1302_drive.sv(65): truncated value with size 32 to match size of target (2)" {  } { { "src/ds1302_drive.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_drive.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642691 "|top|ds1302_top:m1|ds1302_drive:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ds1302_drive.sv(79) " "Verilog HDL assignment warning at ds1302_drive.sv(79): truncated value with size 32 to match size of target (1)" {  } { { "src/ds1302_drive.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_drive.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642691 "|top|ds1302_top:m1|ds1302_drive:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ds1302_drive.sv(81) " "Verilog HDL assignment warning at ds1302_drive.sv(81): truncated value with size 32 to match size of target (4)" {  } { { "src/ds1302_drive.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_drive.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642691 "|top|ds1302_top:m1|ds1302_drive:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ds1302_drive.sv(84) " "Verilog HDL assignment warning at ds1302_drive.sv(84): truncated value with size 32 to match size of target (2)" {  } { { "src/ds1302_drive.sv" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/ds1302_drive.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666700642691 "|top|ds1302_top:m1|ds1302_drive:m3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:m2 " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:m2\"" {  } { { "src/top.v" "m2" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666700642698 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_data_ready uart_top.v(22) " "Verilog HDL or VHDL warning at uart_top.v(22): object \"rx_data_ready\" assigned a value but never read" {  } { { "src/UART/uart_top.v" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/UART/uart_top.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666700642699 "|top|uart_top:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_top:m2\|uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_top:m2\|uart_tx:uart_tx_inst\"" {  } { { "src/UART/uart_top.v" "uart_tx_inst" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/UART/uart_top.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666700642710 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/UART/uart_tx.v" "" { Text "D:/Users/HUIP/Desktop/UART_DS1302/src/UART/uart_tx.v" 121 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1666700643094 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1666700643094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666700643245 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666700643651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666700643732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666700643732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "406 " "Implemented 406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666700643764 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666700643764 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1666700643764 ""} { "Info" "ICUT_CUT_TM_LCELLS" "384 " "Implemented 384 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666700643764 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666700643764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666700643772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 20:24:03 2022 " "Processing ended: Tue Oct 25 20:24:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666700643772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666700643772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666700643772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666700643772 ""}
