Timing Analyzer report for Sram_CIC
Sun Jul  7 18:09:26 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'
 13. Slow 1200mV 85C Model Setup: 'divisor:inst2|clk_int'
 14. Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 15. Slow 1200mV 85C Model Setup: 'Pixel_clk'
 16. Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 17. Slow 1200mV 85C Model Setup: 'clk_50'
 18. Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 19. Slow 1200mV 85C Model Hold: 'clk_50'
 20. Slow 1200mV 85C Model Hold: 'divisor:inst2|clk_int'
 21. Slow 1200mV 85C Model Hold: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'
 22. Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 23. Slow 1200mV 85C Model Hold: 'Pixel_clk'
 24. Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 25. Slow 1200mV 85C Model Recovery: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'
 26. Slow 1200mV 85C Model Recovery: 'Pixel_clk'
 27. Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 28. Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 29. Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 30. Slow 1200mV 85C Model Removal: 'Pixel_clk'
 31. Slow 1200mV 85C Model Removal: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'
 32. Slow 1200mV 85C Model Metastability Summary
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'
 40. Slow 1200mV 0C Model Setup: 'divisor:inst2|clk_int'
 41. Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 42. Slow 1200mV 0C Model Setup: 'Pixel_clk'
 43. Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 44. Slow 1200mV 0C Model Setup: 'clk_50'
 45. Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 46. Slow 1200mV 0C Model Hold: 'clk_50'
 47. Slow 1200mV 0C Model Hold: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'
 48. Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 49. Slow 1200mV 0C Model Hold: 'divisor:inst2|clk_int'
 50. Slow 1200mV 0C Model Hold: 'Pixel_clk'
 51. Slow 1200mV 0C Model Recovery: 'Pixel_clk'
 52. Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 53. Slow 1200mV 0C Model Recovery: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'
 54. Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 55. Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 56. Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 57. Slow 1200mV 0C Model Removal: 'Pixel_clk'
 58. Slow 1200mV 0C Model Removal: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'
 59. Slow 1200mV 0C Model Metastability Summary
 60. Fast 1200mV 0C Model Setup Summary
 61. Fast 1200mV 0C Model Hold Summary
 62. Fast 1200mV 0C Model Recovery Summary
 63. Fast 1200mV 0C Model Removal Summary
 64. Fast 1200mV 0C Model Minimum Pulse Width Summary
 65. Fast 1200mV 0C Model Setup: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'
 66. Fast 1200mV 0C Model Setup: 'divisor:inst2|clk_int'
 67. Fast 1200mV 0C Model Setup: 'Pixel_clk'
 68. Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 69. Fast 1200mV 0C Model Setup: 'clk_50'
 70. Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 71. Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 72. Fast 1200mV 0C Model Hold: 'clk_50'
 73. Fast 1200mV 0C Model Hold: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'
 74. Fast 1200mV 0C Model Hold: 'divisor:inst2|clk_int'
 75. Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 76. Fast 1200mV 0C Model Hold: 'Pixel_clk'
 77. Fast 1200mV 0C Model Recovery: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'
 78. Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 79. Fast 1200mV 0C Model Recovery: 'Pixel_clk'
 80. Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 81. Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 82. Fast 1200mV 0C Model Removal: 'Pixel_clk'
 83. Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 84. Fast 1200mV 0C Model Removal: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'
 85. Fast 1200mV 0C Model Metastability Summary
 86. Multicorner Timing Analysis Summary
 87. Board Trace Model Assignments
 88. Input Transition Times
 89. Signal Integrity Metrics (Slow 1200mv 0c Model)
 90. Signal Integrity Metrics (Slow 1200mv 85c Model)
 91. Signal Integrity Metrics (Fast 1200mv 0c Model)
 92. Setup Transfers
 93. Hold Transfers
 94. Recovery Transfers
 95. Removal Transfers
 96. Report TCCS
 97. Report RSKM
 98. Unconstrained Paths Summary
 99. Clock Status Summary
100. Unconstrained Input Ports
101. Unconstrained Output Ports
102. Unconstrained Input Ports
103. Unconstrained Output Ports
104. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Sram_CIC                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.4%      ;
;     Processor 3            ;   2.1%      ;
;     Processor 4            ;   2.0%      ;
;     Processors 5-12        ;   0.4%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                            ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int }                   ;
; clk_50                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50 }                                                         ;
; divisor:inst2|clk_int                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:inst2|clk_int }                                          ;
; Pixel_clk                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Pixel_clk }                                                      ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Programador_controlador_block:inst1|controlador:inst|clk_int }   ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Programador_controlador_block:inst1|controlador:inst|clk_int_2 } ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                            ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 244.86 MHz ; 244.86 MHz      ; divisor:inst2|clk_int                                          ;                                                               ;
; 308.07 MHz ; 308.07 MHz      ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ;                                                               ;
; 332.78 MHz ; 250.0 MHz       ; Pixel_clk                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 334.78 MHz ; 334.78 MHz      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ;                                                               ;
; 386.25 MHz ; 250.0 MHz       ; clk_50                                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 400.0 MHz  ; 400.0 MHz       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ;                                                               ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -5.558 ; -122.224      ;
; divisor:inst2|clk_int                                          ; -3.084 ; -14.086       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; -2.080 ; -25.515       ;
; Pixel_clk                                                      ; -2.005 ; -30.015       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -1.706 ; -27.413       ;
; clk_50                                                         ; -1.589 ; -12.567       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                     ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.388 ; 0.000         ;
; clk_50                                                         ; 0.389 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.402 ; 0.000         ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 0.403 ; 0.000         ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 0.403 ; 0.000         ;
; Pixel_clk                                                      ; 0.440 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                  ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -1.708 ; -21.538       ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -1.677 ; -34.920       ;
; Pixel_clk                                                      ; -1.655 ; -30.018       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; -0.904 ; -10.999       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                  ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 1.090 ; 0.000         ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.484 ; 0.000         ;
; Pixel_clk                                                      ; 1.629 ; 0.000         ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 1.725 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk_50                                                         ; -3.000 ; -46.690       ;
; Pixel_clk                                                      ; -3.000 ; -29.985       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; -1.285 ; -30.840       ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -1.285 ; -29.555       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -1.285 ; -25.700       ;
; divisor:inst2|clk_int                                          ; -1.285 ; -14.135       ;
+----------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'                                                                                                                                                              ;
+--------+---------------------------------------------------------------------+----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -5.558 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.153      ;
; -5.558 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.153      ;
; -5.558 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.153      ;
; -5.558 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.153      ;
; -5.558 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.153      ;
; -5.558 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.153      ;
; -5.558 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.153      ;
; -5.558 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.153      ;
; -5.558 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.153      ;
; -5.554 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.149      ;
; -5.554 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.149      ;
; -5.554 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.149      ;
; -5.554 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.149      ;
; -5.554 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.149      ;
; -5.554 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.149      ;
; -5.554 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.149      ;
; -5.554 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.149      ;
; -5.554 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.149      ;
; -5.424 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.019      ;
; -5.424 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.019      ;
; -5.424 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.019      ;
; -5.424 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.019      ;
; -5.424 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.019      ;
; -5.424 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.019      ;
; -5.424 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.019      ;
; -5.424 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.019      ;
; -5.424 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 5.019      ;
; -5.396 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.991      ;
; -5.396 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.991      ;
; -5.396 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.991      ;
; -5.396 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.991      ;
; -5.396 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.991      ;
; -5.396 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.991      ;
; -5.396 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.991      ;
; -5.396 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.991      ;
; -5.396 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.991      ;
; -5.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.837      ;
; -5.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.837      ;
; -5.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.837      ;
; -5.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.837      ;
; -5.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.837      ;
; -5.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.837      ;
; -5.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.837      ;
; -5.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.837      ;
; -5.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.837      ;
; -5.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.837      ;
; -5.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.837      ;
; -5.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.837      ;
; -5.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.837      ;
; -5.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.837      ;
; -5.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.837      ;
; -5.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.837      ;
; -5.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.837      ;
; -5.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.837      ;
; -5.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.834      ;
; -5.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.834      ;
; -5.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.834      ;
; -5.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.834      ;
; -5.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.834      ;
; -5.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.834      ;
; -5.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.834      ;
; -5.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.834      ;
; -5.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.834      ;
; -5.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.834      ;
; -5.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.834      ;
; -5.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.834      ;
; -5.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.834      ;
; -5.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.834      ;
; -5.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.834      ;
; -5.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.834      ;
; -5.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.834      ;
; -5.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.834      ;
; -5.314 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.830      ;
; -5.314 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.830      ;
; -5.314 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.830      ;
; -5.314 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.830      ;
; -5.314 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.830      ;
; -5.314 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.830      ;
; -5.314 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.830      ;
; -5.314 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.830      ;
; -5.314 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.972     ; 4.830      ;
; -5.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.888      ;
; -5.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.888      ;
; -5.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.888      ;
; -5.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.888      ;
; -5.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.888      ;
; -5.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.888      ;
; -5.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.888      ;
; -5.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.888      ;
; -5.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.888      ;
; -5.264 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.859      ;
; -5.264 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.859      ;
; -5.264 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.859      ;
; -5.264 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.859      ;
; -5.264 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.859      ;
; -5.264 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.859      ;
; -5.264 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.859      ;
; -5.264 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.859      ;
; -5.264 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.893     ; 4.859      ;
; -5.244 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.904     ; 4.828      ;
+--------+---------------------------------------------------------------------+----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -3.084 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 4.001      ;
; -3.072 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.989      ;
; -2.852 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.769      ;
; -2.843 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.760      ;
; -2.830 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.747      ;
; -2.807 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.724      ;
; -2.775 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 3.693      ;
; -2.658 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.575      ;
; -2.354 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.271      ;
; -2.273 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.190      ;
; -1.729 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.646      ;
; -1.726 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.643      ;
; -1.717 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.634      ;
; -1.714 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.631      ;
; -1.699 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.616      ;
; -1.638 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.555      ;
; -1.544 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.461      ;
; -1.507 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.424      ;
; -1.466 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.383      ;
; -1.465 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.382      ;
; -1.452 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.369      ;
; -1.449 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.366      ;
; -1.378 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.500        ; 2.941      ; 5.049      ;
; -1.215 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.500        ; 2.940      ; 4.885      ;
; -0.943 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.860      ;
; -0.937 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.854      ;
; -0.900 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.817      ;
; -0.896 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.813      ;
; -0.895 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.812      ;
; -0.885 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.802      ;
; -0.866 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.783      ;
; -0.832 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.749      ;
; -0.821 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.738      ;
; -0.814 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 1.000        ; 2.941      ; 4.985      ;
; -0.812 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.729      ;
; -0.811 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.729      ;
; -0.755 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.673      ;
; -0.730 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.647      ;
; -0.706 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.623      ;
; -0.687 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.604      ;
; -0.648 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 1.000        ; 2.940      ; 4.818      ;
; -0.243 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.160      ;
; -0.200 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.117      ;
; -0.195 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.112      ;
; -0.166 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.083      ;
; -0.121 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.039      ;
; -0.121 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.039      ;
; 0.152  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 0.765      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.080 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.984      ;
; -2.080 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.984      ;
; -2.080 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.984      ;
; -2.080 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.984      ;
; -2.080 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.984      ;
; -2.079 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.983      ;
; -2.079 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.983      ;
; -2.079 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.983      ;
; -2.079 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.983      ;
; -2.079 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.983      ;
; -1.987 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.903      ;
; -1.987 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.903      ;
; -1.987 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.903      ;
; -1.987 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.903      ;
; -1.987 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.903      ;
; -1.972 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 2.875      ;
; -1.972 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 2.875      ;
; -1.972 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 2.875      ;
; -1.972 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 2.875      ;
; -1.972 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 2.875      ;
; -1.958 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 2.861      ;
; -1.958 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 2.861      ;
; -1.958 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 2.861      ;
; -1.958 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 2.861      ;
; -1.958 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 2.861      ;
; -1.889 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.793      ;
; -1.889 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.793      ;
; -1.889 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.793      ;
; -1.889 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.793      ;
; -1.889 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.793      ;
; -1.796 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.712      ;
; -1.796 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.712      ;
; -1.796 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.712      ;
; -1.796 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.712      ;
; -1.796 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.712      ;
; -1.762 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.092     ; 2.668      ;
; -1.761 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.092     ; 2.667      ;
; -1.758 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.662      ;
; -1.758 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.662      ;
; -1.758 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.662      ;
; -1.758 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.662      ;
; -1.758 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.662      ;
; -1.744 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.092     ; 2.650      ;
; -1.743 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.092     ; 2.649      ;
; -1.730 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 2.633      ;
; -1.669 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.573      ;
; -1.669 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.573      ;
; -1.669 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.573      ;
; -1.669 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.573      ;
; -1.669 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.573      ;
; -1.634 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 2.537      ;
; -1.590 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.506      ;
; -1.571 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.092     ; 2.477      ;
; -1.557 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.092     ; 2.463      ;
; -1.556 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.092     ; 2.462      ;
; -1.553 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.092     ; 2.459      ;
; -1.536 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.440      ;
; -1.535 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.439      ;
; -1.516 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.420      ;
; -1.516 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.420      ;
; -1.516 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.420      ;
; -1.516 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.420      ;
; -1.516 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.420      ;
; -1.510 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.428      ;
; -1.475 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 2.378      ;
; -1.475 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 2.378      ;
; -1.475 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 2.378      ;
; -1.475 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 2.378      ;
; -1.475 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 2.378      ;
; -1.440 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.092     ; 2.346      ;
; -1.422 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.092     ; 2.328      ;
; -1.414 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.332      ;
; -1.384 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.302      ;
; -1.366 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.092     ; 2.272      ;
; -1.351 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.092     ; 2.257      ;
; -1.345 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.249      ;
; -1.333 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.092     ; 2.239      ;
; -1.247 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.093     ; 2.152      ;
; -1.235 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.092     ; 2.141      ;
; -1.214 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 2.118      ;
; -1.198 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.092     ; 2.104      ;
; -1.197 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.113      ;
; -1.180 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.092     ; 2.086      ;
; -1.146 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.092     ; 2.052      ;
; -1.094 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 1.998      ;
; -1.082 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.000      ;
; -1.082 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.000      ;
; -1.082 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.000      ;
; -1.050 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.968      ;
; -1.025 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 1.928      ;
; -1.016 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.094     ; 1.920      ;
; -1.009 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.927      ;
; -1.001 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.919      ;
; -1.001 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.919      ;
; -1.001 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.919      ;
; -0.993 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.092     ; 1.899      ;
; -0.959 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.093     ; 1.864      ;
; -0.959 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.093     ; 1.864      ;
; -0.959 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.093     ; 1.864      ;
; -0.956 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.093     ; 1.861      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Pixel_clk'                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.005 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.823      ;
; -2.000 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.818      ;
; -1.986 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.804      ;
; -1.951 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.138     ; 2.831      ;
; -1.908 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.726      ;
; -1.881 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.699      ;
; -1.874 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.692      ;
; -1.873 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.691      ;
; -1.868 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.686      ;
; -1.855 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.673      ;
; -1.854 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.672      ;
; -1.853 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.138     ; 2.733      ;
; -1.819 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.138     ; 2.699      ;
; -1.782 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.600      ;
; -1.776 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.594      ;
; -1.749 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.567      ;
; -1.742 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.560      ;
; -1.741 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.559      ;
; -1.741 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.559      ;
; -1.738 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.556      ;
; -1.736 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.554      ;
; -1.723 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.541      ;
; -1.722 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.540      ;
; -1.721 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.138     ; 2.601      ;
; -1.719 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.537      ;
; -1.687 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.138     ; 2.567      ;
; -1.650 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.468      ;
; -1.644 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.462      ;
; -1.639 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.457      ;
; -1.617 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.435      ;
; -1.615 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.433      ;
; -1.610 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.428      ;
; -1.609 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.427      ;
; -1.609 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.427      ;
; -1.606 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.424      ;
; -1.605 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.423      ;
; -1.604 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.422      ;
; -1.591 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.409      ;
; -1.590 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.408      ;
; -1.589 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.138     ; 2.469      ;
; -1.587 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.405      ;
; -1.586 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.404      ;
; -1.555 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.138     ; 2.435      ;
; -1.518 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.336      ;
; -1.516 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.334      ;
; -1.512 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.330      ;
; -1.507 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.325      ;
; -1.485 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.303      ;
; -1.483 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.301      ;
; -1.483 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.301      ;
; -1.478 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.296      ;
; -1.477 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.295      ;
; -1.477 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.295      ;
; -1.474 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.292      ;
; -1.473 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.291      ;
; -1.472 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.290      ;
; -1.471 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.289      ;
; -1.459 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.277      ;
; -1.458 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.276      ;
; -1.457 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.138     ; 2.337      ;
; -1.455 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.273      ;
; -1.454 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.272      ;
; -1.452 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.270      ;
; -1.423 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.138     ; 2.303      ;
; -1.386 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.204      ;
; -1.385 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.203      ;
; -1.384 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.202      ;
; -1.380 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.198      ;
; -1.375 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.193      ;
; -1.353 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.171      ;
; -1.351 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.169      ;
; -1.351 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.169      ;
; -1.346 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.164      ;
; -1.345 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.163      ;
; -1.342 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.160      ;
; -1.341 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.159      ;
; -1.339 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.157      ;
; -1.338 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.050     ; 2.306      ;
; -1.327 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.145      ;
; -1.325 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.138     ; 2.205      ;
; -1.323 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.141      ;
; -1.322 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.140      ;
; -1.320 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.138      ;
; -1.319 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.050     ; 2.287      ;
; -1.254 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.072      ;
; -1.253 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.071      ;
; -1.252 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.070      ;
; -1.243 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.061      ;
; -1.232 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.050     ; 2.200      ;
; -1.219 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.037      ;
; -1.219 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.037      ;
; -1.213 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.031      ;
; -1.210 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.028      ;
; -1.209 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.027      ;
; -1.207 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.200     ; 2.025      ;
; -1.206 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.050     ; 2.174      ;
; -1.205 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.050     ; 2.173      ;
; -1.201 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.050     ; 2.169      ;
; -1.197 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 2.163      ;
; -1.192 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 2.158      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.706 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.191      ; 2.895      ;
; -1.706 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.191      ; 2.895      ;
; -1.500 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.795      ;
; -1.500 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.795      ;
; -1.499 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.794      ;
; -1.499 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.794      ;
; -1.495 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.191      ; 2.684      ;
; -1.495 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.191      ; 2.684      ;
; -1.449 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.976      ;
; -1.447 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.974      ;
; -1.445 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.972      ;
; -1.444 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.971      ;
; -1.444 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.971      ;
; -1.440 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.967      ;
; -1.440 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.967      ;
; -1.439 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.966      ;
; -1.439 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.966      ;
; -1.437 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.964      ;
; -1.437 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.964      ;
; -1.428 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 2.241      ;
; -1.426 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 2.239      ;
; -1.423 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 2.236      ;
; -1.423 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 2.236      ;
; -1.422 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 2.235      ;
; -1.422 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 2.235      ;
; -1.390 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.296      ; 2.684      ;
; -1.390 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.296      ; 2.684      ;
; -1.385 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.184     ; 2.199      ;
; -1.385 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.184     ; 2.199      ;
; -1.385 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.184     ; 2.199      ;
; -1.378 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 2.191      ;
; -1.378 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 2.191      ;
; -1.377 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 2.190      ;
; -1.374 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 2.187      ;
; -1.371 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 2.184      ;
; -1.365 ; Programador_controlador_block:inst1|programador:inst1|state.error  ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.194      ; 2.557      ;
; -1.365 ; Programador_controlador_block:inst1|programador:inst1|state.error  ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.194      ; 2.557      ;
; -1.309 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.604      ;
; -1.309 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.604      ;
; -1.298 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.175     ; 2.121      ;
; -1.294 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.296      ; 2.588      ;
; -1.294 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.296      ; 2.588      ;
; -1.252 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.184     ; 2.066      ;
; -1.252 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.184     ; 2.066      ;
; -1.252 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.184     ; 2.066      ;
; -1.238 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.166      ;
; -1.192 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 2.005      ;
; -1.190 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 2.003      ;
; -1.188 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 2.001      ;
; -1.188 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 2.001      ;
; -1.187 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 2.000      ;
; -1.187 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 2.000      ;
; -1.187 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 2.000      ;
; -1.186 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 1.999      ;
; -1.186 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 1.999      ;
; -1.184 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 1.997      ;
; -1.182 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.185     ; 1.995      ;
; -1.178 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.473      ;
; -1.178 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.473      ;
; -1.156 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.470     ; 1.684      ;
; -1.108 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.184     ; 1.922      ;
; -1.101 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.628      ;
; -1.099 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.626      ;
; -1.097 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.624      ;
; -1.096 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.623      ;
; -1.096 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.623      ;
; -1.092 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.619      ;
; -1.092 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.619      ;
; -1.091 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.618      ;
; -1.091 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.618      ;
; -1.089 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.384      ;
; -1.089 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.384      ;
; -1.089 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.616      ;
; -1.089 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.616      ;
; -1.085 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.184     ; 1.899      ;
; -1.022 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.175     ; 1.845      ;
; -0.936 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.231      ;
; -0.936 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.231      ;
; -0.927 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.184     ; 1.741      ;
; -0.893 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.184     ; 1.707      ;
; -0.808 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.470     ; 1.336      ;
; -0.637 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.555      ;
; -0.425 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.343      ;
; -0.423 ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.342      ;
; -0.416 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.335      ;
; -0.412 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.331      ;
; -0.407 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.325      ;
; -0.405 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.324      ;
; -0.401 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 1.321      ;
; -0.260 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.179      ;
; -0.257 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.176      ;
; -0.255 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.174      ;
; -0.246 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.165      ;
; -0.244 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.163      ;
; -0.044 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 0.964      ;
; -0.030 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 0.950      ;
; 0.081  ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.095     ; 0.822      ;
; 0.086  ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 0.833      ;
; 0.094  ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 0.825      ;
; 0.138  ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.095     ; 0.765      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                                                                                                                                             ;
+--------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; -1.589 ; divisor:inst2|enable                                ; divisor:inst2|clk_int                        ; clk_50                                       ; clk_50      ; 1.000        ; -0.082     ; 2.505      ;
; -1.235 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; 0.500        ; 2.985      ; 4.940      ;
; -0.814 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.500        ; 2.963      ; 4.497      ;
; -0.742 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.080     ; 1.660      ;
; -0.742 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.080     ; 1.660      ;
; -0.742 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.080     ; 1.660      ;
; -0.696 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; 1.000        ; 2.985      ; 4.901      ;
; -0.545 ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 1.000        ; -0.080     ; 1.463      ;
; -0.540 ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 1.000        ; -0.080     ; 1.458      ;
; -0.458 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.136      ; 1.582      ;
; -0.431 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.161      ; 1.580      ;
; -0.420 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[10] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.161      ; 1.569      ;
; -0.408 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 1.000        ; -0.080     ; 1.326      ;
; -0.406 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[19] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.161      ; 1.555      ;
; -0.404 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.161      ; 1.553      ;
; -0.382 ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 1.000        ; -0.080     ; 1.300      ;
; -0.381 ; trigger_handler:inst5|state.s1                      ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 1.000        ; -0.080     ; 1.299      ;
; -0.364 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.162      ; 1.514      ;
; -0.340 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; decodificador:inst3|num_int[2]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.137      ; 1.465      ;
; -0.334 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.513     ; 0.819      ;
; -0.333 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.513     ; 0.818      ;
; -0.325 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 1.000        ; -0.513     ; 0.810      ;
; -0.315 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 2.963      ; 4.498      ;
; -0.287 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[7]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.136      ; 1.411      ;
; -0.285 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; decodificador:inst3|num_int[1]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.137      ; 1.410      ;
; -0.283 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.136      ; 1.407      ;
; -0.256 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.136      ; 1.380      ;
; -0.247 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[1]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.136      ; 1.371      ;
; -0.245 ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.080     ; 1.163      ;
; -0.244 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.162      ; 1.394      ;
; -0.240 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.162      ; 1.390      ;
; -0.238 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.137      ; 1.363      ;
; -0.237 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.136      ; 1.361      ;
; -0.234 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.162      ; 1.384      ;
; -0.223 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[3]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.136      ; 1.347      ;
; -0.220 ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.080     ; 1.138      ;
; -0.216 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.162      ; 1.366      ;
; -0.204 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[2]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.136      ; 1.328      ;
; -0.199 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.136      ; 1.323      ;
; -0.185 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[18] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.162      ; 1.335      ;
; -0.184 ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.080     ; 1.102      ;
; -0.180 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.082     ; 1.096      ;
; -0.169 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.082     ; 1.085      ;
; -0.169 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 1.000        ; -0.082     ; 1.085      ;
; -0.052 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 1.000        ; -0.082     ; 0.968      ;
; 0.002  ; trigger_handler:inst5|state.s0                      ; trigger_handler:inst5|state.s1               ; clk_50                                       ; clk_50      ; 1.000        ; -0.080     ; 0.916      ;
; 0.094  ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.080     ; 0.824      ;
; 0.094  ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.080     ; 0.824      ;
; 0.095  ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.080     ; 0.823      ;
; 0.134  ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.099     ; 0.765      ;
; 0.151  ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.082     ; 0.765      ;
; 0.153  ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.080     ; 0.765      ;
+--------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.388 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.095      ; 0.669      ;
; 0.393 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.095      ; 0.674      ;
; 0.402 ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.429 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.095      ; 0.710      ;
; 0.453 ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.718      ;
; 0.460 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.725      ;
; 0.608 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.471      ; 1.265      ;
; 0.611 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.877      ;
; 0.617 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.883      ;
; 0.660 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.926      ;
; 0.711 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.976      ;
; 0.711 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.976      ;
; 0.713 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.471      ; 1.370      ;
; 0.714 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.979      ;
; 0.754 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.470      ; 1.410      ;
; 0.809 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.470      ; 1.465      ;
; 0.819 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.471      ; 1.476      ;
; 0.852 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.117      ;
; 0.854 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 1.118      ;
; 0.855 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 1.119      ;
; 0.871 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.470      ; 1.527      ;
; 0.872 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.471      ; 1.529      ;
; 0.890 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.155      ;
; 0.893 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.158      ;
; 0.905 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.171      ;
; 0.932 ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.197      ;
; 0.949 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.471      ; 1.606      ;
; 0.971 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.470      ; 1.627      ;
; 0.977 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.471      ; 1.634      ;
; 1.083 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.471      ; 1.740      ;
; 1.084 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 1.348      ;
; 1.138 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.471      ; 1.795      ;
; 1.154 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.471      ; 1.811      ;
; 1.213 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.471      ; 1.870      ;
; 1.252 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.093      ; 1.551      ;
; 1.254 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.093      ; 1.553      ;
; 1.346 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.296     ; 1.236      ;
; 1.389 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.093      ; 1.688      ;
; 1.391 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.093      ; 1.690      ;
; 1.402 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.471      ; 2.059      ;
; 1.410 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.104      ; 1.720      ;
; 1.418 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.471      ; 2.075      ;
; 1.526 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.824      ;
; 1.529 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.827      ;
; 1.531 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.829      ;
; 1.532 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.830      ;
; 1.532 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.830      ;
; 1.533 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.831      ;
; 1.533 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.831      ;
; 1.533 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.831      ;
; 1.533 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.831      ;
; 1.535 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.833      ;
; 1.536 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.834      ;
; 1.604 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.296     ; 1.494      ;
; 1.609 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.498      ;
; 1.609 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.498      ;
; 1.610 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.499      ;
; 1.611 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.500      ;
; 1.612 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.501      ;
; 1.618 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.507      ;
; 1.619 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.508      ;
; 1.620 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.509      ;
; 1.621 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.510      ;
; 1.621 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.510      ;
; 1.621 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.510      ;
; 1.638 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.936      ;
; 1.638 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.936      ;
; 1.639 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.937      ;
; 1.639 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.937      ;
; 1.641 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.939      ;
; 1.642 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.940      ;
; 1.655 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.104      ; 1.965      ;
; 1.663 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.961      ;
; 1.665 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.963      ;
; 1.668 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.090      ; 1.944      ;
; 1.668 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.966      ;
; 1.669 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.967      ;
; 1.669 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 1.967      ;
; 1.720 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.093      ; 2.019      ;
; 1.720 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.093      ; 2.019      ;
; 1.720 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.093      ; 2.019      ;
; 1.769 ; Programador_controlador_block:inst1|programador:inst1|state.error  ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.486      ; 2.461      ;
; 1.769 ; Programador_controlador_block:inst1|programador:inst1|state.error  ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.486      ; 2.461      ;
; 1.867 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.756      ;
; 1.867 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.756      ;
; 1.868 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.757      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                                                                                                                                             ;
+-------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.389 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.099      ; 0.674      ;
; 0.401 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.082      ; 0.669      ;
; 0.403 ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.080      ; 0.674      ;
; 0.437 ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.080      ; 0.704      ;
; 0.544 ; trigger_handler:inst5|state.s0                      ; trigger_handler:inst5|state.s1               ; clk_50                                       ; clk_50      ; 0.000        ; 0.080      ; 0.810      ;
; 0.561 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 0.000        ; 0.082      ; 0.829      ;
; 0.602 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 3.076      ; 4.126      ;
; 0.619 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.381      ; 1.216      ;
; 0.639 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[18] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.406      ; 1.261      ;
; 0.645 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.082      ; 0.913      ;
; 0.649 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[3]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.381      ; 1.246      ;
; 0.654 ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.080      ; 0.920      ;
; 0.655 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.406      ; 1.277      ;
; 0.658 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.406      ; 1.280      ;
; 0.660 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.381      ; 1.257      ;
; 0.662 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 0.000        ; 0.082      ; 0.930      ;
; 0.664 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[1]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.381      ; 1.261      ;
; 0.669 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[2]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.381      ; 1.266      ;
; 0.676 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.406      ; 1.298      ;
; 0.678 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.082      ; 0.946      ;
; 0.679 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; decodificador:inst3|num_int[1]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.380      ; 1.275      ;
; 0.683 ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.080      ; 0.949      ;
; 0.685 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.406      ; 1.307      ;
; 0.697 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.380      ; 1.293      ;
; 0.708 ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.080      ; 0.974      ;
; 0.709 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.381      ; 1.306      ;
; 0.712 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.406      ; 1.334      ;
; 0.724 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[19] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.405      ; 1.345      ;
; 0.730 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.405      ; 1.351      ;
; 0.730 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[7]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.380      ; 1.326      ;
; 0.739 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.381      ; 1.336      ;
; 0.741 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; decodificador:inst3|num_int[2]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.380      ; 1.337      ;
; 0.750 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[10] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.405      ; 1.371      ;
; 0.760 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.405      ; 1.381      ;
; 0.778 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.380      ; 1.374      ;
; 0.847 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 0.000        ; -0.332     ; 0.701      ;
; 0.848 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 0.000        ; -0.332     ; 0.702      ;
; 0.857 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 0.000        ; -0.332     ; 0.711      ;
; 0.889 ; trigger_handler:inst5|state.s1                      ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 0.000        ; 0.080      ; 1.155      ;
; 0.900 ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 0.000        ; 0.080      ; 1.166      ;
; 0.968 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 0.000        ; 0.080      ; 1.234      ;
; 1.013 ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 0.000        ; 0.080      ; 1.279      ;
; 1.036 ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 0.000        ; 0.080      ; 1.302      ;
; 1.084 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; 0.000        ; 3.099      ; 4.631      ;
; 1.135 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; -0.500       ; 3.076      ; 4.159      ;
; 1.427 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.080      ; 1.693      ;
; 1.427 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.080      ; 1.693      ;
; 1.427 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.080      ; 1.693      ;
; 1.657 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; -0.500       ; 3.099      ; 4.704      ;
; 2.000 ; divisor:inst2|enable                                ; divisor:inst2|clk_int                        ; clk_50                                       ; clk_50      ; 0.000        ; 0.082      ; 2.268      ;
+-------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.402 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.646 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.913      ;
; 0.659 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.926      ;
; 0.661 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 0.929      ;
; 0.661 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 0.929      ;
; 0.664 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.931      ;
; 0.808 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.075      ;
; 0.910 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.177      ;
; 0.951 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.218      ;
; 0.967 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.234      ;
; 0.995 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 3.083      ; 4.516      ;
; 1.000 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 1.268      ;
; 1.012 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.279      ;
; 1.017 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.284      ;
; 1.021 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 1.289      ;
; 1.023 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.290      ;
; 1.025 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.292      ;
; 1.043 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.310      ;
; 1.077 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.344      ;
; 1.083 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 3.084      ; 4.605      ;
; 1.114 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.381      ;
; 1.115 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.382      ;
; 1.284 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.551      ;
; 1.296 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.563      ;
; 1.340 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.607      ;
; 1.351 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.618      ;
; 1.399 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.666      ;
; 1.400 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.667      ;
; 1.440 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.707      ;
; 1.442 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.709      ;
; 1.463 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.730      ;
; 1.466 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.733      ;
; 1.468 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.735      ;
; 1.550 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; -0.500       ; 3.083      ; 4.571      ;
; 1.589 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.856      ;
; 1.619 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; -0.500       ; 3.084      ; 4.641      ;
; 1.640 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.907      ;
; 1.698 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.965      ;
; 2.559 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 2.826      ;
; 2.606 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 2.873      ;
; 2.622 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 2.889      ;
; 2.671 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 2.938      ;
; 2.794 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.061      ;
; 2.851 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.118      ;
; 2.922 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.189      ;
; 2.953 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.220      ;
; 2.958 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.225      ;
; 2.962 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 3.230      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'                                                                                                                                                                               ;
+-------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.403 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.443 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 0.709      ;
; 0.656 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 0.927      ;
; 0.663 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 0.929      ;
; 0.675 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 0.942      ;
; 0.712 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 0.978      ;
; 0.971 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.093      ; 1.250      ;
; 0.974 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.093      ; 1.255      ;
; 0.977 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.243      ;
; 0.983 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.250      ;
; 0.984 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.251      ;
; 0.985 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.251      ;
; 0.986 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.252      ;
; 0.987 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.256      ;
; 0.990 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.256      ;
; 0.990 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.256      ;
; 0.991 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.257      ;
; 0.992 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.260      ;
; 0.995 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.261      ;
; 1.017 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.283      ;
; 1.083 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.093      ; 1.362      ;
; 1.088 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.093      ; 1.367      ;
; 1.095 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.361      ;
; 1.095 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.362      ;
; 1.096 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.363      ;
; 1.097 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.363      ;
; 1.097 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.093      ; 1.376      ;
; 1.097 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.093      ; 1.376      ;
; 1.099 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.364      ;
; 1.100 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.366      ;
; 1.100 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.367      ;
; 1.101 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.368      ;
; 1.102 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.368      ;
; 1.102 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.093      ; 1.381      ;
; 1.102 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.093      ; 1.381      ;
; 1.110 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.377      ;
; 1.111 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.377      ;
; 1.112 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.378      ;
; 1.113 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.380      ;
; 1.114 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.380      ;
; 1.114 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.381      ;
; 1.115 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.382      ;
; 1.116 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.382      ;
; 1.117 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.383      ;
; 1.118 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.385      ;
; 1.119 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.385      ;
; 1.119 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.386      ;
; 1.209 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.093      ; 1.488      ;
; 1.209 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.093      ; 1.488      ;
; 1.214 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.093      ; 1.493      ;
; 1.214 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.093      ; 1.493      ;
; 1.221 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.487      ;
; 1.221 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.488      ;
; 1.222 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.489      ;
; 1.223 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.489      ;
; 1.223 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.093      ; 1.502      ;
; 1.223 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.093      ; 1.502      ;
; 1.224 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.093      ; 1.503      ;
; 1.226 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.492      ;
; 1.226 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.493      ;
; 1.227 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.493      ;
; 1.227 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.081      ; 1.494      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.674      ;
; 0.438 ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.704      ;
; 0.444 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.710      ;
; 0.446 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.712      ;
; 0.453 ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.718      ;
; 0.457 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.723      ;
; 0.497 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 0.885      ;
; 0.508 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2     ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 0.898      ;
; 0.550 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 0.940      ;
; 0.561 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 0.949      ;
; 0.564 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 0.952      ;
; 0.600 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.866      ;
; 0.612 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.878      ;
; 0.616 ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.882      ;
; 0.623 ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.889      ;
; 0.662 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 1.050      ;
; 0.665 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 1.053      ;
; 0.698 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.964      ;
; 0.718 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.984      ;
; 0.729 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.995      ;
; 0.732 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.998      ;
; 0.738 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.004      ;
; 0.763 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.029      ;
; 0.774 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 1.162      ;
; 0.784 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1     ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.174      ;
; 0.808 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.074      ;
; 0.815 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 1.203      ;
; 0.825 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 1.213      ;
; 0.840 ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.077      ; 1.103      ;
; 0.852 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.118      ;
; 0.971 ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.237      ;
; 0.992 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 1.380      ;
; 1.007 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 1.395      ;
; 1.013 ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.279      ;
; 1.046 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1     ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.436      ;
; 1.054 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 1.442      ;
; 1.056 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.446      ;
; 1.098 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.364      ;
; 1.103 ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.082      ; 1.371      ;
; 1.113 ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.379      ;
; 1.122 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.388      ;
; 1.160 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 1.548      ;
; 1.198 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 1.586      ;
; 1.206 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2     ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.596      ;
; 1.207 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 1.595      ;
; 1.247 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.181      ; 1.634      ;
; 1.287 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 1.675      ;
; 1.333 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.599      ;
; 1.334 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 1.722      ;
; 1.338 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.181      ; 1.725      ;
; 1.351 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.185      ; 1.742      ;
; 1.360 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.750      ;
; 1.407 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 1.795      ;
; 1.456 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.185      ; 1.847      ;
; 1.483 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.185      ; 1.874      ;
; 1.488 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 1.876      ;
; 1.509 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.899      ;
; 1.509 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.899      ;
; 1.509 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.899      ;
; 1.527 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.793      ;
; 1.531 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.185      ; 1.922      ;
; 1.554 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 1.942      ;
; 1.561 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.181      ; 1.948      ;
; 1.562 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.185      ; 1.953      ;
; 1.577 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.181      ; 1.964      ;
; 1.578 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.181      ; 1.965      ;
; 1.588 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.185      ; 1.979      ;
; 1.616 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.882      ;
; 1.627 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 2.017      ;
; 1.636 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.185      ; 2.027      ;
; 1.650 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.916      ;
; 1.650 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.916      ;
; 1.650 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.916      ;
; 1.661 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.181      ; 2.048      ;
; 1.680 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 2.068      ;
; 1.684 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 2.072      ;
; 1.692 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.185      ; 2.083      ;
; 1.694 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.185      ; 2.085      ;
; 1.706 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.077      ; 1.969      ;
; 1.712 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.181      ; 2.099      ;
; 1.718 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.077      ; 1.981      ;
; 1.726 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.181      ; 2.113      ;
; 1.727 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 2.115      ;
; 1.742 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.185      ; 2.133      ;
; 1.824 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.185      ; 2.215      ;
; 1.826 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.181      ; 2.213      ;
; 1.872 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.185      ; 2.263      ;
; 1.873 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 2.261      ;
; 1.881 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.185      ; 2.272      ;
; 1.886 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 2.152      ;
; 1.889 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.182      ; 2.277      ;
; 1.897 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.185      ; 2.288      ;
; 1.930 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.181      ; 2.317      ;
; 1.930 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.181      ; 2.317      ;
; 1.930 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.181      ; 2.317      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Pixel_clk'                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.440 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.669      ;
; 0.644 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.119      ; 0.949      ;
; 0.696 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.925      ;
; 0.698 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.927      ;
; 0.699 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.928      ;
; 0.700 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.929      ;
; 0.703 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.932      ;
; 0.704 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.933      ;
; 0.704 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.933      ;
; 0.704 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.933      ;
; 0.705 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.934      ;
; 0.705 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.934      ;
; 0.706 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.935      ;
; 0.708 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.937      ;
; 0.712 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.941      ;
; 0.848 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 1.077      ;
; 0.852 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 1.081      ;
; 0.862 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 1.091      ;
; 0.870 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 1.099      ;
; 0.871 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 1.100      ;
; 0.957 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.119      ; 1.262      ;
; 0.962 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.119      ; 1.267      ;
; 1.008 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.246      ;
; 1.009 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.247      ;
; 1.011 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.249      ;
; 1.012 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.250      ;
; 1.013 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.251      ;
; 1.015 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.246      ;
; 1.015 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.251      ;
; 1.016 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.254      ;
; 1.016 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.252      ;
; 1.018 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.256      ;
; 1.019 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.255      ;
; 1.021 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.259      ;
; 1.021 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.257      ;
; 1.022 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.260      ;
; 1.023 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.261      ;
; 1.024 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.262      ;
; 1.024 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.260      ;
; 1.024 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.260      ;
; 1.028 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.266      ;
; 1.028 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.264      ;
; 1.029 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.267      ;
; 1.029 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.265      ;
; 1.034 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.265      ;
; 1.083 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.119      ; 1.388      ;
; 1.088 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.119      ; 1.393      ;
; 1.129 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.367      ;
; 1.130 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.368      ;
; 1.132 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.370      ;
; 1.133 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.371      ;
; 1.135 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.373      ;
; 1.136 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.367      ;
; 1.136 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.372      ;
; 1.137 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.375      ;
; 1.138 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.376      ;
; 1.139 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.377      ;
; 1.141 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.372      ;
; 1.141 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.372      ;
; 1.142 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.380      ;
; 1.142 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.378      ;
; 1.144 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.382      ;
; 1.145 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.381      ;
; 1.147 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.385      ;
; 1.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.387      ;
; 1.150 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.388      ;
; 1.150 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.386      ;
; 1.150 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.386      ;
; 1.155 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.393      ;
; 1.155 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.386      ;
; 1.155 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.391      ;
; 1.158 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.394      ;
; 1.160 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.391      ;
; 1.161 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.392      ;
; 1.180 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.416      ;
; 1.181 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.417      ;
; 1.182 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.418      ;
; 1.187 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.423      ;
; 1.208 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.752      ; 1.676      ;
; 1.209 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.119      ; 1.514      ;
; 1.214 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.119      ; 1.519      ;
; 1.255 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.735      ; 1.706      ;
; 1.255 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.735      ; 1.706      ;
; 1.255 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.735      ; 1.706      ;
; 1.255 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.735      ; 1.706      ;
; 1.255 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.735      ; 1.706      ;
; 1.255 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.735      ; 1.706      ;
; 1.255 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.735      ; 1.706      ;
; 1.255 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.735      ; 1.706      ;
; 1.255 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.735      ; 1.706      ;
; 1.255 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.735      ; 1.706      ;
; 1.256 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.494      ;
; 1.258 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.496      ;
; 1.259 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.497      ;
; 1.262 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.493      ;
; 1.262 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.493      ;
; 1.263 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.501      ;
; 1.264 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.502      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.708 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.172     ; 2.534      ;
; -1.303 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.181     ; 2.120      ;
; -1.303 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.181     ; 2.120      ;
; -1.303 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.181     ; 2.120      ;
; -1.303 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.181     ; 2.120      ;
; -1.303 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.181     ; 2.120      ;
; -1.303 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.181     ; 2.120      ;
; -1.092 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.182     ; 1.908      ;
; -1.092 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.182     ; 1.908      ;
; -1.092 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.182     ; 1.908      ;
; -1.092 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.182     ; 1.908      ;
; -1.092 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.182     ; 1.908      ;
; -1.092 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.182     ; 1.908      ;
; -1.092 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.182     ; 1.908      ;
; -1.092 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.182     ; 1.908      ;
; -1.092 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.182     ; 1.908      ;
; -1.092 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.182     ; 1.908      ;
; -1.092 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.182     ; 1.908      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'                                                                                                                       ;
+--------+--------------------------------+-----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                             ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -1.677 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.391     ; 2.274      ;
; -1.677 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.391     ; 2.274      ;
; -1.677 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.391     ; 2.274      ;
; -1.677 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.391     ; 2.274      ;
; -1.677 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.391     ; 2.274      ;
; -1.677 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.391     ; 2.274      ;
; -1.677 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.391     ; 2.274      ;
; -1.677 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.391     ; 2.274      ;
; -1.677 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.391     ; 2.274      ;
; -1.677 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.391     ; 2.274      ;
; -1.527 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.378     ; 2.137      ;
; -1.527 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.378     ; 2.137      ;
; -1.527 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.378     ; 2.137      ;
; -1.527 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.378     ; 2.137      ;
; -1.338 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.380     ; 1.946      ;
; -1.338 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.380     ; 1.946      ;
; -1.338 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.380     ; 1.946      ;
; -1.338 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.380     ; 1.946      ;
; -1.338 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.380     ; 1.946      ;
; -1.338 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.380     ; 1.946      ;
; -1.338 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.380     ; 1.946      ;
; -1.338 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.380     ; 1.946      ;
; -1.338 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.380     ; 1.946      ;
+--------+--------------------------------+-----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Pixel_clk'                                                                                                                                         ;
+--------+--------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.655 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.376      ; 2.519      ;
; -1.655 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.376      ; 2.519      ;
; -1.655 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.376      ; 2.519      ;
; -1.655 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.376      ; 2.519      ;
; -1.655 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.376      ; 2.519      ;
; -1.655 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.376      ; 2.519      ;
; -1.655 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.376      ; 2.519      ;
; -1.655 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.376      ; 2.519      ;
; -1.655 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.376      ; 2.519      ;
; -1.655 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.376      ; 2.519      ;
; -1.278 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.393      ; 2.159      ;
; -1.219 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.452      ; 2.159      ;
; -1.219 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.452      ; 2.159      ;
; -1.219 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.452      ; 2.159      ;
; -1.219 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.452      ; 2.159      ;
; -1.219 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.452      ; 2.159      ;
; -1.219 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.452      ; 2.159      ;
; -1.219 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.452      ; 2.159      ;
; -1.219 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.452      ; 2.159      ;
; -1.219 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.452      ; 2.159      ;
; -1.219 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.452      ; 2.159      ;
+--------+--------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.904 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 1.807      ;
; -0.904 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.095     ; 1.807      ;
; -0.707 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.093     ; 1.612      ;
; -0.707 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.093     ; 1.612      ;
; -0.707 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.093     ; 1.612      ;
; -0.707 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.093     ; 1.612      ;
; -0.707 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.093     ; 1.612      ;
; -0.707 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.093     ; 1.612      ;
; -0.707 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.093     ; 1.612      ;
; -0.707 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.093     ; 1.612      ;
; -0.707 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.093     ; 1.612      ;
; -0.707 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.093     ; 1.612      ;
; -0.707 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.093     ; 1.612      ;
; -0.707 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.093     ; 1.612      ;
; -0.707 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.093     ; 1.612      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.090 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.480      ;
; 1.090 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.480      ;
; 1.090 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.480      ;
; 1.090 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.480      ;
; 1.090 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.480      ;
; 1.090 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.480      ;
; 1.090 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.480      ;
; 1.090 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.480      ;
; 1.090 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.480      ;
; 1.090 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.480      ;
; 1.090 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.480      ;
; 1.090 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.480      ;
; 1.090 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.184      ; 1.480      ;
; 1.296 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.181      ; 1.683      ;
; 1.296 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.181      ; 1.683      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.484 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.094      ; 1.784      ;
; 1.484 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.094      ; 1.784      ;
; 1.484 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.094      ; 1.784      ;
; 1.484 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.094      ; 1.784      ;
; 1.484 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.094      ; 1.784      ;
; 1.484 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.094      ; 1.784      ;
; 1.484 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.094      ; 1.784      ;
; 1.484 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.094      ; 1.784      ;
; 1.484 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.094      ; 1.784      ;
; 1.484 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.094      ; 1.784      ;
; 1.484 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.094      ; 1.784      ;
; 1.706 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.095      ; 2.007      ;
; 1.706 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.095      ; 2.007      ;
; 1.706 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.095      ; 2.007      ;
; 1.706 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.095      ; 2.007      ;
; 1.706 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.095      ; 2.007      ;
; 1.706 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.095      ; 2.007      ;
; 2.078 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.106      ; 2.390      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Pixel_clk'                                                                                                                                         ;
+-------+--------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.629 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.704      ; 2.049      ;
; 1.629 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.704      ; 2.049      ;
; 1.629 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.704      ; 2.049      ;
; 1.629 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.704      ; 2.049      ;
; 1.629 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.704      ; 2.049      ;
; 1.629 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.704      ; 2.049      ;
; 1.629 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.704      ; 2.049      ;
; 1.629 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.704      ; 2.049      ;
; 1.629 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.704      ; 2.049      ;
; 1.629 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.704      ; 2.049      ;
; 1.691 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.642      ; 2.049      ;
; 2.040 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.625      ; 2.381      ;
; 2.040 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.625      ; 2.381      ;
; 2.040 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.625      ; 2.381      ;
; 2.040 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.625      ; 2.381      ;
; 2.040 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.625      ; 2.381      ;
; 2.040 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.625      ; 2.381      ;
; 2.040 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.625      ; 2.381      ;
; 2.040 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.625      ; 2.381      ;
; 2.040 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.625      ; 2.381      ;
; 2.040 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.625      ; 2.381      ;
+-------+--------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'                                                                                                                       ;
+-------+--------------------------------+-----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                             ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; 1.725 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.136     ; 1.805      ;
; 1.725 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.136     ; 1.805      ;
; 1.725 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.136     ; 1.805      ;
; 1.725 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.136     ; 1.805      ;
; 1.725 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.136     ; 1.805      ;
; 1.725 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.136     ; 1.805      ;
; 1.725 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.136     ; 1.805      ;
; 1.725 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.136     ; 1.805      ;
; 1.725 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.136     ; 1.805      ;
; 1.940 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.135     ; 2.021      ;
; 1.940 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.135     ; 2.021      ;
; 1.940 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.135     ; 2.021      ;
; 1.940 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.135     ; 2.021      ;
; 2.054 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.148     ; 2.122      ;
; 2.054 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.148     ; 2.122      ;
; 2.054 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.148     ; 2.122      ;
; 2.054 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.148     ; 2.122      ;
; 2.054 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.148     ; 2.122      ;
; 2.054 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.148     ; 2.122      ;
; 2.054 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.148     ; 2.122      ;
; 2.054 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.148     ; 2.122      ;
; 2.054 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.148     ; 2.122      ;
; 2.054 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.148     ; 2.122      ;
+-------+--------------------------------+-----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 267.38 MHz ; 267.38 MHz      ; divisor:inst2|clk_int                                          ;                                                               ;
; 340.14 MHz ; 340.14 MHz      ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ;                                                               ;
; 364.3 MHz  ; 364.3 MHz       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ;                                                               ;
; 373.41 MHz ; 250.0 MHz       ; Pixel_clk                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 416.49 MHz ; 250.0 MHz       ; clk_50                                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 439.56 MHz ; 437.64 MHz      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -5.073 ; -111.474      ;
; divisor:inst2|clk_int                                          ; -2.740 ; -11.838       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; -1.815 ; -21.602       ;
; Pixel_clk                                                      ; -1.678 ; -25.477       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -1.437 ; -22.766       ;
; clk_50                                                         ; -1.401 ; -7.704        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.340 ; 0.000         ;
; clk_50                                                         ; 0.348 ; 0.000         ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 0.354 ; 0.000         ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 0.354 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.354 ; 0.000         ;
; Pixel_clk                                                      ; 0.387 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Pixel_clk                                                      ; -1.462 ; -26.440       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -1.453 ; -17.750       ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -1.446 ; -29.973       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; -0.745 ; -8.458        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 0.993 ; 0.000         ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.360 ; 0.000         ;
; Pixel_clk                                                      ; 1.533 ; 0.000         ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 1.608 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk_50                                                         ; -3.000 ; -46.690       ;
; Pixel_clk                                                      ; -3.000 ; -29.985       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; -1.285 ; -30.840       ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -1.285 ; -29.555       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -1.285 ; -25.700       ;
; divisor:inst2|clk_int                                          ; -1.285 ; -14.135       ;
+----------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'                                                                                                                                                               ;
+--------+---------------------------------------------------------------------+----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -5.073 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.731      ;
; -5.073 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.731      ;
; -5.073 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.731      ;
; -5.073 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.731      ;
; -5.073 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.731      ;
; -5.073 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.731      ;
; -5.073 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.731      ;
; -5.073 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.731      ;
; -5.073 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.731      ;
; -5.070 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.728      ;
; -5.070 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.728      ;
; -5.070 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.728      ;
; -5.070 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.728      ;
; -5.070 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.728      ;
; -5.070 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.728      ;
; -5.070 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.728      ;
; -5.070 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.728      ;
; -5.070 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.728      ;
; -4.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.594      ;
; -4.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.594      ;
; -4.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.594      ;
; -4.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.594      ;
; -4.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.594      ;
; -4.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.594      ;
; -4.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.594      ;
; -4.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.594      ;
; -4.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.594      ;
; -4.924 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.582      ;
; -4.924 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.582      ;
; -4.924 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.582      ;
; -4.924 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.582      ;
; -4.924 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.582      ;
; -4.924 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.582      ;
; -4.924 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.582      ;
; -4.924 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.582      ;
; -4.924 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.582      ;
; -4.838 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.496      ;
; -4.838 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.496      ;
; -4.838 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.496      ;
; -4.838 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.496      ;
; -4.838 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.496      ;
; -4.838 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.496      ;
; -4.838 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.496      ;
; -4.838 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.496      ;
; -4.838 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.496      ;
; -4.837 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.423      ;
; -4.837 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.423      ;
; -4.837 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.423      ;
; -4.837 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.423      ;
; -4.837 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.423      ;
; -4.837 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.423      ;
; -4.837 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.423      ;
; -4.837 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.423      ;
; -4.837 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.423      ;
; -4.837 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.423      ;
; -4.837 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.423      ;
; -4.837 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.423      ;
; -4.837 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.423      ;
; -4.837 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.423      ;
; -4.837 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.423      ;
; -4.837 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.423      ;
; -4.837 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.423      ;
; -4.837 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.423      ;
; -4.836 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.422      ;
; -4.836 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.422      ;
; -4.836 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.422      ;
; -4.836 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.422      ;
; -4.836 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.422      ;
; -4.836 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.422      ;
; -4.836 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.422      ;
; -4.836 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.422      ;
; -4.836 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.422      ;
; -4.836 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.422      ;
; -4.836 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.422      ;
; -4.836 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.422      ;
; -4.836 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.422      ;
; -4.836 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.422      ;
; -4.836 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.422      ;
; -4.836 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.422      ;
; -4.836 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.422      ;
; -4.836 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.422      ;
; -4.826 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.412      ;
; -4.826 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.412      ;
; -4.826 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.412      ;
; -4.826 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.412      ;
; -4.826 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.412      ;
; -4.826 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.412      ;
; -4.826 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.412      ;
; -4.826 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.412      ;
; -4.826 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.903     ; 4.412      ;
; -4.785 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.443      ;
; -4.785 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.443      ;
; -4.785 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.443      ;
; -4.785 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.443      ;
; -4.785 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.443      ;
; -4.785 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.443      ;
; -4.785 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.443      ;
; -4.785 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.443      ;
; -4.785 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.831     ; 4.443      ;
; -4.781 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.844     ; 4.426      ;
+--------+---------------------------------------------------------------------+----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -2.740 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.667      ;
; -2.704 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.631      ;
; -2.540 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.467      ;
; -2.507 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.434      ;
; -2.495 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.422      ;
; -2.488 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.415      ;
; -2.454 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 3.382      ;
; -2.377 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.304      ;
; -2.088 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.015      ;
; -2.005 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.932      ;
; -1.464 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.391      ;
; -1.461 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.388      ;
; -1.455 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.382      ;
; -1.437 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.364      ;
; -1.434 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.361      ;
; -1.355 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.282      ;
; -1.318 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.245      ;
; -1.261 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.500        ; 2.648      ; 4.621      ;
; -1.236 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.163      ;
; -1.219 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.146      ;
; -1.216 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.143      ;
; -1.197 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.124      ;
; -1.196 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.123      ;
; -1.045 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.500        ; 2.647      ; 4.404      ;
; -0.758 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 1.000        ; 2.648      ; 4.618      ;
; -0.753 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.680      ;
; -0.739 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.666      ;
; -0.714 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.641      ;
; -0.713 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.640      ;
; -0.712 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.639      ;
; -0.690 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.617      ;
; -0.677 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.604      ;
; -0.652 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 1.000        ; 2.647      ; 4.511      ;
; -0.640 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.567      ;
; -0.627 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.554      ;
; -0.624 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 1.552      ;
; -0.623 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.550      ;
; -0.566 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 1.494      ;
; -0.553 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.480      ;
; -0.549 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.476      ;
; -0.513 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.440      ;
; -0.134 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.061      ;
; -0.080 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.007      ;
; -0.078 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.005      ;
; -0.044 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 0.971      ;
; -0.007 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 0.935      ;
; -0.006 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 0.934      ;
; 0.244  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 0.683      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.815 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.732      ;
; -1.815 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.732      ;
; -1.815 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.732      ;
; -1.815 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.732      ;
; -1.815 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.732      ;
; -1.814 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.731      ;
; -1.814 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.731      ;
; -1.814 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.731      ;
; -1.814 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.731      ;
; -1.814 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.731      ;
; -1.745 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.074     ; 2.670      ;
; -1.745 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.074     ; 2.670      ;
; -1.745 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.074     ; 2.670      ;
; -1.745 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.074     ; 2.670      ;
; -1.745 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.074     ; 2.670      ;
; -1.727 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.643      ;
; -1.727 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.643      ;
; -1.727 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.643      ;
; -1.727 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.643      ;
; -1.727 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.643      ;
; -1.712 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.628      ;
; -1.712 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.628      ;
; -1.712 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.628      ;
; -1.712 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.628      ;
; -1.712 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.628      ;
; -1.653 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.570      ;
; -1.653 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.570      ;
; -1.653 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.570      ;
; -1.653 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.570      ;
; -1.653 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.570      ;
; -1.590 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.074     ; 2.515      ;
; -1.590 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.074     ; 2.515      ;
; -1.590 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.074     ; 2.515      ;
; -1.590 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.074     ; 2.515      ;
; -1.590 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.074     ; 2.515      ;
; -1.530 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.447      ;
; -1.530 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.447      ;
; -1.530 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.447      ;
; -1.530 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.447      ;
; -1.530 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.447      ;
; -1.521 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.440      ;
; -1.520 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.439      ;
; -1.519 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.435      ;
; -1.518 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.437      ;
; -1.517 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.436      ;
; -1.435 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.352      ;
; -1.435 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.352      ;
; -1.435 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.352      ;
; -1.435 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.352      ;
; -1.435 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.352      ;
; -1.426 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.342      ;
; -1.390 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.074     ; 2.315      ;
; -1.359 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.278      ;
; -1.356 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.275      ;
; -1.343 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.262      ;
; -1.342 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.261      ;
; -1.334 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 2.261      ;
; -1.307 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.224      ;
; -1.307 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.224      ;
; -1.307 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.224      ;
; -1.307 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.224      ;
; -1.307 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.224      ;
; -1.301 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.218      ;
; -1.300 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.217      ;
; -1.267 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 2.194      ;
; -1.247 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.163      ;
; -1.247 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.163      ;
; -1.247 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.163      ;
; -1.247 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.163      ;
; -1.247 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.163      ;
; -1.236 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.155      ;
; -1.233 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.152      ;
; -1.181 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.100      ;
; -1.167 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 2.094      ;
; -1.141 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.060      ;
; -1.139 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.056      ;
; -1.138 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.057      ;
; -1.092 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 2.010      ;
; -1.058 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.977      ;
; -1.016 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 1.933      ;
; -1.013 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.932      ;
; -1.010 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.929      ;
; -1.008 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.074     ; 1.933      ;
; -0.963 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.882      ;
; -0.908 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 1.825      ;
; -0.890 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.817      ;
; -0.890 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.817      ;
; -0.890 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.817      ;
; -0.886 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.813      ;
; -0.863 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.790      ;
; -0.843 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 1.759      ;
; -0.835 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.754      ;
; -0.830 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.748      ;
; -0.830 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 1.747      ;
; -0.816 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.743      ;
; -0.816 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.743      ;
; -0.816 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.743      ;
; -0.781 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.699      ;
; -0.781 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.699      ;
; -0.781 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.699      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Pixel_clk'                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.517      ;
; -1.674 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.513      ;
; -1.645 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.484      ;
; -1.638 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.128     ; 2.529      ;
; -1.590 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.429      ;
; -1.574 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.413      ;
; -1.562 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.401      ;
; -1.558 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.397      ;
; -1.558 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.397      ;
; -1.543 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.128     ; 2.434      ;
; -1.529 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.368      ;
; -1.529 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.368      ;
; -1.522 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.128     ; 2.413      ;
; -1.478 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.317      ;
; -1.474 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.313      ;
; -1.458 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.297      ;
; -1.451 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.290      ;
; -1.446 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.285      ;
; -1.442 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.281      ;
; -1.442 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.281      ;
; -1.439 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.278      ;
; -1.427 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.128     ; 2.318      ;
; -1.413 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.252      ;
; -1.413 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.252      ;
; -1.410 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.249      ;
; -1.406 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.128     ; 2.297      ;
; -1.362 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.201      ;
; -1.358 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.197      ;
; -1.353 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.192      ;
; -1.342 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.181      ;
; -1.340 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.179      ;
; -1.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.174      ;
; -1.330 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.169      ;
; -1.326 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.165      ;
; -1.326 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.165      ;
; -1.323 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.162      ;
; -1.322 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.161      ;
; -1.311 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.128     ; 2.202      ;
; -1.297 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.136      ;
; -1.297 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.136      ;
; -1.294 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.133      ;
; -1.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.132      ;
; -1.290 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.128     ; 2.181      ;
; -1.246 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.085      ;
; -1.244 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.083      ;
; -1.242 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.081      ;
; -1.237 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.076      ;
; -1.226 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.065      ;
; -1.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.063      ;
; -1.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.063      ;
; -1.219 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.058      ;
; -1.214 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.053      ;
; -1.210 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.049      ;
; -1.210 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.049      ;
; -1.207 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.046      ;
; -1.206 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.045      ;
; -1.203 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.042      ;
; -1.195 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.128     ; 2.086      ;
; -1.181 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.020      ;
; -1.181 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.020      ;
; -1.178 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.017      ;
; -1.177 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.016      ;
; -1.174 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.128     ; 2.065      ;
; -1.174 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 2.013      ;
; -1.130 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.969      ;
; -1.129 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.968      ;
; -1.128 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.967      ;
; -1.126 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.965      ;
; -1.121 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.960      ;
; -1.110 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.949      ;
; -1.108 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.947      ;
; -1.108 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.947      ;
; -1.103 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.942      ;
; -1.094 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.933      ;
; -1.091 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.930      ;
; -1.090 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.929      ;
; -1.087 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.926      ;
; -1.084 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.048     ; 2.055      ;
; -1.079 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.128     ; 1.970      ;
; -1.065 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.904      ;
; -1.062 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.901      ;
; -1.061 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.900      ;
; -1.058 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.897      ;
; -1.055 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.048     ; 2.026      ;
; -1.030 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; 0.500        ; 0.500      ; 2.019      ;
; -1.030 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; 0.500        ; 0.500      ; 2.019      ;
; -1.030 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; 0.500        ; 0.500      ; 2.019      ;
; -1.030 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; 0.500        ; 0.500      ; 2.019      ;
; -1.030 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; 0.500        ; 0.500      ; 2.019      ;
; -1.030 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; 0.500        ; 0.500      ; 2.019      ;
; -1.030 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; 0.500        ; 0.500      ; 2.019      ;
; -1.030 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; 0.500        ; 0.500      ; 2.019      ;
; -1.030 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; 0.500        ; 0.500      ; 2.019      ;
; -1.030 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; 0.500        ; 0.500      ; 2.019      ;
; -1.022 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.048     ; 1.993      ;
; -1.014 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.853      ;
; -1.013 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.852      ;
; -1.012 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.851      ;
; -1.005 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.844      ;
; -0.992 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.180     ; 1.831      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.437 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.173      ; 2.609      ;
; -1.437 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.173      ; 2.609      ;
; -1.283 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.173      ; 2.455      ;
; -1.283 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.173      ; 2.455      ;
; -1.275 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.546      ;
; -1.275 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.546      ;
; -1.274 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.545      ;
; -1.274 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.545      ;
; -1.203 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.772      ;
; -1.202 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.472      ;
; -1.202 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.472      ;
; -1.201 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.770      ;
; -1.199 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.768      ;
; -1.199 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.768      ;
; -1.198 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.767      ;
; -1.189 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.758      ;
; -1.188 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.757      ;
; -1.188 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.757      ;
; -1.188 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.757      ;
; -1.188 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.170     ; 2.017      ;
; -1.188 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.170     ; 2.017      ;
; -1.188 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.170     ; 2.017      ;
; -1.186 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.755      ;
; -1.185 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.754      ;
; -1.165 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.993      ;
; -1.163 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.991      ;
; -1.160 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.988      ;
; -1.160 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.988      ;
; -1.160 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.988      ;
; -1.159 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.987      ;
; -1.141 ; Programador_controlador_block:inst1|programador:inst1|state.error  ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.176      ; 2.316      ;
; -1.141 ; Programador_controlador_block:inst1|programador:inst1|state.error  ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.176      ; 2.316      ;
; -1.127 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.955      ;
; -1.127 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.955      ;
; -1.126 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.954      ;
; -1.123 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.951      ;
; -1.120 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.948      ;
; -1.113 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.384      ;
; -1.113 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.384      ;
; -1.109 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.379      ;
; -1.109 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.379      ;
; -1.073 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.161     ; 1.911      ;
; -1.059 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.170     ; 1.888      ;
; -1.059 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.170     ; 1.888      ;
; -1.059 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.170     ; 1.888      ;
; -1.032 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.063     ; 1.968      ;
; -0.990 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.261      ;
; -0.990 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.261      ;
; -0.990 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.818      ;
; -0.990 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.818      ;
; -0.989 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.817      ;
; -0.986 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.814      ;
; -0.984 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.812      ;
; -0.979 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.807      ;
; -0.977 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.805      ;
; -0.974 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.802      ;
; -0.974 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.802      ;
; -0.974 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.802      ;
; -0.973 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.171     ; 1.801      ;
; -0.947 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.517      ;
; -0.906 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.475      ;
; -0.906 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.475      ;
; -0.906 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.475      ;
; -0.906 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.475      ;
; -0.904 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.473      ;
; -0.903 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.472      ;
; -0.900 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.170     ; 1.729      ;
; -0.898 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.467      ;
; -0.896 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.465      ;
; -0.895 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.166      ;
; -0.895 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.166      ;
; -0.895 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.464      ;
; -0.894 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.463      ;
; -0.894 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.463      ;
; -0.878 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.170     ; 1.707      ;
; -0.846 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.161     ; 1.684      ;
; -0.767 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.038      ;
; -0.767 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.038      ;
; -0.743 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.170     ; 1.572      ;
; -0.717 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.170     ; 1.546      ;
; -0.634 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.204      ;
; -0.459 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.385      ;
; -0.284 ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.211      ;
; -0.274 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.200      ;
; -0.266 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.193      ;
; -0.265 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.192      ;
; -0.255 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.181      ;
; -0.254 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.181      ;
; -0.254 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.182      ;
; -0.132 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.059      ;
; -0.128 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.055      ;
; -0.125 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.052      ;
; -0.118 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.045      ;
; -0.116 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.043      ;
; 0.067  ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.861      ;
; 0.074  ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.854      ;
; 0.167  ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.086     ; 0.746      ;
; 0.170  ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.757      ;
; 0.185  ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.742      ;
; 0.230  ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.086     ; 0.683      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                              ;
+--------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; -1.401 ; divisor:inst2|enable                                ; divisor:inst2|clk_int                        ; clk_50                                       ; clk_50      ; 1.000        ; -0.073     ; 2.327      ;
; -1.082 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; 0.500        ; 2.714      ; 4.498      ;
; -0.719 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.500        ; 2.692      ; 4.113      ;
; -0.674 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; 1.000        ; 2.714      ; 4.590      ;
; -0.588 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 1.515      ;
; -0.588 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 1.515      ;
; -0.588 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 1.515      ;
; -0.398 ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 1.325      ;
; -0.395 ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 1.322      ;
; -0.270 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 1.197      ;
; -0.266 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.157      ; 1.412      ;
; -0.265 ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 1.192      ;
; -0.237 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.184      ; 1.410      ;
; -0.234 ; trigger_handler:inst5|state.s1                      ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 1.161      ;
; -0.231 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[10] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.184      ; 1.404      ;
; -0.216 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[19] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.184      ; 1.389      ;
; -0.215 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 2.692      ; 4.109      ;
; -0.212 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.467     ; 0.744      ;
; -0.211 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.467     ; 0.743      ;
; -0.211 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.184      ; 1.384      ;
; -0.197 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 1.000        ; -0.467     ; 0.729      ;
; -0.192 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.184      ; 1.365      ;
; -0.177 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; decodificador:inst3|num_int[2]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.159      ; 1.325      ;
; -0.135 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.158      ; 1.282      ;
; -0.129 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[7]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.157      ; 1.275      ;
; -0.116 ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 1.043      ;
; -0.113 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; decodificador:inst3|num_int[1]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.159      ; 1.261      ;
; -0.108 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.158      ; 1.255      ;
; -0.101 ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 1.028      ;
; -0.100 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.159      ; 1.248      ;
; -0.084 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[1]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.158      ; 1.231      ;
; -0.083 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.184      ; 1.256      ;
; -0.081 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.158      ; 1.228      ;
; -0.079 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.184      ; 1.252      ;
; -0.077 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.184      ; 1.250      ;
; -0.073 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.184      ; 1.246      ;
; -0.071 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[3]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.158      ; 1.218      ;
; -0.066 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[2]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.158      ; 1.213      ;
; -0.064 ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 0.991      ;
; -0.060 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.073     ; 0.986      ;
; -0.053 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 1.000        ; -0.073     ; 0.979      ;
; -0.047 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.073     ; 0.973      ;
; -0.038 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.158      ; 1.185      ;
; -0.035 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[18] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.184      ; 1.208      ;
; 0.053  ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 1.000        ; -0.073     ; 0.873      ;
; 0.091  ; trigger_handler:inst5|state.s0                      ; trigger_handler:inst5|state.s1               ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 0.836      ;
; 0.178  ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 0.749      ;
; 0.179  ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 0.748      ;
; 0.180  ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 0.747      ;
; 0.227  ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.089     ; 0.683      ;
; 0.243  ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.073     ; 0.683      ;
; 0.244  ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 0.683      ;
+--------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.340 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.086      ; 0.597      ;
; 0.351 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.086      ; 0.608      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.387 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.086      ; 0.644      ;
; 0.408 ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.651      ;
; 0.423 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.666      ;
; 0.541 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.142      ;
; 0.557 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 0.801      ;
; 0.568 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 0.812      ;
; 0.602 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.846      ;
; 0.643 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.244      ;
; 0.648 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.891      ;
; 0.649 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.892      ;
; 0.652 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.895      ;
; 0.672 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 1.272      ;
; 0.707 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 1.307      ;
; 0.732 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.333      ;
; 0.772 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 1.372      ;
; 0.775 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.376      ;
; 0.789 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.031      ;
; 0.790 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.033      ;
; 0.795 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.037      ;
; 0.822 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.065      ;
; 0.823 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.066      ;
; 0.837 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.081      ;
; 0.851 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.452      ;
; 0.857 ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.100      ;
; 0.866 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 1.466      ;
; 0.877 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.478      ;
; 0.966 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.567      ;
; 1.012 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.254      ;
; 1.028 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.629      ;
; 1.039 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.640      ;
; 1.085 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.686      ;
; 1.145 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.417      ;
; 1.147 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.419      ;
; 1.240 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.140      ;
; 1.262 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.863      ;
; 1.273 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.874      ;
; 1.283 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.555      ;
; 1.285 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.557      ;
; 1.297 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.090      ; 1.578      ;
; 1.377 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.648      ;
; 1.380 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.651      ;
; 1.382 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.653      ;
; 1.384 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.655      ;
; 1.384 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.655      ;
; 1.384 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.655      ;
; 1.384 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.655      ;
; 1.385 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.656      ;
; 1.385 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.656      ;
; 1.388 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.659      ;
; 1.389 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.660      ;
; 1.470 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.369      ;
; 1.470 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.369      ;
; 1.472 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.371      ;
; 1.473 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.372      ;
; 1.473 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.372      ;
; 1.473 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.372      ;
; 1.473 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.373      ;
; 1.490 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.389      ;
; 1.490 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.389      ;
; 1.491 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.390      ;
; 1.493 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.392      ;
; 1.495 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.394      ;
; 1.516 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.787      ;
; 1.516 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.787      ;
; 1.516 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.787      ;
; 1.517 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.788      ;
; 1.519 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.790      ;
; 1.520 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.791      ;
; 1.530 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.090      ; 1.811      ;
; 1.536 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.788      ;
; 1.538 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.809      ;
; 1.540 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.811      ;
; 1.542 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.813      ;
; 1.543 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.814      ;
; 1.544 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.815      ;
; 1.582 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.854      ;
; 1.582 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.854      ;
; 1.582 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.854      ;
; 1.639 ; Programador_controlador_block:inst1|programador:inst1|state.error  ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.440      ; 2.270      ;
; 1.639 ; Programador_controlador_block:inst1|programador:inst1|state.error  ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.440      ; 2.270      ;
; 1.726 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.625      ;
; 1.726 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.625      ;
; 1.726 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.625      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                              ;
+-------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.348 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.089      ; 0.608      ;
; 0.353 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 0.608      ;
; 0.394 ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 0.637      ;
; 0.396 ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 0.640      ;
; 0.493 ; trigger_handler:inst5|state.s0                      ; trigger_handler:inst5|state.s1               ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 0.736      ;
; 0.515 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 0.000        ; 0.073      ; 0.759      ;
; 0.547 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.376      ; 1.124      ;
; 0.563 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[18] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.403      ; 1.167      ;
; 0.566 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[3]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.376      ; 1.143      ;
; 0.570 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 2.792      ; 3.776      ;
; 0.574 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.403      ; 1.178      ;
; 0.578 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.403      ; 1.182      ;
; 0.579 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.376      ; 1.156      ;
; 0.584 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[2]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.376      ; 1.161      ;
; 0.586 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[1]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.376      ; 1.163      ;
; 0.587 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.403      ; 1.191      ;
; 0.589 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; decodificador:inst3|num_int[1]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.377      ; 1.167      ;
; 0.590 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.073      ; 0.834      ;
; 0.594 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.403      ; 1.198      ;
; 0.598 ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 0.841      ;
; 0.604 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.403      ; 1.208      ;
; 0.607 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 0.000        ; 0.073      ; 0.851      ;
; 0.611 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.377      ; 1.189      ;
; 0.617 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.073      ; 0.861      ;
; 0.620 ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 0.863      ;
; 0.626 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.402      ; 1.229      ;
; 0.628 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.376      ; 1.205      ;
; 0.630 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[19] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.402      ; 1.233      ;
; 0.635 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; decodificador:inst3|num_int[2]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.377      ; 1.213      ;
; 0.643 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[10] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.402      ; 1.246      ;
; 0.645 ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 0.888      ;
; 0.649 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.402      ; 1.252      ;
; 0.650 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[7]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.375      ; 1.226      ;
; 0.650 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.376      ; 1.227      ;
; 0.680 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.375      ; 1.256      ;
; 0.770 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 0.000        ; -0.305     ; 0.636      ;
; 0.771 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 0.000        ; -0.305     ; 0.637      ;
; 0.786 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 0.000        ; -0.305     ; 0.652      ;
; 0.814 ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 1.057      ;
; 0.822 ; trigger_handler:inst5|state.s1                      ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 1.065      ;
; 0.883 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 1.126      ;
; 0.921 ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 1.164      ;
; 0.935 ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 1.178      ;
; 1.030 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; 0.000        ; 2.815      ; 4.259      ;
; 1.095 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; -0.500       ; 2.792      ; 3.801      ;
; 1.313 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 1.556      ;
; 1.313 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 1.556      ;
; 1.313 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 1.556      ;
; 1.473 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; -0.500       ; 2.815      ; 4.202      ;
; 1.793 ; divisor:inst2|enable                                ; divisor:inst2|clk_int                        ; clk_50                                       ; clk_50      ; 0.000        ; 0.073      ; 2.037      ;
+-------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'                                                                                                                                                                                ;
+-------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.354 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.400 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.643      ;
; 0.599 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.849      ;
; 0.620 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.863      ;
; 0.644 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 0.887      ;
; 0.879 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.130      ;
; 0.886 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.129      ;
; 0.888 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.141      ;
; 0.890 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.136      ;
; 0.894 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.137      ;
; 0.899 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.142      ;
; 0.899 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.142      ;
; 0.899 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.143      ;
; 0.903 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.147      ;
; 0.905 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.148      ;
; 0.933 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.176      ;
; 0.979 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.221      ;
; 0.980 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.231      ;
; 0.985 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.228      ;
; 0.987 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.230      ;
; 0.988 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.231      ;
; 0.989 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.240      ;
; 0.989 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.232      ;
; 0.990 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.241      ;
; 0.991 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.242      ;
; 0.996 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.239      ;
; 0.998 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.241      ;
; 0.998 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.241      ;
; 0.998 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.241      ;
; 0.999 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.242      ;
; 0.999 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.242      ;
; 0.999 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.251      ;
; 1.000 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.243      ;
; 1.001 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.252      ;
; 1.002 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.245      ;
; 1.003 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.246      ;
; 1.009 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.252      ;
; 1.009 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.252      ;
; 1.010 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.253      ;
; 1.013 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.256      ;
; 1.014 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.257      ;
; 1.014 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.257      ;
; 1.090 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.341      ;
; 1.090 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.341      ;
; 1.097 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.340      ;
; 1.098 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.341      ;
; 1.099 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.342      ;
; 1.099 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.350      ;
; 1.099 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.342      ;
; 1.099 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.342      ;
; 1.100 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.351      ;
; 1.100 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.351      ;
; 1.101 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.352      ;
; 1.101 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.080      ; 1.352      ;
; 1.108 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.351      ;
; 1.108 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.351      ;
; 1.109 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.352      ;
; 1.110 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.072      ; 1.353      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.401 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.644      ;
; 0.403 ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.646      ;
; 0.411 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.654      ;
; 0.414 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.657      ;
; 0.418 ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.660      ;
; 0.453 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 0.812      ;
; 0.459 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2     ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 0.820      ;
; 0.502 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 0.863      ;
; 0.513 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 0.872      ;
; 0.517 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 0.876      ;
; 0.548 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.791      ;
; 0.562 ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.805      ;
; 0.563 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.806      ;
; 0.568 ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.811      ;
; 0.615 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 0.974      ;
; 0.619 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 0.978      ;
; 0.636 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.879      ;
; 0.658 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.901      ;
; 0.668 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.911      ;
; 0.671 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.914      ;
; 0.677 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.920      ;
; 0.678 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 1.037      ;
; 0.697 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.940      ;
; 0.725 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1     ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.086      ;
; 0.733 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.976      ;
; 0.749 ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.069      ; 0.989      ;
; 0.757 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 1.116      ;
; 0.763 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 1.122      ;
; 0.791 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.034      ;
; 0.891 ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.134      ;
; 0.926 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 1.285      ;
; 0.934 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 1.293      ;
; 0.938 ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.181      ;
; 0.939 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1     ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.300      ;
; 0.951 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.312      ;
; 0.974 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 1.333      ;
; 0.989 ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.232      ;
; 1.011 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.254      ;
; 1.016 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.259      ;
; 1.022 ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.074      ; 1.267      ;
; 1.071 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 1.430      ;
; 1.072 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 1.431      ;
; 1.096 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2     ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.457      ;
; 1.112 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 1.471      ;
; 1.115 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.167      ; 1.473      ;
; 1.190 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 1.549      ;
; 1.197 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.558      ;
; 1.205 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.171      ; 1.567      ;
; 1.208 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.451      ;
; 1.210 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.167      ; 1.568      ;
; 1.230 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 1.589      ;
; 1.271 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 1.630      ;
; 1.307 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.171      ; 1.669      ;
; 1.321 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.171      ; 1.683      ;
; 1.336 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 1.695      ;
; 1.360 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.603      ;
; 1.364 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.171      ; 1.726      ;
; 1.384 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.745      ;
; 1.384 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.745      ;
; 1.384 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.745      ;
; 1.387 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.167      ; 1.745      ;
; 1.396 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.171      ; 1.758      ;
; 1.402 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 1.761      ;
; 1.423 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.171      ; 1.785      ;
; 1.436 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.167      ; 1.794      ;
; 1.436 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.167      ; 1.794      ;
; 1.437 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.798      ;
; 1.466 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.171      ; 1.828      ;
; 1.466 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.709      ;
; 1.481 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.167      ; 1.839      ;
; 1.512 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.171      ; 1.874      ;
; 1.515 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.171      ; 1.877      ;
; 1.517 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.760      ;
; 1.517 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.760      ;
; 1.517 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.760      ;
; 1.521 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 1.880      ;
; 1.528 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.167      ; 1.886      ;
; 1.531 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 1.890      ;
; 1.546 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.167      ; 1.904      ;
; 1.546 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.069      ; 1.786      ;
; 1.555 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.171      ; 1.917      ;
; 1.556 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.069      ; 1.796      ;
; 1.578 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 1.937      ;
; 1.631 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.171      ; 1.993      ;
; 1.640 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.167      ; 1.998      ;
; 1.674 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.171      ; 2.036      ;
; 1.692 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.171      ; 2.054      ;
; 1.698 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 2.057      ;
; 1.703 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.171      ; 2.065      ;
; 1.709 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.168      ; 2.068      ;
; 1.727 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.970      ;
; 1.739 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.982      ;
; 1.746 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.167      ; 2.104      ;
; 1.746 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.167      ; 2.104      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.591 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.834      ;
; 0.604 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.847      ;
; 0.607 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.850      ;
; 0.613 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.857      ;
; 0.613 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.857      ;
; 0.729 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.972      ;
; 0.830 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.073      ;
; 0.865 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.108      ;
; 0.879 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.122      ;
; 0.917 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.161      ;
; 0.923 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.166      ;
; 0.925 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.168      ;
; 0.939 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.182      ;
; 0.942 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.185      ;
; 0.946 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.190      ;
; 0.951 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.194      ;
; 0.975 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.218      ;
; 0.985 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 2.775      ; 4.164      ;
; 1.009 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.252      ;
; 1.020 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 2.776      ; 4.200      ;
; 1.020 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.263      ;
; 1.188 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.431      ;
; 1.193 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.436      ;
; 1.218 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.461      ;
; 1.236 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.479      ;
; 1.273 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.516      ;
; 1.274 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.517      ;
; 1.318 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.561      ;
; 1.319 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.562      ;
; 1.334 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.577      ;
; 1.337 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.580      ;
; 1.339 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.582      ;
; 1.413 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; -0.500       ; 2.775      ; 4.092      ;
; 1.453 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.696      ;
; 1.477 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.720      ;
; 1.490 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; -0.500       ; 2.776      ; 4.170      ;
; 1.541 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.784      ;
; 2.310 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.553      ;
; 2.345 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.588      ;
; 2.346 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.589      ;
; 2.408 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.651      ;
; 2.524 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.767      ;
; 2.565 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.808      ;
; 2.633 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.876      ;
; 2.658 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.901      ;
; 2.660 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.903      ;
; 2.681 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 2.925      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Pixel_clk'                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.387 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.597      ;
; 0.594 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.104      ; 0.869      ;
; 0.634 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.844      ;
; 0.637 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.847      ;
; 0.638 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.848      ;
; 0.639 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.849      ;
; 0.642 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.852      ;
; 0.642 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.852      ;
; 0.642 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.852      ;
; 0.643 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.853      ;
; 0.643 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.853      ;
; 0.644 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.854      ;
; 0.644 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.854      ;
; 0.646 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.856      ;
; 0.653 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.863      ;
; 0.786 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.996      ;
; 0.790 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.000      ;
; 0.797 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.007      ;
; 0.806 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.016      ;
; 0.806 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.016      ;
; 0.867 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.104      ; 1.142      ;
; 0.878 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.104      ; 1.153      ;
; 0.913 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.132      ;
; 0.914 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.131      ;
; 0.917 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.134      ;
; 0.917 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.136      ;
; 0.918 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.135      ;
; 0.919 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.136      ;
; 0.921 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.140      ;
; 0.922 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.139      ;
; 0.922 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.141      ;
; 0.923 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.140      ;
; 0.923 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.140      ;
; 0.923 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.133      ;
; 0.924 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.141      ;
; 0.924 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.143      ;
; 0.925 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.142      ;
; 0.925 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.142      ;
; 0.925 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.144      ;
; 0.928 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.147      ;
; 0.930 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.147      ;
; 0.932 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.151      ;
; 0.935 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.152      ;
; 0.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.153      ;
; 0.941 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.151      ;
; 0.977 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.104      ; 1.252      ;
; 0.988 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.104      ; 1.263      ;
; 1.016 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.233      ;
; 1.017 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.234      ;
; 1.021 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.238      ;
; 1.021 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.240      ;
; 1.022 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.239      ;
; 1.022 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.232      ;
; 1.023 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.242      ;
; 1.024 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.241      ;
; 1.027 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.246      ;
; 1.028 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.245      ;
; 1.029 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.246      ;
; 1.031 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.250      ;
; 1.032 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.249      ;
; 1.033 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.250      ;
; 1.033 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.243      ;
; 1.034 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.251      ;
; 1.034 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.244      ;
; 1.035 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.252      ;
; 1.035 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.252      ;
; 1.038 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.257      ;
; 1.040 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.257      ;
; 1.040 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.250      ;
; 1.042 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.261      ;
; 1.046 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.263      ;
; 1.051 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.261      ;
; 1.052 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.262      ;
; 1.064 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.283      ;
; 1.076 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.295      ;
; 1.084 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.303      ;
; 1.084 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.303      ;
; 1.087 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.104      ; 1.362      ;
; 1.087 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.306      ;
; 1.098 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.104      ; 1.373      ;
; 1.127 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.344      ;
; 1.129 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.699      ; 1.529      ;
; 1.131 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.348      ;
; 1.132 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.349      ;
; 1.132 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.342      ;
; 1.132 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.351      ;
; 1.133 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.343      ;
; 1.134 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.351      ;
; 1.137 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.356      ;
; 1.139 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.356      ;
; 1.141 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.048      ; 1.360      ;
; 1.142 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.359      ;
; 1.143 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.360      ;
; 1.143 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.353      ;
; 1.144 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.354      ;
; 1.145 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.362      ;
; 1.145 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.362      ;
; 1.145 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.355      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Pixel_clk'                                                                                                                                          ;
+--------+--------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.462 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.333      ; 2.284      ;
; -1.462 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.333      ; 2.284      ;
; -1.462 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.333      ; 2.284      ;
; -1.462 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.333      ; 2.284      ;
; -1.462 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.333      ; 2.284      ;
; -1.462 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.333      ; 2.284      ;
; -1.462 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.333      ; 2.284      ;
; -1.462 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.333      ; 2.284      ;
; -1.462 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.333      ; 2.284      ;
; -1.462 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.333      ; 2.284      ;
; -1.120 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.352      ; 1.961      ;
; -1.070 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.402      ; 1.961      ;
; -1.070 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.402      ; 1.961      ;
; -1.070 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.402      ; 1.961      ;
; -1.070 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.402      ; 1.961      ;
; -1.070 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.402      ; 1.961      ;
; -1.070 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.402      ; 1.961      ;
; -1.070 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.402      ; 1.961      ;
; -1.070 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.402      ; 1.961      ;
; -1.070 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.402      ; 1.961      ;
; -1.070 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.402      ; 1.961      ;
+--------+--------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.453 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.158     ; 2.294      ;
; -1.090 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.167     ; 1.922      ;
; -1.090 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.167     ; 1.922      ;
; -1.090 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.167     ; 1.922      ;
; -1.090 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.167     ; 1.922      ;
; -1.090 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.167     ; 1.922      ;
; -1.090 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.167     ; 1.922      ;
; -0.887 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.168     ; 1.718      ;
; -0.887 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.168     ; 1.718      ;
; -0.887 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.168     ; 1.718      ;
; -0.887 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.168     ; 1.718      ;
; -0.887 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.168     ; 1.718      ;
; -0.887 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.168     ; 1.718      ;
; -0.887 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.168     ; 1.718      ;
; -0.887 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.168     ; 1.718      ;
; -0.887 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.168     ; 1.718      ;
; -0.887 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.168     ; 1.718      ;
; -0.887 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.168     ; 1.718      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'                                                                                                                        ;
+--------+--------------------------------+-----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                             ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -1.446 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.388     ; 2.047      ;
; -1.446 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.388     ; 2.047      ;
; -1.446 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.388     ; 2.047      ;
; -1.446 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.388     ; 2.047      ;
; -1.446 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.388     ; 2.047      ;
; -1.446 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.388     ; 2.047      ;
; -1.446 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.388     ; 2.047      ;
; -1.446 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.388     ; 2.047      ;
; -1.446 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.388     ; 2.047      ;
; -1.446 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.388     ; 2.047      ;
; -1.320 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.374     ; 1.935      ;
; -1.320 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.374     ; 1.935      ;
; -1.320 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.374     ; 1.935      ;
; -1.320 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.374     ; 1.935      ;
; -1.137 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.375     ; 1.751      ;
; -1.137 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.375     ; 1.751      ;
; -1.137 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.375     ; 1.751      ;
; -1.137 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.375     ; 1.751      ;
; -1.137 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.375     ; 1.751      ;
; -1.137 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.375     ; 1.751      ;
; -1.137 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.375     ; 1.751      ;
; -1.137 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.375     ; 1.751      ;
; -1.137 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.375     ; 1.751      ;
+--------+--------------------------------+-----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.745 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 1.661      ;
; -0.745 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.083     ; 1.661      ;
; -0.536 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.454      ;
; -0.536 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.454      ;
; -0.536 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.454      ;
; -0.536 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.454      ;
; -0.536 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.454      ;
; -0.536 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.454      ;
; -0.536 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.454      ;
; -0.536 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.454      ;
; -0.536 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.454      ;
; -0.536 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.454      ;
; -0.536 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.454      ;
; -0.536 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.454      ;
; -0.536 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.454      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.993 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.354      ;
; 0.993 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.354      ;
; 0.993 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.354      ;
; 0.993 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.354      ;
; 0.993 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.354      ;
; 0.993 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.354      ;
; 0.993 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.354      ;
; 0.993 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.354      ;
; 0.993 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.354      ;
; 0.993 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.354      ;
; 0.993 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.354      ;
; 0.993 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.354      ;
; 0.993 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.170      ; 1.354      ;
; 1.161 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.167      ; 1.519      ;
; 1.161 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.167      ; 1.519      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.360 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.633      ;
; 1.360 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.633      ;
; 1.360 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.633      ;
; 1.360 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.633      ;
; 1.360 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.633      ;
; 1.360 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.633      ;
; 1.360 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.633      ;
; 1.360 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.633      ;
; 1.360 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.633      ;
; 1.360 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.633      ;
; 1.360 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.633      ;
; 1.555 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.083      ; 1.829      ;
; 1.555 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.083      ; 1.829      ;
; 1.555 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.083      ; 1.829      ;
; 1.555 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.083      ; 1.829      ;
; 1.555 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.083      ; 1.829      ;
; 1.555 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.083      ; 1.829      ;
; 1.907 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.092      ; 2.190      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Pixel_clk'                                                                                                                                          ;
+-------+--------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.533 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.628      ; 1.862      ;
; 1.533 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.628      ; 1.862      ;
; 1.533 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.628      ; 1.862      ;
; 1.533 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.628      ; 1.862      ;
; 1.533 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.628      ; 1.862      ;
; 1.533 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.628      ; 1.862      ;
; 1.533 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.628      ; 1.862      ;
; 1.533 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.628      ; 1.862      ;
; 1.533 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.628      ; 1.862      ;
; 1.533 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.628      ; 1.862      ;
; 1.585 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.576      ; 1.862      ;
; 1.914 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.556      ; 2.171      ;
; 1.914 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.556      ; 2.171      ;
; 1.914 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.556      ; 2.171      ;
; 1.914 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.556      ; 2.171      ;
; 1.914 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.556      ; 2.171      ;
; 1.914 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.556      ; 2.171      ;
; 1.914 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.556      ; 2.171      ;
; 1.914 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.556      ; 2.171      ;
; 1.914 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.556      ; 2.171      ;
; 1.914 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.556      ; 2.171      ;
+-------+--------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'                                                                                                                        ;
+-------+--------------------------------+-----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                             ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; 1.608 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.157     ; 1.652      ;
; 1.608 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.157     ; 1.652      ;
; 1.608 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.157     ; 1.652      ;
; 1.608 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.157     ; 1.652      ;
; 1.608 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.157     ; 1.652      ;
; 1.608 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.157     ; 1.652      ;
; 1.608 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.157     ; 1.652      ;
; 1.608 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.157     ; 1.652      ;
; 1.608 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.157     ; 1.652      ;
; 1.798 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.156     ; 1.843      ;
; 1.798 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.156     ; 1.843      ;
; 1.798 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.156     ; 1.843      ;
; 1.798 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.156     ; 1.843      ;
; 1.920 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.170     ; 1.951      ;
; 1.920 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.170     ; 1.951      ;
; 1.920 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.170     ; 1.951      ;
; 1.920 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.170     ; 1.951      ;
; 1.920 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.170     ; 1.951      ;
; 1.920 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.170     ; 1.951      ;
; 1.920 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.170     ; 1.951      ;
; 1.920 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.170     ; 1.951      ;
; 1.920 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.170     ; 1.951      ;
; 1.920 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.170     ; 1.951      ;
+-------+--------------------------------+-----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -2.801 ; -61.509       ;
; divisor:inst2|clk_int                                          ; -1.019 ; -2.909        ;
; Pixel_clk                                                      ; -0.500 ; -3.768        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; -0.469 ; -3.752        ;
; clk_50                                                         ; -0.465 ; -0.558        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -0.337 ; -3.798        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.174 ; 0.000         ;
; clk_50                                                         ; 0.180 ; 0.000         ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 0.181 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.181 ; 0.000         ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 0.182 ; 0.000         ;
; Pixel_clk                                                      ; 0.199 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -0.392 ; -6.924        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -0.390 ; -1.771        ;
; Pixel_clk                                                      ; -0.294 ; -3.444        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 0.025  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 0.500 ; 0.000         ;
; Pixel_clk                                                      ; 0.651 ; 0.000         ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.683 ; 0.000         ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 0.826 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk_50                                                         ; -3.000 ; -39.099       ;
; Pixel_clk                                                      ; -3.000 ; -30.141       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; -1.000 ; -24.000       ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -1.000 ; -23.000       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -1.000 ; -20.000       ;
; divisor:inst2|clk_int                                          ; -1.000 ; -11.000       ;
+----------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'                                                                                                                                                               ;
+--------+---------------------------------------------------------------------+----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -2.801 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.479      ;
; -2.801 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.479      ;
; -2.801 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.479      ;
; -2.801 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.479      ;
; -2.801 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.479      ;
; -2.801 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.479      ;
; -2.801 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.479      ;
; -2.801 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.479      ;
; -2.801 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.479      ;
; -2.801 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.479      ;
; -2.801 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.479      ;
; -2.801 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.479      ;
; -2.801 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.479      ;
; -2.801 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.479      ;
; -2.801 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.479      ;
; -2.801 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.479      ;
; -2.801 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.479      ;
; -2.801 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.479      ;
; -2.752 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.430      ;
; -2.752 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.430      ;
; -2.752 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.430      ;
; -2.752 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.430      ;
; -2.752 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.430      ;
; -2.752 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.430      ;
; -2.752 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.430      ;
; -2.752 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.430      ;
; -2.752 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.430      ;
; -2.731 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.409      ;
; -2.731 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.409      ;
; -2.731 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.409      ;
; -2.731 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.409      ;
; -2.731 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.409      ;
; -2.731 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.409      ;
; -2.731 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.409      ;
; -2.731 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.409      ;
; -2.731 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.409      ;
; -2.680 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.308      ;
; -2.680 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.308      ;
; -2.680 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.308      ;
; -2.680 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.308      ;
; -2.680 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.308      ;
; -2.680 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.308      ;
; -2.680 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.308      ;
; -2.680 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.308      ;
; -2.680 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.308      ;
; -2.680 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.308      ;
; -2.680 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.308      ;
; -2.680 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.308      ;
; -2.680 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.308      ;
; -2.680 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.308      ;
; -2.680 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.308      ;
; -2.680 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.308      ;
; -2.680 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.308      ;
; -2.680 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.308      ;
; -2.679 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.357      ;
; -2.679 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.357      ;
; -2.679 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.357      ;
; -2.679 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.357      ;
; -2.679 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.357      ;
; -2.679 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.357      ;
; -2.679 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.357      ;
; -2.679 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.357      ;
; -2.679 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.357      ;
; -2.679 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.307      ;
; -2.679 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.307      ;
; -2.679 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.307      ;
; -2.679 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.307      ;
; -2.679 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.307      ;
; -2.679 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.307      ;
; -2.679 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.307      ;
; -2.679 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.307      ;
; -2.679 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.307      ;
; -2.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.306      ;
; -2.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.306      ;
; -2.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.306      ;
; -2.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.306      ;
; -2.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.306      ;
; -2.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.306      ;
; -2.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.306      ;
; -2.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.306      ;
; -2.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.306      ;
; -2.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.306      ;
; -2.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.306      ;
; -2.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.306      ;
; -2.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.306      ;
; -2.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.306      ;
; -2.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.306      ;
; -2.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.306      ;
; -2.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.306      ;
; -2.678 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.849     ; 2.306      ;
; -2.661 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.339      ;
; -2.661 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.339      ;
; -2.661 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.339      ;
; -2.661 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.339      ;
; -2.661 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.339      ;
; -2.661 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.339      ;
; -2.661 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.339      ;
; -2.661 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.339      ;
; -2.661 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]  ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.799     ; 2.339      ;
; -2.623 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.807     ; 2.293      ;
+--------+---------------------------------------------------------------------+----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.019 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.964      ;
; -1.016 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.961      ;
; -0.986 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.931      ;
; -0.981 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.926      ;
; -0.970 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.916      ;
; -0.909 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.854      ;
; -0.876 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.821      ;
; -0.874 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.819      ;
; -0.738 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.683      ;
; -0.655 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.600      ;
; -0.618 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.500        ; 1.540      ; 2.750      ;
; -0.462 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.500        ; 1.539      ; 2.593      ;
; -0.309 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.254      ;
; -0.306 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.251      ;
; -0.305 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.250      ;
; -0.302 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.247      ;
; -0.290 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.235      ;
; -0.290 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.235      ;
; -0.222 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.167      ;
; -0.211 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.156      ;
; -0.204 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.149      ;
; -0.202 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.147      ;
; -0.166 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.111      ;
; -0.162 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.107      ;
; 0.032  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.913      ;
; 0.050  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.895      ;
; 0.052  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.893      ;
; 0.056  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.889      ;
; 0.068  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 1.000        ; 1.540      ; 2.564      ;
; 0.080  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.865      ;
; 0.082  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.863      ;
; 0.088  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.857      ;
; 0.095  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.850      ;
; 0.098  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 0.848      ;
; 0.099  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.846      ;
; 0.124  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.821      ;
; 0.125  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 0.821      ;
; 0.168  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.777      ;
; 0.174  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.771      ;
; 0.187  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.758      ;
; 0.259  ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 1.000        ; 1.539      ; 2.372      ;
; 0.378  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.567      ;
; 0.411  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.534      ;
; 0.413  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.532      ;
; 0.425  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.520      ;
; 0.442  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 0.504      ;
; 0.443  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 0.503      ;
; 0.586  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.359      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Pixel_clk'                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.500 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.390      ;
; -0.496 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.386      ;
; -0.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.369      ;
; -0.453 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.085     ; 1.375      ;
; -0.440 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.330      ;
; -0.432 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.322      ;
; -0.432 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.322      ;
; -0.428 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.318      ;
; -0.428 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.318      ;
; -0.417 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.085     ; 1.339      ;
; -0.415 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.305      ;
; -0.411 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.301      ;
; -0.385 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.085     ; 1.307      ;
; -0.379 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.269      ;
; -0.372 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.262      ;
; -0.364 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.254      ;
; -0.364 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.254      ;
; -0.360 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.250      ;
; -0.360 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.250      ;
; -0.360 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.250      ;
; -0.356 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.246      ;
; -0.349 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.085     ; 1.271      ;
; -0.347 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.237      ;
; -0.344 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.234      ;
; -0.343 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.233      ;
; -0.317 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.085     ; 1.239      ;
; -0.311 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.201      ;
; -0.305 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.195      ;
; -0.304 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.194      ;
; -0.296 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.186      ;
; -0.296 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.186      ;
; -0.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.183      ;
; -0.292 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.182      ;
; -0.292 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.182      ;
; -0.292 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.182      ;
; -0.289 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.179      ;
; -0.288 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.178      ;
; -0.281 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.085     ; 1.203      ;
; -0.279 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.169      ;
; -0.279 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.169      ;
; -0.276 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.166      ;
; -0.275 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.165      ;
; -0.249 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.085     ; 1.171      ;
; -0.243 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.133      ;
; -0.242 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.132      ;
; -0.237 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.127      ;
; -0.236 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.126      ;
; -0.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.118      ;
; -0.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.118      ;
; -0.225 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.115      ;
; -0.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.114      ;
; -0.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.114      ;
; -0.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.114      ;
; -0.223 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.113      ;
; -0.221 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.111      ;
; -0.220 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.110      ;
; -0.219 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.109      ;
; -0.213 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.085     ; 1.135      ;
; -0.211 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.101      ;
; -0.211 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.101      ;
; -0.211 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.101      ;
; -0.208 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.098      ;
; -0.207 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.097      ;
; -0.181 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.085     ; 1.103      ;
; -0.175 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.065      ;
; -0.175 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.065      ;
; -0.174 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.064      ;
; -0.169 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.059      ;
; -0.168 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.058      ;
; -0.160 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.050      ;
; -0.157 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.047      ;
; -0.156 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.046      ;
; -0.156 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.046      ;
; -0.155 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.045      ;
; -0.153 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.043      ;
; -0.152 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.042      ;
; -0.151 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.041      ;
; -0.147 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.027     ; 1.127      ;
; -0.145 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.085     ; 1.067      ;
; -0.143 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.033      ;
; -0.143 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.033      ;
; -0.143 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.033      ;
; -0.143 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.027     ; 1.123      ;
; -0.140 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 1.030      ;
; -0.107 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 0.997      ;
; -0.107 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 0.997      ;
; -0.106 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 0.996      ;
; -0.101 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 0.991      ;
; -0.089 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 0.979      ;
; -0.088 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 0.978      ;
; -0.087 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 0.977      ;
; -0.085 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 0.975      ;
; -0.084 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 0.974      ;
; -0.083 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 0.973      ;
; -0.079 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.027     ; 1.059      ;
; -0.078 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.027     ; 1.058      ;
; -0.075 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 0.965      ;
; -0.075 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.117     ; 0.965      ;
; -0.075 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.027     ; 1.055      ;
; -0.074 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.027     ; 1.054      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.469 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.401      ;
; -0.469 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.401      ;
; -0.469 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.401      ;
; -0.469 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.401      ;
; -0.469 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.401      ;
; -0.467 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.399      ;
; -0.467 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.399      ;
; -0.467 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.399      ;
; -0.467 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.399      ;
; -0.467 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.399      ;
; -0.425 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.370      ;
; -0.425 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.370      ;
; -0.425 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.370      ;
; -0.425 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.370      ;
; -0.425 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.370      ;
; -0.416 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.348      ;
; -0.416 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.348      ;
; -0.416 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.348      ;
; -0.416 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.348      ;
; -0.416 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.348      ;
; -0.412 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.344      ;
; -0.412 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.344      ;
; -0.412 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.344      ;
; -0.412 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.344      ;
; -0.412 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.344      ;
; -0.365 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.297      ;
; -0.365 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.297      ;
; -0.365 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.297      ;
; -0.365 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.297      ;
; -0.365 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.297      ;
; -0.365 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.310      ;
; -0.365 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.310      ;
; -0.365 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.310      ;
; -0.365 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.310      ;
; -0.365 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.310      ;
; -0.332 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.264      ;
; -0.327 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.272      ;
; -0.314 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 1.247      ;
; -0.313 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 1.246      ;
; -0.306 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.238      ;
; -0.306 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.238      ;
; -0.306 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.238      ;
; -0.306 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.238      ;
; -0.306 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.238      ;
; -0.289 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 1.222      ;
; -0.287 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.219      ;
; -0.287 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.219      ;
; -0.287 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.219      ;
; -0.287 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.219      ;
; -0.287 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.219      ;
; -0.286 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.218      ;
; -0.283 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 1.216      ;
; -0.272 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.218      ;
; -0.233 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.179      ;
; -0.230 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.162      ;
; -0.230 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.162      ;
; -0.230 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.162      ;
; -0.230 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.162      ;
; -0.230 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.162      ;
; -0.222 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.154      ;
; -0.220 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 1.153      ;
; -0.220 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 1.153      ;
; -0.220 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.152      ;
; -0.214 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 1.147      ;
; -0.206 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.152      ;
; -0.200 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.132      ;
; -0.200 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.132      ;
; -0.200 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.132      ;
; -0.200 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.132      ;
; -0.200 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.132      ;
; -0.195 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 1.128      ;
; -0.157 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 1.090      ;
; -0.151 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 1.084      ;
; -0.132 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 1.065      ;
; -0.131 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 1.064      ;
; -0.126 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 1.059      ;
; -0.118 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 1.050      ;
; -0.090 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 1.023      ;
; -0.086 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.031      ;
; -0.063 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.996      ;
; -0.059 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 0.991      ;
; -0.047 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.980      ;
; -0.044 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.990      ;
; -0.037 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 0.969      ;
; -0.024 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.957      ;
; -0.022 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.955      ;
; -0.018 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.964      ;
; -0.018 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.964      ;
; -0.018 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.964      ;
; -0.014 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 0.946      ;
; -0.011 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.957      ;
; -0.003 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.936      ;
; 0.005  ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 0.927      ;
; 0.028  ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.918      ;
; 0.028  ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.918      ;
; 0.028  ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.918      ;
; 0.033  ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.900      ;
; 0.033  ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.900      ;
; 0.033  ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.900      ;
; 0.047  ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.886      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                              ;
+--------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; -0.465 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; 0.500        ; 1.598      ; 2.645      ;
; -0.336 ; divisor:inst2|enable                                ; divisor:inst2|clk_int                        ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 1.281      ;
; -0.093 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.500        ; 1.585      ; 2.260      ;
; 0.154  ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.791      ;
; 0.154  ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.791      ;
; 0.154  ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.791      ;
; 0.243  ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; 1.000        ; 1.598      ; 2.437      ;
; 0.260  ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.685      ;
; 0.263  ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.682      ;
; 0.289  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.088      ; 0.776      ;
; 0.303  ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.642      ;
; 0.310  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.106      ; 0.773      ;
; 0.312  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[10] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.106      ; 0.771      ;
; 0.315  ; trigger_handler:inst5|state.s1                      ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.630      ;
; 0.320  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[19] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.106      ; 0.763      ;
; 0.324  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.106      ; 0.759      ;
; 0.340  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.107      ; 0.744      ;
; 0.340  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; decodificador:inst3|num_int[2]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.088      ; 0.725      ;
; 0.350  ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.595      ;
; 0.357  ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.245     ; 0.385      ;
; 0.358  ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.245     ; 0.384      ;
; 0.359  ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 1.000        ; -0.245     ; 0.383      ;
; 0.368  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; decodificador:inst3|num_int[1]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.088      ; 0.697      ;
; 0.389  ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.556      ;
; 0.397  ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.548      ;
; 0.398  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[7]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.088      ; 0.667      ;
; 0.398  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.089      ; 0.668      ;
; 0.402  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[1]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.089      ; 0.664      ;
; 0.405  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 1.585      ; 2.262      ;
; 0.405  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.089      ; 0.661      ;
; 0.408  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.107      ; 0.676      ;
; 0.409  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.107      ; 0.675      ;
; 0.409  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[3]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.089      ; 0.657      ;
; 0.413  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.089      ; 0.653      ;
; 0.416  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.088      ; 0.649      ;
; 0.421  ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.524      ;
; 0.421  ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.524      ;
; 0.422  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.089      ; 0.644      ;
; 0.424  ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.521      ;
; 0.428  ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.517      ;
; 0.430  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.107      ; 0.654      ;
; 0.434  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.107      ; 0.650      ;
; 0.437  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[2]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.089      ; 0.629      ;
; 0.451  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[18] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.107      ; 0.633      ;
; 0.489  ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.456      ;
; 0.524  ; trigger_handler:inst5|state.s0                      ; trigger_handler:inst5|state.s1               ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.421      ;
; 0.557  ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.388      ;
; 0.560  ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.385      ;
; 0.561  ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.384      ;
; 0.578  ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.050     ; 0.359      ;
; 0.586  ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.359      ;
+--------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.337 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 1.411      ;
; -0.337 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 1.411      ;
; -0.214 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.975      ;
; -0.214 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.975      ;
; -0.214 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.975      ;
; -0.213 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.974      ;
; -0.212 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.973      ;
; -0.212 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 1.109      ;
; -0.211 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.972      ;
; -0.211 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.972      ;
; -0.211 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 1.108      ;
; -0.209 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.970      ;
; -0.208 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 1.105      ;
; -0.207 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.968      ;
; -0.207 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.968      ;
; -0.207 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 1.104      ;
; -0.207 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 1.104      ;
; -0.206 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.967      ;
; -0.206 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 1.103      ;
; -0.201 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.324      ;
; -0.201 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.324      ;
; -0.200 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.108      ;
; -0.199 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.322      ;
; -0.199 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.322      ;
; -0.193 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 1.267      ;
; -0.193 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 1.267      ;
; -0.184 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 1.081      ;
; -0.183 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 1.080      ;
; -0.182 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 1.079      ;
; -0.179 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 1.076      ;
; -0.176 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 1.073      ;
; -0.172 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 1.069      ;
; -0.172 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 1.069      ;
; -0.172 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 1.069      ;
; -0.164 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.030     ; 1.121      ;
; -0.155 ; Programador_controlador_block:inst1|programador:inst1|state.error  ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.088      ; 1.230      ;
; -0.155 ; Programador_controlador_block:inst1|programador:inst1|state.error  ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.088      ; 1.230      ;
; -0.134 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.257      ;
; -0.134 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.257      ;
; -0.097 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.220      ;
; -0.097 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.220      ;
; -0.088 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.211      ;
; -0.088 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.211      ;
; -0.076 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 0.973      ;
; -0.076 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 0.973      ;
; -0.076 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 0.973      ;
; -0.068 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 0.965      ;
; -0.067 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 0.964      ;
; -0.064 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 0.961      ;
; -0.063 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 0.960      ;
; -0.063 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 0.960      ;
; -0.062 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 0.959      ;
; -0.052 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 0.949      ;
; -0.051 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 0.948      ;
; -0.050 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 0.947      ;
; -0.048 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.809      ;
; -0.048 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 0.945      ;
; -0.046 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.807      ;
; -0.046 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.807      ;
; -0.046 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.807      ;
; -0.045 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.806      ;
; -0.045 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 0.942      ;
; -0.044 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.805      ;
; -0.043 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.804      ;
; -0.043 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.804      ;
; -0.041 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.802      ;
; -0.041 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 0.938      ;
; -0.039 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.800      ;
; -0.039 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.800      ;
; -0.038 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.799      ;
; -0.038 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.161      ;
; -0.038 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.161      ;
; -0.031 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 0.939      ;
; -0.025 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 0.922      ;
; -0.019 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.142      ;
; -0.019 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.142      ;
; 0.065  ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 0.832      ;
; 0.068  ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.055      ;
; 0.068  ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.055      ;
; 0.086  ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 0.811      ;
; 0.120  ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.226     ; 0.641      ;
; 0.183  ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.763      ;
; 0.295  ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.651      ;
; 0.299  ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.647      ;
; 0.300  ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.646      ;
; 0.304  ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.642      ;
; 0.306  ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.640      ;
; 0.306  ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.640      ;
; 0.308  ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.638      ;
; 0.382  ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.564      ;
; 0.385  ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.561      ;
; 0.386  ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.560      ;
; 0.389  ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.557      ;
; 0.394  ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.552      ;
; 0.479  ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.467      ;
; 0.488  ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.458      ;
; 0.552  ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.049     ; 0.386      ;
; 0.555  ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.391      ;
; 0.558  ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.388      ;
; 0.579  ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.049     ; 0.359      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.174 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.049      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.193 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.049      ; 0.326      ;
; 0.205 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.330      ;
; 0.210 ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.335      ;
; 0.261 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.386      ;
; 0.267 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.392      ;
; 0.289 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.226      ; 0.599      ;
; 0.301 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.427      ;
; 0.327 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.452      ;
; 0.328 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.226      ; 0.638      ;
; 0.328 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.453      ;
; 0.330 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.455      ;
; 0.335 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.226      ; 0.645      ;
; 0.351 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.226      ; 0.661      ;
; 0.376 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.501      ;
; 0.377 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.502      ;
; 0.385 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.510      ;
; 0.396 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.226      ; 0.706      ;
; 0.403 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.528      ;
; 0.404 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.529      ;
; 0.404 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.529      ;
; 0.406 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.226      ; 0.716      ;
; 0.417 ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.542      ;
; 0.428 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.226      ; 0.738      ;
; 0.455 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.226      ; 0.765      ;
; 0.468 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.226      ; 0.778      ;
; 0.469 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.226      ; 0.779      ;
; 0.483 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.608      ;
; 0.507 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.226      ; 0.817      ;
; 0.541 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.226      ; 0.851      ;
; 0.547 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.226      ; 0.857      ;
; 0.564 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.226      ; 0.874      ;
; 0.570 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.728      ;
; 0.572 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.730      ;
; 0.608 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.136     ; 0.556      ;
; 0.611 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.769      ;
; 0.613 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.771      ;
; 0.630 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.065      ; 0.799      ;
; 0.663 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.226      ; 0.973      ;
; 0.665 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.226      ; 0.975      ;
; 0.708 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.866      ;
; 0.708 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.866      ;
; 0.709 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.867      ;
; 0.709 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.867      ;
; 0.711 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.869      ;
; 0.713 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.871      ;
; 0.713 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.871      ;
; 0.716 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.874      ;
; 0.718 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.876      ;
; 0.720 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.878      ;
; 0.720 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.878      ;
; 0.726 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.884      ;
; 0.726 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.884      ;
; 0.727 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.885      ;
; 0.727 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.885      ;
; 0.728 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.136     ; 0.676      ;
; 0.728 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.136     ; 0.676      ;
; 0.729 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.887      ;
; 0.730 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.136     ; 0.678      ;
; 0.730 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.136     ; 0.678      ;
; 0.730 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.136     ; 0.678      ;
; 0.731 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.136     ; 0.679      ;
; 0.731 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.136     ; 0.679      ;
; 0.731 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.136     ; 0.679      ;
; 0.731 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.889      ;
; 0.732 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.136     ; 0.680      ;
; 0.734 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.136     ; 0.682      ;
; 0.735 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.136     ; 0.683      ;
; 0.736 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.136     ; 0.684      ;
; 0.737 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.895      ;
; 0.739 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.897      ;
; 0.742 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.900      ;
; 0.743 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.901      ;
; 0.743 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.901      ;
; 0.757 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.065      ; 0.926      ;
; 0.779 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.052      ; 0.915      ;
; 0.792 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.950      ;
; 0.792 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.950      ;
; 0.792 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.054      ; 0.950      ;
; 0.795 ; Programador_controlador_block:inst1|programador:inst1|state.error  ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.240      ; 1.139      ;
; 0.795 ; Programador_controlador_block:inst1|programador:inst1|state.error  ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.240      ; 1.139      ;
; 0.856 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.136     ; 0.804      ;
; 0.856 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.136     ; 0.804      ;
; 0.858 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; -0.136     ; 0.806      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                              ;
+-------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.180 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.314      ;
; 0.198 ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.324      ;
; 0.202 ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.329      ;
; 0.208 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[18] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.237      ; 0.559      ;
; 0.212 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 1.646      ; 2.077      ;
; 0.214 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.219      ; 0.547      ;
; 0.221 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.237      ; 0.572      ;
; 0.221 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.237      ; 0.572      ;
; 0.223 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.237      ; 0.574      ;
; 0.224 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[3]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.219      ; 0.557      ;
; 0.228 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[2]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.219      ; 0.561      ;
; 0.229 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.237      ; 0.580      ;
; 0.232 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.219      ; 0.565      ;
; 0.234 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[1]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.219      ; 0.567      ;
; 0.237 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.219      ; 0.570      ;
; 0.246 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; decodificador:inst3|num_int[1]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.219      ; 0.579      ;
; 0.246 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.219      ; 0.579      ;
; 0.247 ; trigger_handler:inst5|state.s0                      ; trigger_handler:inst5|state.s1               ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.373      ;
; 0.249 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.237      ; 0.600      ;
; 0.252 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[7]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.219      ; 0.585      ;
; 0.254 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.380      ;
; 0.256 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.219      ; 0.589      ;
; 0.260 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.236      ; 0.610      ;
; 0.261 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[19] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.236      ; 0.611      ;
; 0.269 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[10] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.236      ; 0.619      ;
; 0.269 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; decodificador:inst3|num_int[2]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.219      ; 0.602      ;
; 0.271 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.236      ; 0.621      ;
; 0.288 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.219      ; 0.621      ;
; 0.295 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.421      ;
; 0.301 ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.428      ;
; 0.309 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.435      ;
; 0.309 ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.435      ;
; 0.326 ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.452      ;
; 0.363 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; 0.000        ; 1.660      ; 2.242      ;
; 0.390 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 0.000        ; -0.153     ; 0.321      ;
; 0.390 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 0.000        ; -0.153     ; 0.321      ;
; 0.391 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 0.000        ; -0.153     ; 0.322      ;
; 0.400 ; trigger_handler:inst5|state.s1                      ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.526      ;
; 0.422 ; trigger_handler:inst5|cuenta[0]                     ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.548      ;
; 0.424 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.550      ;
; 0.472 ; trigger_handler:inst5|cuenta[2]                     ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.598      ;
; 0.485 ; trigger_handler:inst5|cuenta[1]                     ; trigger_handler:inst5|state.s2               ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.611      ;
; 0.652 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|cuenta[0]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.778      ;
; 0.652 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|cuenta[2]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.778      ;
; 0.652 ; trigger_handler:inst5|state.s2                      ; trigger_handler:inst5|cuenta[1]              ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.778      ;
; 0.727 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; -0.500       ; 1.646      ; 2.092      ;
; 0.972 ; divisor:inst2|enable                                ; divisor:inst2|clk_int                        ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 1.098      ;
; 1.044 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; -0.500       ; 1.660      ; 2.423      ;
+-------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'                                                                                                                                                                                ;
+-------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.181 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.199 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.325      ;
; 0.299 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.427      ;
; 0.306 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.432      ;
; 0.328 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.454      ;
; 0.448 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.048      ; 0.583      ;
; 0.454 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.048      ; 0.586      ;
; 0.457 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.588      ;
; 0.491 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.616      ;
; 0.505 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.048      ; 0.637      ;
; 0.508 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.048      ; 0.640      ;
; 0.511 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.639      ;
; 0.514 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.642      ;
; 0.517 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.048      ; 0.649      ;
; 0.517 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.048      ; 0.649      ;
; 0.520 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.048      ; 0.652      ;
; 0.520 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.048      ; 0.652      ;
; 0.524 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.651      ;
; 0.525 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.651      ;
; 0.527 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.653      ;
; 0.527 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.653      ;
; 0.527 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.653      ;
; 0.527 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.653      ;
; 0.528 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.654      ;
; 0.528 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.654      ;
; 0.571 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.048      ; 0.703      ;
; 0.572 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.048      ; 0.704      ;
; 0.574 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.048      ; 0.706      ;
; 0.575 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.048      ; 0.707      ;
; 0.577 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.703      ;
; 0.578 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.704      ;
; 0.578 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.704      ;
; 0.578 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.704      ;
; 0.579 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.705      ;
; 0.580 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.706      ;
; 0.581 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.707      ;
; 0.581 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.707      ;
; 0.581 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.707      ;
; 0.582 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.708      ;
; 0.583 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.048      ; 0.715      ;
; 0.583 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.048      ; 0.715      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.181 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.293 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.420      ;
; 0.294 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.421      ;
; 0.295 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.421      ;
; 0.303 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.429      ;
; 0.305 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.431      ;
; 0.331 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 1.614      ; 2.154      ;
; 0.356 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.482      ;
; 0.412 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.538      ;
; 0.414 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 1.615      ; 2.238      ;
; 0.437 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.563      ;
; 0.447 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.574      ;
; 0.451 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.577      ;
; 0.455 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.582      ;
; 0.463 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.589      ;
; 0.464 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.590      ;
; 0.465 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.591      ;
; 0.466 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.592      ;
; 0.480 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.606      ;
; 0.503 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.629      ;
; 0.508 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.634      ;
; 0.528 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.654      ;
; 0.579 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.705      ;
; 0.584 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.710      ;
; 0.615 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.741      ;
; 0.624 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.750      ;
; 0.626 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.752      ;
; 0.627 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.753      ;
; 0.645 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.771      ;
; 0.655 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.781      ;
; 0.669 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.795      ;
; 0.671 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.797      ;
; 0.680 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.806      ;
; 0.730 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.856      ;
; 0.750 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.876      ;
; 0.798 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.924      ;
; 1.025 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; -0.500       ; 1.614      ; 2.348      ;
; 1.099 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; -0.500       ; 1.615      ; 2.423      ;
; 1.176 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.302      ;
; 1.188 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.314      ;
; 1.230 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.356      ;
; 1.239 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.365      ;
; 1.289 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.415      ;
; 1.353 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.479      ;
; 1.360 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.486      ;
; 1.396 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 1.523      ;
; 1.406 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.532      ;
; 1.407 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.533      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.314      ;
; 0.194 ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.319      ;
; 0.199 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.394      ;
; 0.204 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2     ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.398      ;
; 0.206 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.331      ;
; 0.209 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.334      ;
; 0.226 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.420      ;
; 0.230 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.423      ;
; 0.233 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.426      ;
; 0.262 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.387      ;
; 0.272 ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.397      ;
; 0.274 ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.399      ;
; 0.276 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.469      ;
; 0.280 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.473      ;
; 0.281 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.406      ;
; 0.322 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.447      ;
; 0.326 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.519      ;
; 0.337 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1     ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.531      ;
; 0.337 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.462      ;
; 0.341 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.466      ;
; 0.342 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.467      ;
; 0.344 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.469      ;
; 0.352 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.477      ;
; 0.353 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.546      ;
; 0.356 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.549      ;
; 0.358 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.483      ;
; 0.368 ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.040      ; 0.492      ;
; 0.385 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.510      ;
; 0.420 ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.545      ;
; 0.432 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.625      ;
; 0.433 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.626      ;
; 0.441 ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.566      ;
; 0.447 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.640      ;
; 0.461 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.655      ;
; 0.489 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1     ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.683      ;
; 0.490 ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.615      ;
; 0.491 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.616      ;
; 0.500 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.625      ;
; 0.502 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.695      ;
; 0.504 ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.630      ;
; 0.516 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.709      ;
; 0.527 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.720      ;
; 0.551 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.744      ;
; 0.555 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2     ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.749      ;
; 0.565 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.758      ;
; 0.579 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.772      ;
; 0.588 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.781      ;
; 0.588 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.713      ;
; 0.614 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.808      ;
; 0.616 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.809      ;
; 0.641 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.835      ;
; 0.651 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.844      ;
; 0.674 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.868      ;
; 0.674 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.868      ;
; 0.674 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.868      ;
; 0.695 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.889      ;
; 0.703 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.897      ;
; 0.704 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.829      ;
; 0.714 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.907      ;
; 0.724 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.917      ;
; 0.724 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.917      ;
; 0.730 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.855      ;
; 0.736 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.930      ;
; 0.738 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.932      ;
; 0.742 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.936      ;
; 0.747 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.940      ;
; 0.761 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.954      ;
; 0.762 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.956      ;
; 0.762 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.887      ;
; 0.762 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.887      ;
; 0.762 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.887      ;
; 0.762 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.040      ; 0.886      ;
; 0.767 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.960      ;
; 0.773 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.966      ;
; 0.784 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.977      ;
; 0.791 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.040      ; 0.915      ;
; 0.792 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.986      ;
; 0.799 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.993      ;
; 0.804 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.998      ;
; 0.806 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.999      ;
; 0.826 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 1.019      ;
; 0.837 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 1.031      ;
; 0.859 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 1.052      ;
; 0.861 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 1.055      ;
; 0.863 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.988      ;
; 0.865 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 1.058      ;
; 0.870 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 1.063      ;
; 0.871 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 1.064      ;
; 0.871 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 1.064      ;
; 0.871 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 1.064      ;
; 0.871 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 1.064      ;
; 0.871 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 1.064      ;
; 0.881 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 1.006      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Pixel_clk'                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.199 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.307      ;
; 0.288 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.065      ; 0.437      ;
; 0.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.426      ;
; 0.319 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.427      ;
; 0.320 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.428      ;
; 0.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.429      ;
; 0.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.429      ;
; 0.322 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.430      ;
; 0.322 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.430      ;
; 0.322 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.430      ;
; 0.322 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.430      ;
; 0.322 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.430      ;
; 0.323 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.431      ;
; 0.323 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.431      ;
; 0.323 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.431      ;
; 0.324 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.432      ;
; 0.380 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.488      ;
; 0.383 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.491      ;
; 0.388 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.496      ;
; 0.391 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.499      ;
; 0.391 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.499      ;
; 0.397 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.752      ; 0.763      ;
; 0.441 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.065      ; 0.590      ;
; 0.441 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.734      ; 0.789      ;
; 0.441 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.734      ; 0.789      ;
; 0.441 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.734      ; 0.789      ;
; 0.441 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.734      ; 0.789      ;
; 0.441 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.734      ; 0.789      ;
; 0.441 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.734      ; 0.789      ;
; 0.441 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.734      ; 0.789      ;
; 0.441 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.734      ; 0.789      ;
; 0.441 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.734      ; 0.789      ;
; 0.441 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.734      ; 0.789      ;
; 0.444 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.065      ; 0.593      ;
; 0.464 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.578      ;
; 0.465 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.579      ;
; 0.465 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.579      ;
; 0.465 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.579      ;
; 0.469 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.583      ;
; 0.469 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.580      ;
; 0.471 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.585      ;
; 0.472 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.586      ;
; 0.473 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.019      ; 0.576      ;
; 0.473 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.584      ;
; 0.474 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.588      ;
; 0.474 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.588      ;
; 0.474 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.588      ;
; 0.475 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.589      ;
; 0.475 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.586      ;
; 0.476 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.587      ;
; 0.476 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.587      ;
; 0.477 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.591      ;
; 0.478 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.592      ;
; 0.478 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.589      ;
; 0.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.590      ;
; 0.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.590      ;
; 0.488 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.019      ; 0.591      ;
; 0.507 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.065      ; 0.656      ;
; 0.510 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.065      ; 0.659      ;
; 0.526 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.637      ;
; 0.527 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.641      ;
; 0.528 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.642      ;
; 0.528 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.642      ;
; 0.528 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.642      ;
; 0.531 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.645      ;
; 0.531 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.645      ;
; 0.531 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.645      ;
; 0.532 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.643      ;
; 0.535 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.649      ;
; 0.536 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.019      ; 0.639      ;
; 0.537 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.651      ;
; 0.537 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.648      ;
; 0.537 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.648      ;
; 0.538 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.652      ;
; 0.539 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.019      ; 0.642      ;
; 0.539 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.650      ;
; 0.540 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.654      ;
; 0.540 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.654      ;
; 0.541 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.655      ;
; 0.541 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.019      ; 0.644      ;
; 0.541 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.652      ;
; 0.542 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.653      ;
; 0.543 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.654      ;
; 0.544 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.658      ;
; 0.544 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.655      ;
; 0.545 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.656      ;
; 0.546 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.657      ;
; 0.551 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.019      ; 0.654      ;
; 0.554 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.019      ; 0.657      ;
; 0.554 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.019      ; 0.657      ;
; 0.573 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.065      ; 0.722      ;
; 0.576 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.065      ; 0.725      ;
; 0.589 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.700      ;
; 0.592 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.027      ; 0.703      ;
; 0.594 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.708      ;
; 0.594 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.708      ;
; 0.594 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.708      ;
; 0.597 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.711      ;
; 0.597 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.030      ; 0.711      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'                                                                                                                        ;
+--------+--------------------------------+-----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                             ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -0.392 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.227     ; 1.142      ;
; -0.392 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.227     ; 1.142      ;
; -0.392 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.227     ; 1.142      ;
; -0.392 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.227     ; 1.142      ;
; -0.392 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.227     ; 1.142      ;
; -0.392 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.227     ; 1.142      ;
; -0.392 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.227     ; 1.142      ;
; -0.392 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.227     ; 1.142      ;
; -0.392 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.227     ; 1.142      ;
; -0.392 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.227     ; 1.142      ;
; -0.301 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.218     ; 1.060      ;
; -0.301 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.218     ; 1.060      ;
; -0.301 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.218     ; 1.060      ;
; -0.301 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.218     ; 1.060      ;
; -0.200 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.219     ; 0.958      ;
; -0.200 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.219     ; 0.958      ;
; -0.200 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.219     ; 0.958      ;
; -0.200 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.219     ; 0.958      ;
; -0.200 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.219     ; 0.958      ;
; -0.200 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.219     ; 0.958      ;
; -0.200 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.219     ; 0.958      ;
; -0.200 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.219     ; 0.958      ;
; -0.200 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 1.000        ; -0.219     ; 0.958      ;
+--------+--------------------------------+-----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.390 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 1.299      ;
; -0.155 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.089     ; 1.053      ;
; -0.155 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.089     ; 1.053      ;
; -0.155 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.089     ; 1.053      ;
; -0.155 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.089     ; 1.053      ;
; -0.155 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.089     ; 1.053      ;
; -0.155 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.089     ; 1.053      ;
; -0.041 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.089     ; 0.939      ;
; -0.041 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.089     ; 0.939      ;
; -0.041 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.089     ; 0.939      ;
; -0.041 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.089     ; 0.939      ;
; -0.041 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.089     ; 0.939      ;
; -0.041 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.089     ; 0.939      ;
; -0.041 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.089     ; 0.939      ;
; -0.041 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.089     ; 0.939      ;
; -0.041 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.089     ; 0.939      ;
; -0.041 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.089     ; 0.939      ;
; -0.041 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.089     ; 0.939      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Pixel_clk'                                                                                                                                          ;
+--------+--------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.294 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.504      ; 1.275      ;
; -0.294 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.504      ; 1.275      ;
; -0.294 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.504      ; 1.275      ;
; -0.294 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.504      ; 1.275      ;
; -0.294 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.504      ; 1.275      ;
; -0.294 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.504      ; 1.275      ;
; -0.294 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.504      ; 1.275      ;
; -0.294 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.504      ; 1.275      ;
; -0.294 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.504      ; 1.275      ;
; -0.294 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.504      ; 1.275      ;
; -0.074 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.521      ; 1.072      ;
; -0.043 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.552      ; 1.072      ;
; -0.043 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.552      ; 1.072      ;
; -0.043 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.552      ; 1.072      ;
; -0.043 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.552      ; 1.072      ;
; -0.043 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.552      ; 1.072      ;
; -0.043 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.552      ; 1.072      ;
; -0.043 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.552      ; 1.072      ;
; -0.043 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.552      ; 1.072      ;
; -0.043 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; clk_50       ; Pixel_clk   ; 0.500        ; 0.552      ; 1.072      ;
; -0.043 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; clk_50       ; Pixel_clk   ; 0.500        ; 0.552      ; 1.072      ;
+--------+--------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.025 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 0.907      ;
; 0.025 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.055     ; 0.907      ;
; 0.131 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.802      ;
; 0.131 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.802      ;
; 0.131 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.802      ;
; 0.131 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.802      ;
; 0.131 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.802      ;
; 0.131 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.802      ;
; 0.131 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.802      ;
; 0.131 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.802      ;
; 0.131 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.802      ;
; 0.131 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.802      ;
; 0.131 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.802      ;
; 0.131 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.802      ;
; 0.131 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.054     ; 0.802      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.500 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.694      ;
; 0.500 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.694      ;
; 0.500 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.694      ;
; 0.500 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.694      ;
; 0.500 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.694      ;
; 0.500 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.694      ;
; 0.500 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.694      ;
; 0.500 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.694      ;
; 0.500 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.694      ;
; 0.500 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.694      ;
; 0.500 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.694      ;
; 0.500 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.694      ;
; 0.500 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.090      ; 0.694      ;
; 0.594 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.787      ;
; 0.594 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.089      ; 0.787      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Pixel_clk'                                                                                                                                          ;
+-------+--------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.651 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.692      ; 0.957      ;
; 0.651 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.692      ; 0.957      ;
; 0.651 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.692      ; 0.957      ;
; 0.651 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.692      ; 0.957      ;
; 0.651 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.692      ; 0.957      ;
; 0.651 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.692      ; 0.957      ;
; 0.651 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.692      ; 0.957      ;
; 0.651 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.692      ; 0.957      ;
; 0.651 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.692      ; 0.957      ;
; 0.651 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.692      ; 0.957      ;
; 0.683 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; clk_50       ; Pixel_clk   ; -0.500       ; 0.660      ; 0.957      ;
; 0.866 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.642      ; 1.122      ;
; 0.866 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.642      ; 1.122      ;
; 0.866 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.642      ; 1.122      ;
; 0.866 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.642      ; 1.122      ;
; 0.866 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.642      ; 1.122      ;
; 0.866 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.642      ; 1.122      ;
; 0.866 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.642      ; 1.122      ;
; 0.866 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.642      ; 1.122      ;
; 0.866 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.642      ; 1.122      ;
; 0.866 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; clk_50       ; Pixel_clk   ; -0.500       ; 0.642      ; 1.122      ;
+-------+--------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.683 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.055      ; 0.842      ;
; 0.683 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.055      ; 0.842      ;
; 0.683 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.055      ; 0.842      ;
; 0.683 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.055      ; 0.842      ;
; 0.683 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.055      ; 0.842      ;
; 0.683 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.055      ; 0.842      ;
; 0.683 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.055      ; 0.842      ;
; 0.683 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.055      ; 0.842      ;
; 0.683 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.055      ; 0.842      ;
; 0.683 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.055      ; 0.842      ;
; 0.683 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.055      ; 0.842      ;
; 0.784 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.055      ; 0.943      ;
; 0.784 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.055      ; 0.943      ;
; 0.784 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.055      ; 0.943      ;
; 0.784 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.055      ; 0.943      ;
; 0.784 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.055      ; 0.943      ;
; 0.784 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.055      ; 0.943      ;
; 0.977 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.066      ; 1.147      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'                                                                                                                        ;
+-------+--------------------------------+-----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                             ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; 0.826 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.088     ; 0.852      ;
; 0.826 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.088     ; 0.852      ;
; 0.826 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.088     ; 0.852      ;
; 0.826 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.088     ; 0.852      ;
; 0.826 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.088     ; 0.852      ;
; 0.826 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.088     ; 0.852      ;
; 0.826 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.088     ; 0.852      ;
; 0.826 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.088     ; 0.852      ;
; 0.826 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.088     ; 0.852      ;
; 0.922 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.087     ; 0.949      ;
; 0.922 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.087     ; 0.949      ;
; 0.922 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.087     ; 0.949      ;
; 0.922 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.087     ; 0.949      ;
; 0.988 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.097     ; 1.005      ;
; 0.988 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.097     ; 1.005      ;
; 0.988 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.097     ; 1.005      ;
; 0.988 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.097     ; 1.005      ;
; 0.988 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.097     ; 1.005      ;
; 0.988 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.097     ; 1.005      ;
; 0.988 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.097     ; 1.005      ;
; 0.988 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.097     ; 1.005      ;
; 0.988 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.097     ; 1.005      ;
; 0.988 ; trigger_handler:inst5|state.s1 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; clk_50       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; -0.097     ; 1.005      ;
+-------+--------------------------------+-----------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.359 ns




+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                           ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                ; -5.558   ; 0.174 ; -1.708   ; 0.500   ; -3.000              ;
;  CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -5.558   ; 0.181 ; -1.677   ; 0.826   ; -1.285              ;
;  Pixel_clk                                                      ; -2.005   ; 0.199 ; -1.655   ; 0.651   ; -3.000              ;
;  Programador_controlador_block:inst1|controlador:inst|clk_int   ; -2.080   ; 0.182 ; -0.904   ; 0.500   ; -1.285              ;
;  Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -1.706   ; 0.174 ; -1.708   ; 0.683   ; -1.285              ;
;  clk_50                                                         ; -1.589   ; 0.180 ; N/A      ; N/A     ; -3.000              ;
;  divisor:inst2|clk_int                                          ; -3.084   ; 0.181 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                                 ; -231.82  ; 0.0   ; -97.475  ; 0.0     ; -176.905            ;
;  CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -122.224 ; 0.000 ; -34.920  ; 0.000   ; -29.555             ;
;  Pixel_clk                                                      ; -30.015  ; 0.000 ; -30.018  ; 0.000   ; -30.141             ;
;  Programador_controlador_block:inst1|controlador:inst|clk_int   ; -25.515  ; 0.000 ; -10.999  ; 0.000   ; -30.840             ;
;  Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -27.413  ; 0.000 ; -21.538  ; 0.000   ; -25.700             ;
;  clk_50                                                         ; -12.567  ; 0.000 ; N/A      ; N/A     ; -46.690             ;
;  divisor:inst2|clk_int                                          ; -14.086  ; 0.000 ; N/A      ; N/A     ; -14.135             ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Reset_camara      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_camara        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DONE_LED          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCA               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Trigger_camara    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Chip_enable       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output_enable     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Write_enable      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UB                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LB                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_FIN           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_leer          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[19]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[18]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[17]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[16]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[15]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[14]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[13]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[12]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[11]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[10]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[9]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[8]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[20] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Pixel_data[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pixel_data[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pixel_data[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pixel_data[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pixel_data[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pixel_data[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pixel_data[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pixel_data[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; line_valid              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Frame_valid             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset_btn               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger_btn             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Start_btn               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pixel_clk               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Reset_camara      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; clk_camara        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DONE_LED          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SCA               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Trigger_camara    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Chip_enable       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Output_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Write_enable      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UB                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LB                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_FIN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_leer          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; add[19]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; add[18]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; add[17]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; add[16]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; add[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; add[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; add[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; add[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; add[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; add[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; add[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; add[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; add[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; add[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; add[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; add[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; add[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; add[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; add[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; add[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; led_pix_count[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; led_pix_count[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; siete_seg[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; siete_seg[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; siete_seg[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; siete_seg[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SDA               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DQ[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DQ[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DQ[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DQ[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DQ[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Reset_camara      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; clk_camara        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DONE_LED          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SCA               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Trigger_camara    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Chip_enable       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Output_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Write_enable      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UB                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LB                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_FIN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_leer          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; add[19]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; add[18]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; add[17]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; add[16]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; add[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; add[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; add[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; add[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; add[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; add[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; add[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; add[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; add[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; add[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; add[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; add[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; add[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; add[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; add[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; add[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; led_pix_count[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; led_pix_count[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; siete_seg[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; siete_seg[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SDA               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DQ[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DQ[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DQ[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DQ[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DQ[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Reset_camara      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_camara        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DONE_LED          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SCA               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Trigger_camara    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Chip_enable       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Write_enable      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UB                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LB                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_FIN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_leer          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; add[19]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; add[18]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; add[17]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; add[16]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; add[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; add[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; add[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; add[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; add[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; add[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; add[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; add[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; add[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; add[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; add[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; add[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; add[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; add[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; add[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; add[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; led_pix_count[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; led_pix_count[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; siete_seg[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; siete_seg[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDA               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DQ[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DQ[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DQ[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DQ[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DQ[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 235      ; 0        ; 0        ; 0        ;
; Pixel_clk                                                      ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 0        ; 483      ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 22       ; 0        ; 0        ; 0        ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; clk_50                                                         ; 23       ; 1        ; 0        ; 0        ;
; clk_50                                                         ; clk_50                                                         ; 29       ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; clk_50                                                         ; 1        ; 1        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; 108      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Pixel_clk                                                      ; Pixel_clk                                                      ; 0        ; 0        ; 0        ; 231      ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk                                                      ; 0        ; 0        ; 21       ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 60       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 109      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 40       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 91       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 235      ; 0        ; 0        ; 0        ;
; Pixel_clk                                                      ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 0        ; 483      ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 22       ; 0        ; 0        ; 0        ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; clk_50                                                         ; 23       ; 1        ; 0        ; 0        ;
; clk_50                                                         ; clk_50                                                         ; 29       ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; clk_50                                                         ; 1        ; 1        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; 108      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Pixel_clk                                                      ; Pixel_clk                                                      ; 0        ; 0        ; 0        ; 231      ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk                                                      ; 0        ; 0        ; 21       ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 60       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 109      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 40       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 91       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                          ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clk_50                                                         ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 23       ; 0        ; 0        ; 0        ;
; clk_50                                                         ; Pixel_clk                                                      ; 0        ; 0        ; 21       ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 15       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 18       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clk_50                                                         ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 23       ; 0        ; 0        ; 0        ;
; clk_50                                                         ; Pixel_clk                                                      ; 0        ; 0        ; 21       ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 15       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 18       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 172   ; 172  ;
; Unconstrained Output Ports      ; 55    ; 55   ;
; Unconstrained Output Port Paths ; 87    ; 87   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                 ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; Target                                                         ; Clock                                                          ; Type ; Status      ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; Base ; Constrained ;
; Pixel_clk                                                      ; Pixel_clk                                                      ; Base ; Constrained ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Base ; Constrained ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Base ; Constrained ;
; clk_50                                                         ; clk_50                                                         ; Base ; Constrained ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; Base ; Constrained ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Frame_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset_btn   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start_btn   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger_btn ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; line_valid  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; DONE_LED          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_FIN           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCA               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger_camara    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[8]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[9]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[10]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[11]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[12]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[13]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[14]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[15]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[16]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[17]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[18]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[19]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_camara        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_leer          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Frame_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset_btn   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start_btn   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger_btn ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; line_valid  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; DONE_LED          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_FIN           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCA               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger_camara    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[8]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[9]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[10]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[11]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[12]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[13]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[14]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[15]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[16]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[17]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[18]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[19]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_camara        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_leer          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sun Jul  7 18:09:25 2024
Info: Command: quartus_sta Sram_CIC -c Sram_CIC
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Sram_CIC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Pixel_clk Pixel_clk
    Info (332105): create_clock -period 1.000 -name Programador_controlador_block:inst1|controlador:inst|clk_int_2 Programador_controlador_block:inst1|controlador:inst|clk_int_2
    Info (332105): create_clock -period 1.000 -name Programador_controlador_block:inst1|controlador:inst|clk_int Programador_controlador_block:inst1|controlador:inst|clk_int
    Info (332105): create_clock -period 1.000 -name divisor:inst2|clk_int divisor:inst2|clk_int
    Info (332105): create_clock -period 1.000 -name clk_50 clk_50
    Info (332105): create_clock -period 1.000 -name CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.558
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.558            -122.224 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):    -3.084             -14.086 divisor:inst2|clk_int 
    Info (332119):    -2.080             -25.515 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):    -2.005             -30.015 Pixel_clk 
    Info (332119):    -1.706             -27.413 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):    -1.589             -12.567 clk_50 
Info (332146): Worst-case hold slack is 0.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.388               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):     0.389               0.000 clk_50 
    Info (332119):     0.402               0.000 divisor:inst2|clk_int 
    Info (332119):     0.403               0.000 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):     0.403               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):     0.440               0.000 Pixel_clk 
Info (332146): Worst-case recovery slack is -1.708
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.708             -21.538 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):    -1.677             -34.920 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):    -1.655             -30.018 Pixel_clk 
    Info (332119):    -0.904             -10.999 Programador_controlador_block:inst1|controlador:inst|clk_int 
Info (332146): Worst-case removal slack is 1.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.090               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):     1.484               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):     1.629               0.000 Pixel_clk 
    Info (332119):     1.725               0.000 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -46.690 clk_50 
    Info (332119):    -3.000             -29.985 Pixel_clk 
    Info (332119):    -1.285             -30.840 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):    -1.285             -29.555 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):    -1.285             -25.700 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):    -1.285             -14.135 divisor:inst2|clk_int 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.073
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.073            -111.474 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):    -2.740             -11.838 divisor:inst2|clk_int 
    Info (332119):    -1.815             -21.602 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):    -1.678             -25.477 Pixel_clk 
    Info (332119):    -1.437             -22.766 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):    -1.401              -7.704 clk_50 
Info (332146): Worst-case hold slack is 0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.340               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):     0.348               0.000 clk_50 
    Info (332119):     0.354               0.000 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):     0.354               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):     0.354               0.000 divisor:inst2|clk_int 
    Info (332119):     0.387               0.000 Pixel_clk 
Info (332146): Worst-case recovery slack is -1.462
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.462             -26.440 Pixel_clk 
    Info (332119):    -1.453             -17.750 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):    -1.446             -29.973 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):    -0.745              -8.458 Programador_controlador_block:inst1|controlador:inst|clk_int 
Info (332146): Worst-case removal slack is 0.993
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.993               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):     1.360               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):     1.533               0.000 Pixel_clk 
    Info (332119):     1.608               0.000 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -46.690 clk_50 
    Info (332119):    -3.000             -29.985 Pixel_clk 
    Info (332119):    -1.285             -30.840 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):    -1.285             -29.555 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):    -1.285             -25.700 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):    -1.285             -14.135 divisor:inst2|clk_int 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.801
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.801             -61.509 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):    -1.019              -2.909 divisor:inst2|clk_int 
    Info (332119):    -0.500              -3.768 Pixel_clk 
    Info (332119):    -0.469              -3.752 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):    -0.465              -0.558 clk_50 
    Info (332119):    -0.337              -3.798 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):     0.180               0.000 clk_50 
    Info (332119):     0.181               0.000 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):     0.181               0.000 divisor:inst2|clk_int 
    Info (332119):     0.182               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):     0.199               0.000 Pixel_clk 
Info (332146): Worst-case recovery slack is -0.392
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.392              -6.924 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):    -0.390              -1.771 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):    -0.294              -3.444 Pixel_clk 
    Info (332119):     0.025               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int 
Info (332146): Worst-case removal slack is 0.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.500               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):     0.651               0.000 Pixel_clk 
    Info (332119):     0.683               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):     0.826               0.000 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -39.099 clk_50 
    Info (332119):    -3.000             -30.141 Pixel_clk 
    Info (332119):    -1.000             -24.000 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):    -1.000             -23.000 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):    -1.000             -20.000 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):    -1.000             -11.000 divisor:inst2|clk_int 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.359 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4951 megabytes
    Info: Processing ended: Sun Jul  7 18:09:26 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


