Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr  1 15:06:11 2024
| Host         : WIN-Q4Q4KR5T22G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.024        0.000                      0                   67        0.177        0.000                      0                   67        9.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                17.024        0.000                      0                   67        0.177        0.000                      0                   67        9.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       17.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.024ns  (required time - arrival time)
  Source:                 uart_rx_inst/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.800ns (27.137%)  route 2.148ns (72.863%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 24.783 - 20.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.564     5.215    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  uart_rx_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.348     5.563 r  uart_rx_inst/count_reg[2]/Q
                         net (fo=5, routed)           0.832     6.395    uart_rx_inst/count_reg_n_0_[2]
    SLICE_X112Y69        LUT5 (Prop_lut5_I1_O)        0.242     6.637 f  uart_rx_inst/state[2]_i_3/O
                         net (fo=10, routed)          0.834     7.470    uart_rx_inst/state[2]_i_3_n_0
    SLICE_X110Y71        LUT5 (Prop_lut5_I4_O)        0.105     7.575 r  uart_rx_inst/data_out[7]_i_3/O
                         net (fo=4, routed)           0.482     8.058    uart_rx_inst/data_out[7]_i_3_n_0
    SLICE_X110Y70        LUT6 (Prop_lut6_I3_O)        0.105     8.163 r  uart_rx_inst/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     8.163    uart_rx_inst/data_out[7]_i_1_n_0
    SLICE_X110Y70        FDCE                                         r  uart_rx_inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.405    24.783    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X110Y70        FDCE                                         r  uart_rx_inst/data_out_reg[7]/C
                         clock pessimism              0.406    25.189    
                         clock uncertainty           -0.035    25.153    
    SLICE_X110Y70        FDCE (Setup_fdce_C_D)        0.033    25.186    uart_rx_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         25.186    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                 17.024    

Slack (MET) :             17.065ns  (required time - arrival time)
  Source:                 uart_tx_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/tx_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.920ns (33.562%)  route 1.821ns (66.438%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 24.781 - 20.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.558     5.209    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  uart_tx_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.433     5.642 r  uart_tx_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.573     6.215    uart_tx_inst/count_reg_n_0_[0]
    SLICE_X112Y73        LUT5 (Prop_lut5_I4_O)        0.105     6.320 r  uart_tx_inst/cnt_data[3]_i_3/O
                         net (fo=5, routed)           0.581     6.901    uart_tx_inst/cnt_data[3]_i_3_n_0
    SLICE_X112Y73        LUT3 (Prop_lut3_I2_O)        0.118     7.019 f  uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=7, routed)           0.381     7.400    uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X112Y72        LUT3 (Prop_lut3_I2_O)        0.264     7.664 r  uart_tx_inst/tx_i_1/O
                         net (fo=1, routed)           0.286     7.950    uart_tx_inst/tx_i_1_n_0
    SLICE_X112Y72        FDPE                                         r  uart_tx_inst/tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.403    24.781    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X112Y72        FDPE                                         r  uart_tx_inst/tx_reg/C
                         clock pessimism              0.406    25.187    
                         clock uncertainty           -0.035    25.151    
    SLICE_X112Y72        FDPE (Setup_fdpe_C_CE)      -0.136    25.015    uart_tx_inst/tx_reg
  -------------------------------------------------------------------
                         required time                         25.015    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                 17.065    

Slack (MET) :             17.071ns  (required time - arrival time)
  Source:                 uart_rx_inst/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.800ns (27.607%)  route 2.098ns (72.393%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 24.783 - 20.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.564     5.215    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  uart_rx_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.348     5.563 r  uart_rx_inst/count_reg[2]/Q
                         net (fo=5, routed)           0.832     6.395    uart_rx_inst/count_reg_n_0_[2]
    SLICE_X112Y69        LUT5 (Prop_lut5_I1_O)        0.242     6.637 f  uart_rx_inst/state[2]_i_3/O
                         net (fo=10, routed)          0.518     7.155    uart_rx_inst/state[2]_i_3_n_0
    SLICE_X111Y70        LUT6 (Prop_lut6_I1_O)        0.105     7.260 r  uart_rx_inst/data_out[6]_i_3/O
                         net (fo=4, routed)           0.748     8.008    uart_rx_inst/data_out[6]_i_3_n_0
    SLICE_X110Y70        LUT6 (Prop_lut6_I2_O)        0.105     8.113 r  uart_rx_inst/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     8.113    uart_rx_inst/data_out[0]_i_1_n_0
    SLICE_X110Y70        FDCE                                         r  uart_rx_inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.405    24.783    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X110Y70        FDCE                                         r  uart_rx_inst/data_out_reg[0]/C
                         clock pessimism              0.406    25.189    
                         clock uncertainty           -0.035    25.153    
    SLICE_X110Y70        FDCE (Setup_fdce_C_D)        0.030    25.183    uart_rx_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         25.183    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                 17.071    

Slack (MET) :             17.120ns  (required time - arrival time)
  Source:                 uart_rx_inst/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/cnt_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.696ns (27.628%)  route 1.823ns (72.372%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 24.783 - 20.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.564     5.215    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  uart_rx_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.348     5.563 f  uart_rx_inst/count_reg[2]/Q
                         net (fo=5, routed)           0.832     6.395    uart_rx_inst/count_reg_n_0_[2]
    SLICE_X112Y69        LUT5 (Prop_lut5_I1_O)        0.242     6.637 r  uart_rx_inst/state[2]_i_3/O
                         net (fo=10, routed)          0.624     7.261    uart_rx_inst/state[2]_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I1_O)        0.106     7.367 r  uart_rx_inst/cnt_data[3]_i_1__0/O
                         net (fo=4, routed)           0.367     7.734    uart_rx_inst/cnt_data
    SLICE_X112Y70        FDRE                                         r  uart_rx_inst/cnt_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.405    24.783    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  uart_rx_inst/cnt_data_reg[0]/C
                         clock pessimism              0.406    25.189    
                         clock uncertainty           -0.035    25.153    
    SLICE_X112Y70        FDRE (Setup_fdre_C_CE)      -0.299    24.854    uart_rx_inst/cnt_data_reg[0]
  -------------------------------------------------------------------
                         required time                         24.854    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                 17.120    

Slack (MET) :             17.120ns  (required time - arrival time)
  Source:                 uart_rx_inst/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/cnt_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.696ns (27.628%)  route 1.823ns (72.372%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 24.783 - 20.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.564     5.215    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  uart_rx_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.348     5.563 f  uart_rx_inst/count_reg[2]/Q
                         net (fo=5, routed)           0.832     6.395    uart_rx_inst/count_reg_n_0_[2]
    SLICE_X112Y69        LUT5 (Prop_lut5_I1_O)        0.242     6.637 r  uart_rx_inst/state[2]_i_3/O
                         net (fo=10, routed)          0.624     7.261    uart_rx_inst/state[2]_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I1_O)        0.106     7.367 r  uart_rx_inst/cnt_data[3]_i_1__0/O
                         net (fo=4, routed)           0.367     7.734    uart_rx_inst/cnt_data
    SLICE_X112Y70        FDRE                                         r  uart_rx_inst/cnt_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.405    24.783    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  uart_rx_inst/cnt_data_reg[1]/C
                         clock pessimism              0.406    25.189    
                         clock uncertainty           -0.035    25.153    
    SLICE_X112Y70        FDRE (Setup_fdre_C_CE)      -0.299    24.854    uart_rx_inst/cnt_data_reg[1]
  -------------------------------------------------------------------
                         required time                         24.854    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                 17.120    

Slack (MET) :             17.120ns  (required time - arrival time)
  Source:                 uart_rx_inst/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/cnt_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.696ns (27.628%)  route 1.823ns (72.372%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 24.783 - 20.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.564     5.215    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  uart_rx_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.348     5.563 f  uart_rx_inst/count_reg[2]/Q
                         net (fo=5, routed)           0.832     6.395    uart_rx_inst/count_reg_n_0_[2]
    SLICE_X112Y69        LUT5 (Prop_lut5_I1_O)        0.242     6.637 r  uart_rx_inst/state[2]_i_3/O
                         net (fo=10, routed)          0.624     7.261    uart_rx_inst/state[2]_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I1_O)        0.106     7.367 r  uart_rx_inst/cnt_data[3]_i_1__0/O
                         net (fo=4, routed)           0.367     7.734    uart_rx_inst/cnt_data
    SLICE_X112Y70        FDRE                                         r  uart_rx_inst/cnt_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.405    24.783    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  uart_rx_inst/cnt_data_reg[2]/C
                         clock pessimism              0.406    25.189    
                         clock uncertainty           -0.035    25.153    
    SLICE_X112Y70        FDRE (Setup_fdre_C_CE)      -0.299    24.854    uart_rx_inst/cnt_data_reg[2]
  -------------------------------------------------------------------
                         required time                         24.854    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                 17.120    

Slack (MET) :             17.120ns  (required time - arrival time)
  Source:                 uart_rx_inst/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/cnt_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.696ns (27.628%)  route 1.823ns (72.372%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 24.783 - 20.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.564     5.215    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  uart_rx_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.348     5.563 f  uart_rx_inst/count_reg[2]/Q
                         net (fo=5, routed)           0.832     6.395    uart_rx_inst/count_reg_n_0_[2]
    SLICE_X112Y69        LUT5 (Prop_lut5_I1_O)        0.242     6.637 r  uart_rx_inst/state[2]_i_3/O
                         net (fo=10, routed)          0.624     7.261    uart_rx_inst/state[2]_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I1_O)        0.106     7.367 r  uart_rx_inst/cnt_data[3]_i_1__0/O
                         net (fo=4, routed)           0.367     7.734    uart_rx_inst/cnt_data
    SLICE_X112Y70        FDRE                                         r  uart_rx_inst/cnt_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.405    24.783    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  uart_rx_inst/cnt_data_reg[3]/C
                         clock pessimism              0.406    25.189    
                         clock uncertainty           -0.035    25.153    
    SLICE_X112Y70        FDRE (Setup_fdre_C_CE)      -0.299    24.854    uart_rx_inst/cnt_data_reg[3]
  -------------------------------------------------------------------
                         required time                         24.854    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                 17.120    

Slack (MET) :             17.126ns  (required time - arrival time)
  Source:                 uart_rx_inst/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/even_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.800ns (28.788%)  route 1.979ns (71.212%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 24.781 - 20.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.564     5.215    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  uart_rx_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.348     5.563 f  uart_rx_inst/count_reg[2]/Q
                         net (fo=5, routed)           0.832     6.395    uart_rx_inst/count_reg_n_0_[2]
    SLICE_X112Y69        LUT5 (Prop_lut5_I1_O)        0.242     6.637 r  uart_rx_inst/state[2]_i_3/O
                         net (fo=10, routed)          0.425     7.062    uart_rx_inst/state[2]_i_3_n_0
    SLICE_X109Y71        LUT6 (Prop_lut6_I5_O)        0.105     7.167 r  uart_rx_inst/even_i_2/O
                         net (fo=1, routed)           0.343     7.509    uart_rx_inst/even_i_2_n_0
    SLICE_X109Y71        LUT3 (Prop_lut3_I1_O)        0.105     7.614 r  uart_rx_inst/even_i_1__0/O
                         net (fo=1, routed)           0.379     7.994    uart_rx_inst/even_i_1__0_n_0
    SLICE_X110Y71        FDCE                                         r  uart_rx_inst/even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.403    24.781    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  uart_rx_inst/even_reg/C
                         clock pessimism              0.406    25.187    
                         clock uncertainty           -0.035    25.151    
    SLICE_X110Y71        FDCE (Setup_fdce_C_D)       -0.032    25.119    uart_rx_inst/even_reg
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                 17.126    

Slack (MET) :             17.172ns  (required time - arrival time)
  Source:                 uart_rx_inst/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.589ns (21.326%)  route 2.173ns (78.674%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 24.781 - 20.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.560     5.211    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X109Y70        FDCE                                         r  uart_rx_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDCE (Prop_fdce_C_Q)         0.379     5.590 f  uart_rx_inst/state_reg[1]/Q
                         net (fo=23, routed)          1.117     6.707    uart_rx_inst/rx_state_OBUF[1]
    SLICE_X111Y69        LUT4 (Prop_lut4_I1_O)        0.105     6.812 r  uart_rx_inst/data_out[7]_i_2/O
                         net (fo=8, routed)           1.056     7.868    uart_rx_inst/data_out[7]_i_2_n_0
    SLICE_X110Y71        LUT6 (Prop_lut6_I1_O)        0.105     7.973 r  uart_rx_inst/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     7.973    uart_rx_inst/data_out[1]_i_1_n_0
    SLICE_X110Y71        FDCE                                         r  uart_rx_inst/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.403    24.781    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  uart_rx_inst/data_out_reg[1]/C
                         clock pessimism              0.369    25.150    
                         clock uncertainty           -0.035    25.114    
    SLICE_X110Y71        FDCE (Setup_fdce_C_D)        0.030    25.144    uart_rx_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         25.144    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                 17.172    

Slack (MET) :             17.189ns  (required time - arrival time)
  Source:                 uart_tx_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.920ns (33.053%)  route 1.863ns (66.947%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 24.781 - 20.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.558     5.209    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  uart_tx_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.433     5.642 f  uart_tx_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.573     6.215    uart_tx_inst/count_reg_n_0_[0]
    SLICE_X112Y73        LUT5 (Prop_lut5_I4_O)        0.105     6.320 f  uart_tx_inst/cnt_data[3]_i_3/O
                         net (fo=5, routed)           0.581     6.901    uart_tx_inst/cnt_data[3]_i_3_n_0
    SLICE_X112Y73        LUT3 (Prop_lut3_I2_O)        0.118     7.019 r  uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=7, routed)           0.710     7.728    uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X111Y72        LUT5 (Prop_lut5_I3_O)        0.264     7.992 r  uart_tx_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.992    uart_tx_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X111Y72        FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.403    24.781    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X111Y72        FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.406    25.187    
                         clock uncertainty           -0.035    25.151    
    SLICE_X111Y72        FDCE (Setup_fdce_C_D)        0.030    25.181    uart_tx_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.181    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                 17.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/data_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.891%)  route 0.121ns (46.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.626     1.736    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  uart_rx_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.141     1.877 r  uart_rx_inst/data_out_reg[5]/Q
                         net (fo=2, routed)           0.121     1.998    uart_tx_inst/data_out[5]
    SLICE_X111Y71        FDRE                                         r  uart_tx_inst/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.896     2.263    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X111Y71        FDRE                                         r  uart_tx_inst/data_temp_reg[5]/C
                         clock pessimism             -0.513     1.749    
    SLICE_X111Y71        FDRE (Hold_fdre_C_D)         0.072     1.821    uart_tx_inst/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_tx_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.810%)  route 0.125ns (40.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.624     1.734    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X111Y73        FDCE                                         r  uart_tx_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y73        FDCE (Prop_fdce_C_Q)         0.141     1.875 r  uart_tx_inst/count_reg[1]/Q
                         net (fo=5, routed)           0.125     2.000    uart_tx_inst/count_reg_n_0_[1]
    SLICE_X112Y73        LUT6 (Prop_lut6_I3_O)        0.045     2.045 r  uart_tx_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.045    uart_tx_inst/count[4]
    SLICE_X112Y73        FDCE                                         r  uart_tx_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.893     2.260    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  uart_tx_inst/count_reg[4]/C
                         clock pessimism             -0.512     1.747    
    SLICE_X112Y73        FDCE (Hold_fdce_C_D)         0.121     1.868    uart_tx_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/data_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.693%)  route 0.122ns (46.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.627     1.737    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X110Y70        FDCE                                         r  uart_rx_inst/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDCE (Prop_fdce_C_Q)         0.141     1.878 r  uart_rx_inst/data_out_reg[7]/Q
                         net (fo=2, routed)           0.122     2.000    uart_tx_inst/data_out[7]
    SLICE_X111Y71        FDRE                                         r  uart_tx_inst/data_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.896     2.263    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X111Y71        FDRE                                         r  uart_tx_inst/data_temp_reg[7]/C
                         clock pessimism             -0.512     1.750    
    SLICE_X111Y71        FDRE (Hold_fdre_C_D)         0.071     1.821    uart_tx_inst/data_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/data_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.224%)  route 0.114ns (44.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.626     1.736    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  uart_rx_inst/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.141     1.877 r  uart_rx_inst/data_out_reg[1]/Q
                         net (fo=2, routed)           0.114     1.991    uart_tx_inst/data_out[1]
    SLICE_X112Y71        FDRE                                         r  uart_tx_inst/data_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.896     2.263    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X112Y71        FDRE                                         r  uart_tx_inst/data_temp_reg[1]/C
                         clock pessimism             -0.512     1.750    
    SLICE_X112Y71        FDRE (Hold_fdre_C_D)         0.052     1.802    uart_tx_inst/data_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/data_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.827%)  route 0.148ns (51.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.627     1.737    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X110Y70        FDCE                                         r  uart_rx_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDCE (Prop_fdce_C_Q)         0.141     1.878 r  uart_rx_inst/data_out_reg[3]/Q
                         net (fo=2, routed)           0.148     2.026    uart_tx_inst/data_out[3]
    SLICE_X111Y71        FDRE                                         r  uart_tx_inst/data_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.896     2.263    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X111Y71        FDRE                                         r  uart_tx_inst/data_temp_reg[3]/C
                         clock pessimism             -0.512     1.750    
    SLICE_X111Y71        FDRE (Hold_fdre_C_D)         0.047     1.797    uart_tx_inst/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/data_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.988%)  route 0.180ns (56.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.627     1.737    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X111Y70        FDCE                                         r  uart_rx_inst/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDCE (Prop_fdce_C_Q)         0.141     1.878 r  uart_rx_inst/data_out_reg[6]/Q
                         net (fo=2, routed)           0.180     2.058    uart_tx_inst/data_out[6]
    SLICE_X111Y71        FDRE                                         r  uart_tx_inst/data_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.896     2.263    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X111Y71        FDRE                                         r  uart_tx_inst/data_temp_reg[6]/C
                         clock pessimism             -0.512     1.750    
    SLICE_X111Y71        FDRE (Hold_fdre_C_D)         0.075     1.825    uart_tx_inst/data_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/data_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.495%)  route 0.169ns (54.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.627     1.737    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X110Y70        FDCE                                         r  uart_rx_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDCE (Prop_fdce_C_Q)         0.141     1.878 r  uart_rx_inst/data_out_reg[0]/Q
                         net (fo=2, routed)           0.169     2.047    uart_tx_inst/data_out[0]
    SLICE_X112Y71        FDRE                                         r  uart_tx_inst/data_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.896     2.263    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X112Y71        FDRE                                         r  uart_tx_inst/data_temp_reg[0]/C
                         clock pessimism             -0.512     1.750    
    SLICE_X112Y71        FDRE (Hold_fdre_C_D)         0.059     1.809    uart_tx_inst/data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uart_tx_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/even_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.623%)  route 0.104ns (31.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.626     1.736    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X111Y72        FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDCE (Prop_fdce_C_Q)         0.128     1.864 r  uart_tx_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.104     1.968    uart_tx_inst/tx_state_OBUF[1]
    SLICE_X111Y72        LUT6 (Prop_lut6_I3_O)        0.099     2.067 r  uart_tx_inst/even_i_1/O
                         net (fo=1, routed)           0.000     2.067    uart_tx_inst/even_i_1_n_0
    SLICE_X111Y72        FDCE                                         r  uart_tx_inst/even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.895     2.262    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X111Y72        FDCE                                         r  uart_tx_inst/even_reg/C
                         clock pessimism             -0.525     1.736    
    SLICE_X111Y72        FDCE (Hold_fdce_C_D)         0.092     1.828    uart_tx_inst/even_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/data_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.467%)  route 0.191ns (57.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.627     1.737    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X111Y70        FDCE                                         r  uart_rx_inst/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDCE (Prop_fdce_C_Q)         0.141     1.878 r  uart_rx_inst/data_out_reg[4]/Q
                         net (fo=2, routed)           0.191     2.069    uart_tx_inst/data_out[4]
    SLICE_X111Y71        FDRE                                         r  uart_tx_inst/data_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.896     2.263    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X111Y71        FDRE                                         r  uart_tx_inst/data_temp_reg[4]/C
                         clock pessimism             -0.512     1.750    
    SLICE_X111Y71        FDRE (Hold_fdre_C_D)         0.070     1.820    uart_tx_inst/data_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uart_tx_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.188ns (47.238%)  route 0.210ns (52.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.624     1.734    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X111Y73        FDCE                                         r  uart_tx_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y73        FDCE (Prop_fdce_C_Q)         0.141     1.875 r  uart_tx_inst/count_reg[1]/Q
                         net (fo=5, routed)           0.210     2.085    uart_tx_inst/count_reg_n_0_[1]
    SLICE_X112Y73        LUT5 (Prop_lut5_I2_O)        0.047     2.132 r  uart_tx_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.132    uart_tx_inst/count[3]
    SLICE_X112Y73        FDCE                                         r  uart_tx_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.893     2.260    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  uart_tx_inst/count_reg[3]/C
                         clock pessimism             -0.512     1.747    
    SLICE_X112Y73        FDCE (Hold_fdce_C_D)         0.131     1.878    uart_tx_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y70   uart_rx_inst/cnt_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y70   uart_rx_inst/cnt_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y70   uart_rx_inst/cnt_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y70   uart_rx_inst/cnt_data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y69   uart_rx_inst/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y69   uart_rx_inst/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y69   uart_rx_inst/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y69   uart_rx_inst/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y69   uart_rx_inst/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y70   uart_rx_inst/cnt_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y70   uart_rx_inst/cnt_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y70   uart_rx_inst/cnt_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y70   uart_rx_inst/cnt_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y70   uart_rx_inst/cnt_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y70   uart_rx_inst/cnt_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y70   uart_rx_inst/cnt_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y70   uart_rx_inst/cnt_data_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y69   uart_rx_inst/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y69   uart_rx_inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y70   uart_rx_inst/cnt_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y70   uart_rx_inst/cnt_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y70   uart_rx_inst/cnt_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y70   uart_rx_inst/cnt_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y70   uart_rx_inst/cnt_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y70   uart_rx_inst/cnt_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y70   uart_rx_inst/cnt_data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y70   uart_rx_inst/cnt_data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y69   uart_rx_inst/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y69   uart_rx_inst/count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 4.144ns (59.675%)  route 2.800ns (40.325%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.560     5.211    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X111Y72        FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDCE (Prop_fdce_C_Q)         0.348     5.559 r  uart_tx_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.722     6.280    uart_tx_inst/tx_state_OBUF[1]
    SLICE_X112Y72        LUT2 (Prop_lut2_I1_O)        0.253     6.533 r  uart_tx_inst/tx_done_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.079     8.612    tx_done_OBUF
    T12                  OBUF (Prop_obuf_I_O)         3.543    12.155 r  tx_done_OBUF_inst/O
                         net (fo=0)                   0.000    12.155    tx_done
    T12                                                               r  tx_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.682ns  (logic 3.767ns (66.303%)  route 1.914ns (33.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.560     5.211    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X109Y70        FDCE                                         r  uart_rx_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDCE (Prop_fdce_C_Q)         0.348     5.559 r  uart_rx_inst/state_reg[2]/Q
                         net (fo=16, routed)          1.914     7.473    rx_state_OBUF[2]
    T20                  OBUF (Prop_obuf_I_O)         3.419    10.892 r  rx_state_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.892    rx_state[2]
    T20                                                               r  rx_state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.464ns  (logic 3.652ns (66.841%)  route 1.812ns (33.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.560     5.211    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X111Y72        FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDCE (Prop_fdce_C_Q)         0.379     5.590 r  uart_tx_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          1.812     7.401    tx_state_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         3.273    10.674 r  tx_state_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.674    tx_state[0]
    R18                                                               r  tx_state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.384ns  (logic 3.818ns (70.919%)  route 1.566ns (29.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.560     5.211    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X112Y72        FDPE                                         r  uart_tx_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDPE (Prop_fdpe_C_Q)         0.433     5.644 r  uart_tx_inst/tx_reg/Q
                         net (fo=1, routed)           1.566     7.209    tx_out_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.385    10.595 r  tx_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.595    tx_out
    U15                                                               r  tx_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.342ns  (logic 3.642ns (68.174%)  route 1.700ns (31.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.560     5.211    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X109Y70        FDCE                                         r  uart_rx_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDCE (Prop_fdce_C_Q)         0.379     5.590 r  uart_rx_inst/state_reg[1]/Q
                         net (fo=23, routed)          1.700     7.290    rx_state_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.263    10.553 r  rx_state_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.553    rx_state[1]
    P20                                                               r  rx_state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.324ns  (logic 3.762ns (70.653%)  route 1.562ns (29.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.560     5.211    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X111Y72        FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDCE (Prop_fdce_C_Q)         0.348     5.559 r  uart_tx_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          1.562     7.121    tx_state_OBUF[1]
    P19                  OBUF (Prop_obuf_I_O)         3.414    10.535 r  tx_state_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.535    tx_state[1]
    P19                                                               r  tx_state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.295ns  (logic 3.634ns (68.635%)  route 1.661ns (31.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.561     5.212    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  uart_rx_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.379     5.591 r  uart_rx_inst/state_reg[0]/Q
                         net (fo=16, routed)          1.661     7.252    rx_state_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.255    10.507 r  rx_state_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.507    rx_state[0]
    N20                                                               r  rx_state[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.351ns (73.284%)  route 0.493ns (26.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.626     1.736    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  uart_rx_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.141     1.877 r  uart_rx_inst/state_reg[0]/Q
                         net (fo=16, routed)          0.493     2.370    rx_state_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.210     3.580 r  rx_state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.580    rx_state[0]
    N20                                                               r  rx_state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.414ns (76.166%)  route 0.442ns (23.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.626     1.736    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X111Y72        FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDCE (Prop_fdce_C_Q)         0.128     1.864 r  uart_tx_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.442     2.307    tx_state_OBUF[1]
    P19                  OBUF (Prop_obuf_I_O)         1.286     3.592 r  tx_state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.592    tx_state[1]
    P19                                                               r  tx_state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.360ns (72.016%)  route 0.528ns (27.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.626     1.736    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X109Y70        FDCE                                         r  uart_rx_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDCE (Prop_fdce_C_Q)         0.141     1.877 r  uart_rx_inst/state_reg[1]/Q
                         net (fo=23, routed)          0.528     2.405    rx_state_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.219     3.624 r  rx_state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.624    rx_state[1]
    P20                                                               r  rx_state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.503ns (77.134%)  route 0.446ns (22.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.626     1.736    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X112Y72        FDPE                                         r  uart_tx_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDPE (Prop_fdpe_C_Q)         0.164     1.900 r  uart_tx_inst/tx_reg/Q
                         net (fo=1, routed)           0.446     2.346    tx_out_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.339     3.685 r  tx_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.685    tx_out
    U15                                                               r  tx_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.369ns (69.827%)  route 0.592ns (30.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.626     1.736    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X111Y72        FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDCE (Prop_fdce_C_Q)         0.141     1.877 r  uart_tx_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.592     2.469    tx_state_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         1.228     3.697 r  tx_state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.697    tx_state[0]
    R18                                                               r  tx_state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.421ns (70.193%)  route 0.603ns (29.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.626     1.736    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X109Y70        FDCE                                         r  uart_rx_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDCE (Prop_fdce_C_Q)         0.128     1.864 r  uart_rx_inst/state_reg[2]/Q
                         net (fo=16, routed)          0.603     2.468    rx_state_OBUF[2]
    T20                  OBUF (Prop_obuf_I_O)         1.293     3.761 r  rx_state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.761    rx_state[2]
    T20                                                               r  rx_state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 1.580ns (61.758%)  route 0.979ns (38.242%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.626     1.736    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X111Y72        FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDCE (Prop_fdce_C_Q)         0.141     1.877 r  uart_tx_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.295     2.172    uart_tx_inst/tx_state_OBUF[0]
    SLICE_X112Y72        LUT2 (Prop_lut2_I0_O)        0.047     2.219 r  uart_tx_inst/tx_done_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.684     2.903    tx_done_OBUF
    T12                  OBUF (Prop_obuf_I_O)         1.392     4.295 r  tx_done_OBUF_inst/O
                         net (fo=0)                   0.000     4.295    tx_done
    T12                                                               r  tx_done (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            uart_rx_inst/data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.726ns  (logic 1.793ns (37.929%)  route 2.934ns (62.071%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    P15                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rx_in_IBUF_inst/O
                         net (fo=10, routed)          1.911     3.322    uart_rx_inst/rx_in_IBUF
    SLICE_X109Y71        LUT2 (Prop_lut2_I1_O)        0.115     3.437 r  uart_rx_inst/data_out[6]_i_2/O
                         net (fo=7, routed)           1.023     4.459    uart_rx_inst/p_1_in[0]
    SLICE_X110Y70        LUT6 (Prop_lut6_I0_O)        0.267     4.726 r  uart_rx_inst/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     4.726    uart_rx_inst/data_out[3]_i_1_n_0
    SLICE_X110Y70        FDCE                                         r  uart_rx_inst/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.405     4.783    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X110Y70        FDCE                                         r  uart_rx_inst/data_out_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.632ns  (logic 1.569ns (33.861%)  route 3.064ns (66.139%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=4, routed)           2.367     3.831    uart_rx_inst/reset_IBUF
    SLICE_X112Y72        LUT1 (Prop_lut1_I0_O)        0.105     3.936 f  uart_rx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=30, routed)          0.697     4.632    uart_rx_inst/reset
    SLICE_X112Y69        FDCE                                         f  uart_rx_inst/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.406     4.784    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X112Y69        FDCE                                         r  uart_rx_inst/count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.632ns  (logic 1.569ns (33.861%)  route 3.064ns (66.139%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=4, routed)           2.367     3.831    uart_rx_inst/reset_IBUF
    SLICE_X112Y72        LUT1 (Prop_lut1_I0_O)        0.105     3.936 f  uart_rx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=30, routed)          0.697     4.632    uart_rx_inst/reset
    SLICE_X112Y69        FDCE                                         f  uart_rx_inst/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.406     4.784    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X112Y69        FDCE                                         r  uart_rx_inst/count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.544ns  (logic 1.569ns (34.521%)  route 2.975ns (65.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=4, routed)           2.367     3.831    uart_rx_inst/reset_IBUF
    SLICE_X112Y72        LUT1 (Prop_lut1_I0_O)        0.105     3.936 f  uart_rx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=30, routed)          0.608     4.544    uart_rx_inst/reset
    SLICE_X111Y69        FDCE                                         f  uart_rx_inst/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.406     4.784    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  uart_rx_inst/count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.544ns  (logic 1.569ns (34.521%)  route 2.975ns (65.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=4, routed)           2.367     3.831    uart_rx_inst/reset_IBUF
    SLICE_X112Y72        LUT1 (Prop_lut1_I0_O)        0.105     3.936 f  uart_rx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=30, routed)          0.608     4.544    uart_rx_inst/reset
    SLICE_X111Y69        FDCE                                         f  uart_rx_inst/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.406     4.784    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  uart_rx_inst/count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.544ns  (logic 1.569ns (34.521%)  route 2.975ns (65.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=4, routed)           2.367     3.831    uart_rx_inst/reset_IBUF
    SLICE_X112Y72        LUT1 (Prop_lut1_I0_O)        0.105     3.936 f  uart_rx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=30, routed)          0.608     4.544    uart_rx_inst/reset
    SLICE_X111Y69        FDCE                                         f  uart_rx_inst/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.406     4.784    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  uart_rx_inst/count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/data_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.522ns  (logic 1.569ns (34.692%)  route 2.953ns (65.308%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=4, routed)           2.367     3.831    uart_rx_inst/reset_IBUF
    SLICE_X112Y72        LUT1 (Prop_lut1_I0_O)        0.105     3.936 f  uart_rx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=30, routed)          0.586     4.522    uart_rx_inst/reset
    SLICE_X110Y70        FDCE                                         f  uart_rx_inst/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.405     4.783    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X110Y70        FDCE                                         r  uart_rx_inst/data_out_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/data_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.522ns  (logic 1.569ns (34.692%)  route 2.953ns (65.308%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=4, routed)           2.367     3.831    uart_rx_inst/reset_IBUF
    SLICE_X112Y72        LUT1 (Prop_lut1_I0_O)        0.105     3.936 f  uart_rx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=30, routed)          0.586     4.522    uart_rx_inst/reset
    SLICE_X110Y70        FDCE                                         f  uart_rx_inst/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.405     4.783    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X110Y70        FDCE                                         r  uart_rx_inst/data_out_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/data_out_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.522ns  (logic 1.569ns (34.692%)  route 2.953ns (65.308%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=4, routed)           2.367     3.831    uart_rx_inst/reset_IBUF
    SLICE_X112Y72        LUT1 (Prop_lut1_I0_O)        0.105     3.936 f  uart_rx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=30, routed)          0.586     4.522    uart_rx_inst/reset
    SLICE_X110Y70        FDCE                                         f  uart_rx_inst/data_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.405     4.783    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X110Y70        FDCE                                         r  uart_rx_inst/data_out_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/data_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.518ns  (logic 1.569ns (34.720%)  route 2.949ns (65.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=4, routed)           2.367     3.831    uart_rx_inst/reset_IBUF
    SLICE_X112Y72        LUT1 (Prop_lut1_I0_O)        0.105     3.936 f  uart_rx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=30, routed)          0.582     4.518    uart_rx_inst/reset
    SLICE_X111Y70        FDCE                                         f  uart_rx_inst/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.378 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.405     4.783    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X111Y70        FDCE                                         r  uart_rx_inst/data_out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            uart_rx_inst/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.293ns (32.885%)  route 0.597ns (67.115%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  rx_in_IBUF_inst/O
                         net (fo=10, routed)          0.597     0.845    uart_rx_inst/rx_in_IBUF
    SLICE_X111Y69        LUT6 (Prop_lut6_I3_O)        0.045     0.890 r  uart_rx_inst/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.890    uart_rx_inst/count[0]
    SLICE_X111Y69        FDCE                                         r  uart_rx_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.898     2.265    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  uart_rx_inst/count_reg[0]/C

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            uart_rx_inst/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.293ns (30.906%)  route 0.654ns (69.094%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  rx_in_IBUF_inst/O
                         net (fo=10, routed)          0.654     0.902    uart_rx_inst/rx_in_IBUF
    SLICE_X112Y69        LUT6 (Prop_lut6_I5_O)        0.045     0.947 r  uart_rx_inst/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.947    uart_rx_inst/count[3]
    SLICE_X112Y69        FDCE                                         r  uart_rx_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.898     2.265    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X112Y69        FDCE                                         r  uart_rx_inst/count_reg[3]/C

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            uart_rx_inst/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.293ns (28.442%)  route 0.736ns (71.558%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  rx_in_IBUF_inst/O
                         net (fo=10, routed)          0.736     0.984    uart_rx_inst/rx_in_IBUF
    SLICE_X112Y69        LUT6 (Prop_lut6_I5_O)        0.045     1.029 r  uart_rx_inst/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.029    uart_rx_inst/count[4]
    SLICE_X112Y69        FDCE                                         r  uart_rx_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.898     2.265    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X112Y69        FDCE                                         r  uart_rx_inst/count_reg[4]/C

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            uart_rx_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.338ns (30.849%)  route 0.757ns (69.151%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rx_in_IBUF_inst/O
                         net (fo=10, routed)          0.629     0.877    uart_rx_inst/rx_in_IBUF
    SLICE_X111Y69        LUT4 (Prop_lut4_I2_O)        0.045     0.922 r  uart_rx_inst/data_out[7]_i_2/O
                         net (fo=8, routed)           0.128     1.049    uart_rx_inst/data_out[7]_i_2_n_0
    SLICE_X111Y70        LUT6 (Prop_lut6_I1_O)        0.045     1.094 r  uart_rx_inst/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.094    uart_rx_inst/data_out[6]_i_1_n_0
    SLICE_X111Y70        FDCE                                         r  uart_rx_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.897     2.264    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X111Y70        FDCE                                         r  uart_rx_inst/data_out_reg[6]/C

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            uart_rx_inst/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.409ns (36.451%)  route 0.712ns (63.549%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  rx_in_IBUF_inst/O
                         net (fo=10, routed)          0.629     0.877    uart_rx_inst/rx_in_IBUF
    SLICE_X111Y69        LUT5 (Prop_lut5_I4_O)        0.051     0.928 r  uart_rx_inst/count[2]_i_2/O
                         net (fo=2, routed)           0.083     1.011    uart_rx_inst/count[2]_i_2_n_0
    SLICE_X111Y69        LUT3 (Prop_lut3_I0_O)        0.110     1.121 r  uart_rx_inst/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.121    uart_rx_inst/count[1]
    SLICE_X111Y69        FDCE                                         r  uart_rx_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.898     2.265    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  uart_rx_inst/count_reg[1]/C

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            uart_rx_inst/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.124ns  (logic 0.412ns (36.620%)  route 0.712ns (63.380%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  rx_in_IBUF_inst/O
                         net (fo=10, routed)          0.629     0.877    uart_rx_inst/rx_in_IBUF
    SLICE_X111Y69        LUT5 (Prop_lut5_I4_O)        0.051     0.928 r  uart_rx_inst/count[2]_i_2/O
                         net (fo=2, routed)           0.083     1.011    uart_rx_inst/count[2]_i_2_n_0
    SLICE_X111Y69        LUT4 (Prop_lut4_I0_O)        0.113     1.124 r  uart_rx_inst/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.124    uart_rx_inst/count[2]
    SLICE_X111Y69        FDCE                                         r  uart_rx_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.898     2.265    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  uart_rx_inst/count_reg[2]/C

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            uart_rx_inst/data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.293ns (24.956%)  route 0.880ns (75.044%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rx_in_IBUF_inst/O
                         net (fo=10, routed)          0.880     1.127    uart_rx_inst/rx_in_IBUF
    SLICE_X110Y70        LUT6 (Prop_lut6_I1_O)        0.045     1.172 r  uart_rx_inst/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.172    uart_rx_inst/data_out[7]_i_1_n_0
    SLICE_X110Y70        FDCE                                         r  uart_rx_inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.897     2.264    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X110Y70        FDCE                                         r  uart_rx_inst/data_out_reg[7]/C

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            uart_rx_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.338ns (28.536%)  route 0.845ns (71.464%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rx_in_IBUF_inst/O
                         net (fo=10, routed)          0.629     0.877    uart_rx_inst/rx_in_IBUF
    SLICE_X111Y69        LUT4 (Prop_lut4_I2_O)        0.045     0.922 r  uart_rx_inst/data_out[7]_i_2/O
                         net (fo=8, routed)           0.216     1.138    uart_rx_inst/data_out[7]_i_2_n_0
    SLICE_X110Y71        LUT6 (Prop_lut6_I1_O)        0.045     1.183 r  uart_rx_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.183    uart_rx_inst/data_out[5]_i_1_n_0
    SLICE_X110Y71        FDCE                                         r  uart_rx_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.896     2.263    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  uart_rx_inst/data_out_reg[5]/C

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            uart_rx_inst/data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.338ns (28.055%)  route 0.866ns (71.945%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rx_in_IBUF_inst/O
                         net (fo=10, routed)          0.629     0.877    uart_rx_inst/rx_in_IBUF
    SLICE_X111Y69        LUT4 (Prop_lut4_I2_O)        0.045     0.922 r  uart_rx_inst/data_out[7]_i_2/O
                         net (fo=8, routed)           0.237     1.158    uart_rx_inst/data_out[7]_i_2_n_0
    SLICE_X110Y70        LUT6 (Prop_lut6_I1_O)        0.045     1.203 r  uart_rx_inst/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.203    uart_rx_inst/data_out[3]_i_1_n_0
    SLICE_X110Y70        FDCE                                         r  uart_rx_inst/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.897     2.264    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X110Y70        FDCE                                         r  uart_rx_inst/data_out_reg[3]/C

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            uart_rx_inst/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.338ns (27.114%)  route 0.907ns (72.886%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rx_in_IBUF_inst/O
                         net (fo=10, routed)          0.754     1.002    uart_rx_inst/rx_in_IBUF
    SLICE_X109Y70        LUT6 (Prop_lut6_I0_O)        0.045     1.047 r  uart_rx_inst/state[2]_i_2/O
                         net (fo=2, routed)           0.153     1.200    uart_rx_inst/state[2]_i_2_n_0
    SLICE_X109Y70        LUT5 (Prop_lut5_I0_O)        0.045     1.245 r  uart_rx_inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.245    uart_rx_inst/state[1]_i_1_n_0
    SLICE_X109Y70        FDCE                                         r  uart_rx_inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.894     2.261    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X109Y70        FDCE                                         r  uart_rx_inst/state_reg[1]/C





