
[options]
isa rv32ic

[depth]
insn            20

[defines]
`define RISCV_FORMAL_ALIGNED_MEM

[defines liveness]

[script-sources]
read_verilog -sv @basedir@/cores/@core@/wrapper.sv
read_verilog @basedir@/cores/@core@/@core@/src/alu_unit.v
read_verilog @basedir@/cores/@core@/@core@/src/branch_unit.v
read_verilog @basedir@/cores/@core@/@core@/src/control_unit.v
read_verilog @basedir@/cores/@core@/@core@/src/data_interface.v
read_verilog @basedir@/cores/@core@/@core@/src/dec_unit.v
read_verilog @basedir@/cores/@core@/@core@/src/exec_unit.v
read_verilog @basedir@/cores/@core@/@core@/src/fetch_unit.v
read_verilog @basedir@/cores/@core@/@core@/src/forward_unit.v
read_verilog @basedir@/cores/@core@/@core@/src/hazard_unit.v
read_verilog @basedir@/cores/@core@/@core@/src/imm_gen.v
read_verilog @basedir@/cores/@core@/@core@/src/mem_unit.v
read_verilog @basedir@/cores/@core@/@core@/src/prefetch_fifo.v
read_verilog @basedir@/cores/@core@/@core@/src/register_file.v
read_verilog @basedir@/cores/@core@/@core@/src/riscorvo_top.v
read_verilog @basedir@/cores/@core@/@core@/src/stall_misalign_unit.v
read_verilog @basedir@/cores/@core@/@core@/src/wb_unit.v

