# Copyright (c) 2021 Xilinx, Inc.  All rights reserved.
# SPDX-License-Identifier: MIT
%YAML 1.2
---
title: Bindings for lwip tcp perf client

maintainers:
  - Appana Durga Kedareswara Rao <appanad.durga.rao@xilinx.com>

properties:
  reg:
    description: Physical base address and size of the controller register map
  interrupts:
    description: Interrupt property of the controller

supported_processors:
  - psu_cortexa53
  - psu_cortexr5
  - psv_cortexa72
  - psv_cortexr5

supported_os:
  - standalone

depends_libs:
    lwip211:
        lwip_api_mode: RAW_API
        lwip_dhcp_does_arp_check: ON
        lwip_dhcp: ON
        lwip_ipv6_enable: OFF
        lwip_pbuf_pool_size: 16384
        lwip_mem_size: 524288
        lwip_memp_n_pbuf: 1024
        lwip_memp_n_tcp_seg: 1024
        lwip_temac_n_rx_descriptors: 512
        lwip_temac_n_tx_descriptors: 512
    xiltimer:
        XILTIMER_en_interval_timer: ON

depends:
    emaclite:
        - reg
        - interrupts
    axiethernet:
        - reg
        - interrupts
    emacps:
        - reg
        - interrupts
    tmrctr:
        - reg
        - interrupts
    ttcps:
        - reg
        - interrupts
...
