INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/e/s/esbirol/TopModule/TopModule.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/e/s/esbirol/TopModule/TopModule.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/e/s/esbirol/TopModule/TopModule.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/e/s/esbirol/TopModule/TopModule.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
