Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Dec  6 08:07:37 2022
| Host         : Gabrieli running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    193         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (193)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (530)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (193)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: KeyboardClock (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: keyboard/scancodeReady_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (530)
--------------------------------------------------
 There are 530 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.133        0.000                      0                   10        0.109        0.000                      0                   10        4.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.133        0.000                      0                   10        0.109        0.000                      0                   10        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.133ns  (required time - arrival time)
  Source:                 uc/FSM_onehot_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.580ns (35.657%)  route 1.047ns (64.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.212    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.456     5.668 r  uc/FSM_onehot_estado_reg[1]/Q
                         net (fo=2, routed)           0.668     6.337    uc/FSM_onehot_estado_reg_n_0_[1]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.124     6.461 r  uc/__0/i_/O
                         net (fo=4, routed)           0.378     6.839    uc/__0/i__n_0
    SLICE_X53Y100        FDPE                                         r  uc/FSM_onehot_estado_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.489    14.911    uc/in0
    SLICE_X53Y100        FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X53Y100        FDPE (Setup_fdpe_C_CE)      -0.205    14.972    uc/FSM_onehot_estado_reg[0]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  8.133    

Slack (MET) :             8.133ns  (required time - arrival time)
  Source:                 uc/FSM_onehot_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.580ns (35.657%)  route 1.047ns (64.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.212    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.456     5.668 r  uc/FSM_onehot_estado_reg[1]/Q
                         net (fo=2, routed)           0.668     6.337    uc/FSM_onehot_estado_reg_n_0_[1]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.124     6.461 r  uc/__0/i_/O
                         net (fo=4, routed)           0.378     6.839    uc/__0/i__n_0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.489    14.911    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X53Y100        FDCE (Setup_fdce_C_CE)      -0.205    14.972    uc/FSM_onehot_estado_reg[1]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  8.133    

Slack (MET) :             8.133ns  (required time - arrival time)
  Source:                 uc/FSM_onehot_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.580ns (35.657%)  route 1.047ns (64.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.212    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.456     5.668 r  uc/FSM_onehot_estado_reg[1]/Q
                         net (fo=2, routed)           0.668     6.337    uc/FSM_onehot_estado_reg_n_0_[1]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.124     6.461 r  uc/__0/i_/O
                         net (fo=4, routed)           0.378     6.839    uc/__0/i__n_0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.489    14.911    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X53Y100        FDCE (Setup_fdce_C_CE)      -0.205    14.972    uc/FSM_onehot_estado_reg[2]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  8.133    

Slack (MET) :             8.133ns  (required time - arrival time)
  Source:                 uc/FSM_onehot_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.580ns (35.657%)  route 1.047ns (64.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.212    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.456     5.668 r  uc/FSM_onehot_estado_reg[1]/Q
                         net (fo=2, routed)           0.668     6.337    uc/FSM_onehot_estado_reg_n_0_[1]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.124     6.461 r  uc/__0/i_/O
                         net (fo=4, routed)           0.378     6.839    uc/__0/i__n_0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.489    14.911    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[3]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X53Y100        FDCE (Setup_fdce_C_CE)      -0.205    14.972    uc/FSM_onehot_estado_reg[3]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  8.133    

Slack (MET) :             8.253ns  (required time - arrival time)
  Source:                 uc/start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/start_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.744ns (41.653%)  route 1.042ns (58.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.212    uc/in0
    SLICE_X52Y100        FDCE                                         r  uc/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  uc/start_reg/Q
                         net (fo=2, routed)           1.042     6.674    uc/start
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.325     6.999 r  uc/start_i_1/O
                         net (fo=1, routed)           0.000     6.999    uc/start_i_1_n_0
    SLICE_X52Y100        FDCE                                         r  uc/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.489    14.911    uc/in0
    SLICE_X52Y100        FDCE                                         r  uc/start_reg/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X52Y100        FDCE (Setup_fdce_C_D)        0.075    15.252    uc/start_reg
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  8.253    

Slack (MET) :             8.431ns  (required time - arrival time)
  Source:                 uc/start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.718ns (49.240%)  route 0.740ns (50.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.212    uc/in0
    SLICE_X52Y100        FDCE                                         r  uc/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  uc/start_reg/Q
                         net (fo=2, routed)           0.740     6.371    uc/start
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.299     6.670 r  uc/clk50_i_1/O
                         net (fo=1, routed)           0.000     6.670    uc_n_0
    SLICE_X52Y99         FDRE                                         r  clk50_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.505    14.928    clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clk50_reg/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X52Y99         FDRE (Setup_fdre_C_D)        0.029    15.101    clk50_reg
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  8.431    

Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 uc/opcode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/opcode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.580ns (37.280%)  route 0.976ns (62.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.212    uc/in0
    SLICE_X52Y100        FDCE                                         r  uc/opcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDCE (Prop_fdce_C_Q)         0.456     5.668 r  uc/opcode_reg[1]/Q
                         net (fo=2, routed)           0.976     6.644    uc/opcode__0[1]
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.768 r  uc/opcode[1]_i_1/O
                         net (fo=1, routed)           0.000     6.768    uc/opcode[1]_i_1_n_0
    SLICE_X52Y100        FDCE                                         r  uc/opcode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.489    14.911    uc/in0
    SLICE_X52Y100        FDCE                                         r  uc/opcode_reg[1]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X52Y100        FDCE (Setup_fdce_C_D)        0.029    15.206    uc/opcode_reg[1]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  8.438    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 uc/FSM_onehot_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.456ns (41.160%)  route 0.652ns (58.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.212    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.456     5.668 r  uc/FSM_onehot_estado_reg[2]/Q
                         net (fo=3, routed)           0.652     6.320    uc/opcode
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.489    14.911    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[3]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X53Y100        FDCE (Setup_fdce_C_D)       -0.058    15.119    uc/FSM_onehot_estado_reg[3]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                  8.799    

Slack (MET) :             8.896ns  (required time - arrival time)
  Source:                 uc/FSM_onehot_estado_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.456ns (46.165%)  route 0.532ns (53.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.212    uc/in0
    SLICE_X53Y100        FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.456     5.668 r  uc/FSM_onehot_estado_reg[0]/Q
                         net (fo=2, routed)           0.532     6.200    uc/PC
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.489    14.911    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X53Y100        FDCE (Setup_fdce_C_D)       -0.081    15.096    uc/FSM_onehot_estado_reg[1]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  8.896    

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 uc/FSM_onehot_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.456ns (46.230%)  route 0.530ns (53.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.212    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.456     5.668 r  uc/FSM_onehot_estado_reg[1]/Q
                         net (fo=2, routed)           0.530     6.199    uc/FSM_onehot_estado_reg_n_0_[1]
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.489    14.911    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X53Y100        FDCE (Setup_fdce_C_D)       -0.061    15.116    uc/FSM_onehot_estado_reg[2]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  8.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 uc/start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.227ns (47.673%)  route 0.249ns (52.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.559     1.478    uc/in0
    SLICE_X52Y100        FDCE                                         r  uc/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDCE (Prop_fdce_C_Q)         0.128     1.606 r  uc/start_reg/Q
                         net (fo=2, routed)           0.249     1.856    uc/start
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.099     1.955 r  uc/clk50_i_1/O
                         net (fo=1, routed)           0.000     1.955    uc_n_0
    SLICE_X52Y99         FDRE                                         r  clk50_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.835     2.000    clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clk50_reg/C
                         clock pessimism             -0.245     1.754    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.091     1.845    clk50_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uc/FSM_onehot_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.559     1.478    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  uc/FSM_onehot_estado_reg[1]/Q
                         net (fo=2, routed)           0.181     1.801    uc/FSM_onehot_estado_reg_n_0_[1]
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.828     1.994    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.070     1.548    uc/FSM_onehot_estado_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 uc/FSM_onehot_estado_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.559     1.478    uc/in0
    SLICE_X53Y100        FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  uc/FSM_onehot_estado_reg[0]/Q
                         net (fo=2, routed)           0.182     1.801    uc/PC
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.828     1.994    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.066     1.544    uc/FSM_onehot_estado_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 uc/FSM_onehot_estado_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/start_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.183ns (44.843%)  route 0.225ns (55.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.559     1.478    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  uc/FSM_onehot_estado_reg[3]/Q
                         net (fo=1, routed)           0.225     1.845    uc/FSM_onehot_estado_reg_n_0_[3]
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.042     1.887 r  uc/start_i_1/O
                         net (fo=1, routed)           0.000     1.887    uc/start_i_1_n_0
    SLICE_X52Y100        FDCE                                         r  uc/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.828     1.994    uc/in0
    SLICE_X52Y100        FDCE                                         r  uc/start_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.107     1.598    uc/start_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 uc/FSM_onehot_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.612%)  route 0.234ns (62.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.559     1.478    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  uc/FSM_onehot_estado_reg[2]/Q
                         net (fo=3, routed)           0.234     1.853    uc/opcode
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.828     1.994    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.072     1.550    uc/FSM_onehot_estado_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 uc/FSM_onehot_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/opcode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.032%)  route 0.303ns (61.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.559     1.478    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  uc/FSM_onehot_estado_reg[2]/Q
                         net (fo=3, routed)           0.303     1.922    uc/opcode
    SLICE_X52Y100        LUT2 (Prop_lut2_I0_O)        0.045     1.967 r  uc/opcode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.967    uc/opcode[1]_i_1_n_0
    SLICE_X52Y100        FDCE                                         r  uc/opcode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.828     1.994    uc/in0
    SLICE_X52Y100        FDCE                                         r  uc/opcode_reg[1]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.091     1.582    uc/opcode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 uc/FSM_onehot_estado_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.532%)  route 0.323ns (63.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.559     1.478    uc/in0
    SLICE_X53Y100        FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  uc/FSM_onehot_estado_reg[0]/Q
                         net (fo=2, routed)           0.208     1.827    uc/PC
    SLICE_X53Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.872 r  uc/__0/i_/O
                         net (fo=4, routed)           0.115     1.988    uc/__0/i__n_0
    SLICE_X53Y100        FDPE                                         r  uc/FSM_onehot_estado_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.828     1.994    uc/in0
    SLICE_X53Y100        FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X53Y100        FDPE (Hold_fdpe_C_CE)       -0.039     1.439    uc/FSM_onehot_estado_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 uc/FSM_onehot_estado_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.532%)  route 0.323ns (63.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.559     1.478    uc/in0
    SLICE_X53Y100        FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  uc/FSM_onehot_estado_reg[0]/Q
                         net (fo=2, routed)           0.208     1.827    uc/PC
    SLICE_X53Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.872 r  uc/__0/i_/O
                         net (fo=4, routed)           0.115     1.988    uc/__0/i__n_0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.828     1.994    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X53Y100        FDCE (Hold_fdce_C_CE)       -0.039     1.439    uc/FSM_onehot_estado_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 uc/FSM_onehot_estado_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.532%)  route 0.323ns (63.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.559     1.478    uc/in0
    SLICE_X53Y100        FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  uc/FSM_onehot_estado_reg[0]/Q
                         net (fo=2, routed)           0.208     1.827    uc/PC
    SLICE_X53Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.872 r  uc/__0/i_/O
                         net (fo=4, routed)           0.115     1.988    uc/__0/i__n_0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.828     1.994    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X53Y100        FDCE (Hold_fdce_C_CE)       -0.039     1.439    uc/FSM_onehot_estado_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 uc/FSM_onehot_estado_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.532%)  route 0.323ns (63.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.559     1.478    uc/in0
    SLICE_X53Y100        FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  uc/FSM_onehot_estado_reg[0]/Q
                         net (fo=2, routed)           0.208     1.827    uc/PC
    SLICE_X53Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.872 r  uc/__0/i_/O
                         net (fo=4, routed)           0.115     1.988    uc/__0/i__n_0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.828     1.994    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X53Y100        FDCE (Hold_fdce_C_CE)       -0.039     1.439    uc/FSM_onehot_estado_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.548    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y99    clk50_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X53Y100   uc/FSM_onehot_estado_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y100   uc/FSM_onehot_estado_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y100   uc/FSM_onehot_estado_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y100   uc/FSM_onehot_estado_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y100   uc/opcode_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y100   uc/start_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y99    clk50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y99    clk50_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   uc/FSM_onehot_estado_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   uc/FSM_onehot_estado_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   uc/FSM_onehot_estado_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   uc/FSM_onehot_estado_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   uc/FSM_onehot_estado_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   uc/FSM_onehot_estado_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   uc/FSM_onehot_estado_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   uc/FSM_onehot_estado_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y99    clk50_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y99    clk50_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   uc/FSM_onehot_estado_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   uc/FSM_onehot_estado_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   uc/FSM_onehot_estado_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   uc/FSM_onehot_estado_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   uc/FSM_onehot_estado_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   uc/FSM_onehot_estado_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   uc/FSM_onehot_estado_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   uc/FSM_onehot_estado_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           544 Endpoints
Min Delay           544 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ballPosition_XA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ballPosition_YA_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.272ns  (logic 2.983ns (29.041%)  route 7.289ns (70.959%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT1=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDCE                         0.000     0.000 r  ballPosition_XA_reg[1]/C
    SLICE_X88Y104        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ballPosition_XA_reg[1]/Q
                         net (fo=6, routed)           0.964     1.482    ballPosition_XA[1]
    SLICE_X86Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.606 r  ballPosition_XA[3]_i_5/O
                         net (fo=1, routed)           0.000     1.606    ballPosition_XA[3]_i_5_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.156 r  ballPosition_XA_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.156    ballPosition_XA_reg[3]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.490 f  ballPosition_XA_reg[7]_i_2/O[1]
                         net (fo=4, routed)           1.098     3.588    ballPosition_XA_reg[7]_i_2_n_6
    SLICE_X88Y106        LUT3 (Prop_lut3_I0_O)        0.303     3.891 r  ballPosition_YB[13]_i_30/O
                         net (fo=1, routed)           0.000     3.891    ballPosition_YB[13]_i_30_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.424 r  ballPosition_YB_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.424    ballPosition_YB_reg[13]_i_15_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.678 r  ballPosition_YB_reg[13]_i_4/CO[0]
                         net (fo=57, routed)          2.649     7.327    ballPosition_YB_reg[13]_i_4_n_3
    SLICE_X76Y100        LUT4 (Prop_lut4_I2_O)        0.367     7.694 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          2.578    10.272    ballPosition_XB0
    SLICE_X77Y107        FDCE                                         r  ballPosition_YA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ballPosition_YA_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.272ns  (logic 2.983ns (29.041%)  route 7.289ns (70.959%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT1=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDCE                         0.000     0.000 r  ballPosition_XA_reg[1]/C
    SLICE_X88Y104        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ballPosition_XA_reg[1]/Q
                         net (fo=6, routed)           0.964     1.482    ballPosition_XA[1]
    SLICE_X86Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.606 r  ballPosition_XA[3]_i_5/O
                         net (fo=1, routed)           0.000     1.606    ballPosition_XA[3]_i_5_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.156 r  ballPosition_XA_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.156    ballPosition_XA_reg[3]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.490 f  ballPosition_XA_reg[7]_i_2/O[1]
                         net (fo=4, routed)           1.098     3.588    ballPosition_XA_reg[7]_i_2_n_6
    SLICE_X88Y106        LUT3 (Prop_lut3_I0_O)        0.303     3.891 r  ballPosition_YB[13]_i_30/O
                         net (fo=1, routed)           0.000     3.891    ballPosition_YB[13]_i_30_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.424 r  ballPosition_YB_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.424    ballPosition_YB_reg[13]_i_15_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.678 r  ballPosition_YB_reg[13]_i_4/CO[0]
                         net (fo=57, routed)          2.649     7.327    ballPosition_YB_reg[13]_i_4_n_3
    SLICE_X76Y100        LUT4 (Prop_lut4_I2_O)        0.367     7.694 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          2.578    10.272    ballPosition_XB0
    SLICE_X76Y107        FDCE                                         r  ballPosition_YA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ballPosition_YA_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.272ns  (logic 2.983ns (29.041%)  route 7.289ns (70.959%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT1=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDCE                         0.000     0.000 r  ballPosition_XA_reg[1]/C
    SLICE_X88Y104        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ballPosition_XA_reg[1]/Q
                         net (fo=6, routed)           0.964     1.482    ballPosition_XA[1]
    SLICE_X86Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.606 r  ballPosition_XA[3]_i_5/O
                         net (fo=1, routed)           0.000     1.606    ballPosition_XA[3]_i_5_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.156 r  ballPosition_XA_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.156    ballPosition_XA_reg[3]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.490 f  ballPosition_XA_reg[7]_i_2/O[1]
                         net (fo=4, routed)           1.098     3.588    ballPosition_XA_reg[7]_i_2_n_6
    SLICE_X88Y106        LUT3 (Prop_lut3_I0_O)        0.303     3.891 r  ballPosition_YB[13]_i_30/O
                         net (fo=1, routed)           0.000     3.891    ballPosition_YB[13]_i_30_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.424 r  ballPosition_YB_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.424    ballPosition_YB_reg[13]_i_15_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.678 r  ballPosition_YB_reg[13]_i_4/CO[0]
                         net (fo=57, routed)          2.649     7.327    ballPosition_YB_reg[13]_i_4_n_3
    SLICE_X76Y100        LUT4 (Prop_lut4_I2_O)        0.367     7.694 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          2.578    10.272    ballPosition_XB0
    SLICE_X76Y107        FDCE                                         r  ballPosition_YA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ballPosition_YA_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.272ns  (logic 2.983ns (29.041%)  route 7.289ns (70.959%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT1=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDCE                         0.000     0.000 r  ballPosition_XA_reg[1]/C
    SLICE_X88Y104        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ballPosition_XA_reg[1]/Q
                         net (fo=6, routed)           0.964     1.482    ballPosition_XA[1]
    SLICE_X86Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.606 r  ballPosition_XA[3]_i_5/O
                         net (fo=1, routed)           0.000     1.606    ballPosition_XA[3]_i_5_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.156 r  ballPosition_XA_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.156    ballPosition_XA_reg[3]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.490 f  ballPosition_XA_reg[7]_i_2/O[1]
                         net (fo=4, routed)           1.098     3.588    ballPosition_XA_reg[7]_i_2_n_6
    SLICE_X88Y106        LUT3 (Prop_lut3_I0_O)        0.303     3.891 r  ballPosition_YB[13]_i_30/O
                         net (fo=1, routed)           0.000     3.891    ballPosition_YB[13]_i_30_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.424 r  ballPosition_YB_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.424    ballPosition_YB_reg[13]_i_15_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.678 r  ballPosition_YB_reg[13]_i_4/CO[0]
                         net (fo=57, routed)          2.649     7.327    ballPosition_YB_reg[13]_i_4_n_3
    SLICE_X76Y100        LUT4 (Prop_lut4_I2_O)        0.367     7.694 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          2.578    10.272    ballPosition_XB0
    SLICE_X76Y107        FDPE                                         r  ballPosition_YA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ballPosition_YA_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.272ns  (logic 2.983ns (29.041%)  route 7.289ns (70.959%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT1=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDCE                         0.000     0.000 r  ballPosition_XA_reg[1]/C
    SLICE_X88Y104        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ballPosition_XA_reg[1]/Q
                         net (fo=6, routed)           0.964     1.482    ballPosition_XA[1]
    SLICE_X86Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.606 r  ballPosition_XA[3]_i_5/O
                         net (fo=1, routed)           0.000     1.606    ballPosition_XA[3]_i_5_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.156 r  ballPosition_XA_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.156    ballPosition_XA_reg[3]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.490 f  ballPosition_XA_reg[7]_i_2/O[1]
                         net (fo=4, routed)           1.098     3.588    ballPosition_XA_reg[7]_i_2_n_6
    SLICE_X88Y106        LUT3 (Prop_lut3_I0_O)        0.303     3.891 r  ballPosition_YB[13]_i_30/O
                         net (fo=1, routed)           0.000     3.891    ballPosition_YB[13]_i_30_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.424 r  ballPosition_YB_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.424    ballPosition_YB_reg[13]_i_15_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.678 r  ballPosition_YB_reg[13]_i_4/CO[0]
                         net (fo=57, routed)          2.649     7.327    ballPosition_YB_reg[13]_i_4_n_3
    SLICE_X76Y100        LUT4 (Prop_lut4_I2_O)        0.367     7.694 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          2.578    10.272    ballPosition_XB0
    SLICE_X76Y107        FDCE                                         r  ballPosition_YA_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ballPosition_YA_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.238ns  (logic 2.983ns (29.137%)  route 7.255ns (70.863%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT1=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDCE                         0.000     0.000 r  ballPosition_XA_reg[1]/C
    SLICE_X88Y104        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ballPosition_XA_reg[1]/Q
                         net (fo=6, routed)           0.964     1.482    ballPosition_XA[1]
    SLICE_X86Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.606 r  ballPosition_XA[3]_i_5/O
                         net (fo=1, routed)           0.000     1.606    ballPosition_XA[3]_i_5_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.156 r  ballPosition_XA_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.156    ballPosition_XA_reg[3]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.490 f  ballPosition_XA_reg[7]_i_2/O[1]
                         net (fo=4, routed)           1.098     3.588    ballPosition_XA_reg[7]_i_2_n_6
    SLICE_X88Y106        LUT3 (Prop_lut3_I0_O)        0.303     3.891 r  ballPosition_YB[13]_i_30/O
                         net (fo=1, routed)           0.000     3.891    ballPosition_YB[13]_i_30_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.424 r  ballPosition_YB_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.424    ballPosition_YB_reg[13]_i_15_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.678 r  ballPosition_YB_reg[13]_i_4/CO[0]
                         net (fo=57, routed)          2.649     7.327    ballPosition_YB_reg[13]_i_4_n_3
    SLICE_X76Y100        LUT4 (Prop_lut4_I2_O)        0.367     7.694 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          2.544    10.238    ballPosition_XB0
    SLICE_X76Y109        FDCE                                         r  ballPosition_YA_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ballPosition_YA_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.238ns  (logic 2.983ns (29.137%)  route 7.255ns (70.863%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT1=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDCE                         0.000     0.000 r  ballPosition_XA_reg[1]/C
    SLICE_X88Y104        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ballPosition_XA_reg[1]/Q
                         net (fo=6, routed)           0.964     1.482    ballPosition_XA[1]
    SLICE_X86Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.606 r  ballPosition_XA[3]_i_5/O
                         net (fo=1, routed)           0.000     1.606    ballPosition_XA[3]_i_5_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.156 r  ballPosition_XA_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.156    ballPosition_XA_reg[3]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.490 f  ballPosition_XA_reg[7]_i_2/O[1]
                         net (fo=4, routed)           1.098     3.588    ballPosition_XA_reg[7]_i_2_n_6
    SLICE_X88Y106        LUT3 (Prop_lut3_I0_O)        0.303     3.891 r  ballPosition_YB[13]_i_30/O
                         net (fo=1, routed)           0.000     3.891    ballPosition_YB[13]_i_30_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.424 r  ballPosition_YB_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.424    ballPosition_YB_reg[13]_i_15_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.678 r  ballPosition_YB_reg[13]_i_4/CO[0]
                         net (fo=57, routed)          2.649     7.327    ballPosition_YB_reg[13]_i_4_n_3
    SLICE_X76Y100        LUT4 (Prop_lut4_I2_O)        0.367     7.694 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          2.544    10.238    ballPosition_XB0
    SLICE_X76Y109        FDCE                                         r  ballPosition_YA_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ballPosition_YA_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.238ns  (logic 2.983ns (29.137%)  route 7.255ns (70.863%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT1=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDCE                         0.000     0.000 r  ballPosition_XA_reg[1]/C
    SLICE_X88Y104        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ballPosition_XA_reg[1]/Q
                         net (fo=6, routed)           0.964     1.482    ballPosition_XA[1]
    SLICE_X86Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.606 r  ballPosition_XA[3]_i_5/O
                         net (fo=1, routed)           0.000     1.606    ballPosition_XA[3]_i_5_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.156 r  ballPosition_XA_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.156    ballPosition_XA_reg[3]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.490 f  ballPosition_XA_reg[7]_i_2/O[1]
                         net (fo=4, routed)           1.098     3.588    ballPosition_XA_reg[7]_i_2_n_6
    SLICE_X88Y106        LUT3 (Prop_lut3_I0_O)        0.303     3.891 r  ballPosition_YB[13]_i_30/O
                         net (fo=1, routed)           0.000     3.891    ballPosition_YB[13]_i_30_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.424 r  ballPosition_YB_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.424    ballPosition_YB_reg[13]_i_15_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.678 r  ballPosition_YB_reg[13]_i_4/CO[0]
                         net (fo=57, routed)          2.649     7.327    ballPosition_YB_reg[13]_i_4_n_3
    SLICE_X76Y100        LUT4 (Prop_lut4_I2_O)        0.367     7.694 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          2.544    10.238    ballPosition_XB0
    SLICE_X76Y109        FDCE                                         r  ballPosition_YA_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ballPosition_YA_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.238ns  (logic 2.983ns (29.137%)  route 7.255ns (70.863%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT1=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDCE                         0.000     0.000 r  ballPosition_XA_reg[1]/C
    SLICE_X88Y104        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ballPosition_XA_reg[1]/Q
                         net (fo=6, routed)           0.964     1.482    ballPosition_XA[1]
    SLICE_X86Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.606 r  ballPosition_XA[3]_i_5/O
                         net (fo=1, routed)           0.000     1.606    ballPosition_XA[3]_i_5_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.156 r  ballPosition_XA_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.156    ballPosition_XA_reg[3]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.490 f  ballPosition_XA_reg[7]_i_2/O[1]
                         net (fo=4, routed)           1.098     3.588    ballPosition_XA_reg[7]_i_2_n_6
    SLICE_X88Y106        LUT3 (Prop_lut3_I0_O)        0.303     3.891 r  ballPosition_YB[13]_i_30/O
                         net (fo=1, routed)           0.000     3.891    ballPosition_YB[13]_i_30_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.424 r  ballPosition_YB_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.424    ballPosition_YB_reg[13]_i_15_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.678 r  ballPosition_YB_reg[13]_i_4/CO[0]
                         net (fo=57, routed)          2.649     7.327    ballPosition_YB_reg[13]_i_4_n_3
    SLICE_X76Y100        LUT4 (Prop_lut4_I2_O)        0.367     7.694 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          2.544    10.238    ballPosition_XB0
    SLICE_X76Y109        FDCE                                         r  ballPosition_YA_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ballPosition_YA_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.049ns  (logic 2.983ns (29.686%)  route 7.066ns (70.314%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT1=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDCE                         0.000     0.000 r  ballPosition_XA_reg[1]/C
    SLICE_X88Y104        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ballPosition_XA_reg[1]/Q
                         net (fo=6, routed)           0.964     1.482    ballPosition_XA[1]
    SLICE_X86Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.606 r  ballPosition_XA[3]_i_5/O
                         net (fo=1, routed)           0.000     1.606    ballPosition_XA[3]_i_5_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.156 r  ballPosition_XA_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.156    ballPosition_XA_reg[3]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.490 f  ballPosition_XA_reg[7]_i_2/O[1]
                         net (fo=4, routed)           1.098     3.588    ballPosition_XA_reg[7]_i_2_n_6
    SLICE_X88Y106        LUT3 (Prop_lut3_I0_O)        0.303     3.891 r  ballPosition_YB[13]_i_30/O
                         net (fo=1, routed)           0.000     3.891    ballPosition_YB[13]_i_30_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.424 r  ballPosition_YB_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.424    ballPosition_YB_reg[13]_i_15_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.678 r  ballPosition_YB_reg[13]_i_4/CO[0]
                         net (fo=57, routed)          2.649     7.327    ballPosition_YB_reg[13]_i_4_n_3
    SLICE_X76Y100        LUT4 (Prop_lut4_I2_O)        0.367     7.694 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          2.354    10.049    ballPosition_XB0
    SLICE_X77Y109        FDCE                                         r  ballPosition_YA_reg[12]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/scancode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/scancode_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.146ns (55.949%)  route 0.115ns (44.051%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE                         0.000     0.000 r  keyboard/scancode_reg[1]/C
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/scancode_reg[1]/Q
                         net (fo=7, routed)           0.115     0.261    keyboard/sel0[1]
    SLICE_X89Y98         FDRE                                         r  keyboard/scancode_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scancode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/scancode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.146ns (53.219%)  route 0.128ns (46.781%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE                         0.000     0.000 r  keyboard/scancode_reg[2]/C
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/scancode_reg[2]/Q
                         net (fo=7, routed)           0.128     0.274    keyboard/sel0[2]
    SLICE_X86Y99         FDRE                                         r  keyboard/scancode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scancode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/scancode_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.146ns (44.452%)  route 0.182ns (55.548%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE                         0.000     0.000 r  keyboard/scancode_reg[3]/C
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/scancode_reg[3]/Q
                         net (fo=7, routed)           0.182     0.328    keyboard/sel0[3]
    SLICE_X89Y98         FDRE                                         r  keyboard/scancode_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/breakReceived_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/KDetected_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.227ns (68.355%)  route 0.105ns (31.645%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE                         0.000     0.000 r  keyboard/breakReceived_reg/C
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  keyboard/breakReceived_reg/Q
                         net (fo=5, routed)           0.105     0.233    keyboard/sel0[8]
    SLICE_X86Y98         LUT4 (Prop_lut4_I1_O)        0.099     0.332 r  keyboard/KDetected[0]_i_1/O
                         net (fo=1, routed)           0.000     0.332    keyboard/KDetected[0]_i_1_n_0
    SLICE_X86Y98         FDRE                                         r  keyboard/KDetected_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/breakReceived_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/KDetected_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.227ns (68.150%)  route 0.106ns (31.850%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE                         0.000     0.000 r  keyboard/breakReceived_reg/C
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  keyboard/breakReceived_reg/Q
                         net (fo=5, routed)           0.106     0.234    keyboard/sel0[8]
    SLICE_X86Y98         LUT4 (Prop_lut4_I1_O)        0.099     0.333 r  keyboard/KDetected[1]_i_1/O
                         net (fo=1, routed)           0.000     0.333    keyboard/KDetected[1]_i_1_n_0
    SLICE_X86Y98         FDRE                                         r  keyboard/KDetected_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/scancodeReady_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.212ns (62.424%)  route 0.128ns (37.576%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y98         FDRE                         0.000     0.000 r  keyboard/bitCount_reg[1]/C
    SLICE_X84Y98         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  keyboard/bitCount_reg[1]/Q
                         net (fo=8, routed)           0.128     0.295    keyboard/bitCount_reg[1]
    SLICE_X85Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.340 r  keyboard/scancodeReady_i_1/O
                         net (fo=1, routed)           0.000     0.340    keyboard/scancodeReady_i_1_n_0
    SLICE_X85Y98         FDRE                                         r  keyboard/scancodeReady_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_YA_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ballPosition_YA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107        FDCE                         0.000     0.000 r  ballPosition_YA_reg[0]/C
    SLICE_X77Y107        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  ballPosition_YA_reg[0]/Q
                         net (fo=6, routed)           0.168     0.309    ballPosition_YA[0]
    SLICE_X77Y107        LUT6 (Prop_lut6_I4_O)        0.045     0.354 r  ballPosition_YA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    ballPosition_YA[0]_i_1_n_0
    SLICE_X77Y107        FDCE                                         r  ballPosition_YA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_YB_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ballPosition_YB_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDCE                         0.000     0.000 r  ballPosition_YB_reg[0]/C
    SLICE_X79Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  ballPosition_YB_reg[0]/Q
                         net (fo=8, routed)           0.168     0.309    ballPosition_YB[0]
    SLICE_X79Y99         LUT6 (Prop_lut6_I4_O)        0.045     0.354 r  ballPosition_YB[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    ballPosition_YB[0]_i_1_n_0
    SLICE_X79Y99         FDCE                                         r  ballPosition_YB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scancode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/scancode_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.167ns (45.673%)  route 0.199ns (54.327%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE                         0.000     0.000 r  keyboard/scancode_reg[5]/C
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  keyboard/scancode_reg[5]/Q
                         net (fo=4, routed)           0.199     0.366    keyboard/sel0[5]
    SLICE_X88Y98         FDRE                                         r  keyboard/scancode_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scancode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/scancode_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.167ns (45.545%)  route 0.200ns (54.455%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE                         0.000     0.000 r  keyboard/scancode_reg[7]/C
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  keyboard/scancode_reg[7]/Q
                         net (fo=5, routed)           0.200     0.367    keyboard/scancode_reg_n_0_[7]
    SLICE_X88Y98         FDRE                                         r  keyboard/scancode_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/opcode_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.692ns  (logic 1.478ns (40.026%)  route 2.214ns (59.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=145, routed)         2.214     3.692    uc/rst_IBUF
    SLICE_X52Y100        FDCE                                         f  uc/opcode_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.489     4.911    uc/in0
    SLICE_X52Y100        FDCE                                         r  uc/opcode_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/start_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.692ns  (logic 1.478ns (40.026%)  route 2.214ns (59.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=145, routed)         2.214     3.692    uc/rst_IBUF
    SLICE_X52Y100        FDCE                                         f  uc/start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.489     4.911    uc/in0
    SLICE_X52Y100        FDCE                                         r  uc/start_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/FSM_onehot_estado_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.687ns  (logic 1.478ns (40.074%)  route 2.210ns (59.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=145, routed)         2.210     3.687    uc/rst_IBUF
    SLICE_X53Y100        FDPE                                         f  uc/FSM_onehot_estado_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.489     4.911    uc/in0
    SLICE_X53Y100        FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/FSM_onehot_estado_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.687ns  (logic 1.478ns (40.074%)  route 2.210ns (59.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=145, routed)         2.210     3.687    uc/rst_IBUF
    SLICE_X53Y100        FDCE                                         f  uc/FSM_onehot_estado_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.489     4.911    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/FSM_onehot_estado_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.687ns  (logic 1.478ns (40.074%)  route 2.210ns (59.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=145, routed)         2.210     3.687    uc/rst_IBUF
    SLICE_X53Y100        FDCE                                         f  uc/FSM_onehot_estado_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.489     4.911    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/FSM_onehot_estado_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.687ns  (logic 1.478ns (40.074%)  route 2.210ns (59.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=145, routed)         2.210     3.687    uc/rst_IBUF
    SLICE_X53Y100        FDCE                                         f  uc/FSM_onehot_estado_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.489     4.911    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/FSM_onehot_estado_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.245ns (20.978%)  route 0.925ns (79.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=145, routed)         0.925     1.170    uc/rst_IBUF
    SLICE_X53Y100        FDPE                                         f  uc/FSM_onehot_estado_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.828     1.994    uc/in0
    SLICE_X53Y100        FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/FSM_onehot_estado_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.245ns (20.978%)  route 0.925ns (79.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=145, routed)         0.925     1.170    uc/rst_IBUF
    SLICE_X53Y100        FDCE                                         f  uc/FSM_onehot_estado_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.828     1.994    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/FSM_onehot_estado_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.245ns (20.978%)  route 0.925ns (79.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=145, routed)         0.925     1.170    uc/rst_IBUF
    SLICE_X53Y100        FDCE                                         f  uc/FSM_onehot_estado_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.828     1.994    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/FSM_onehot_estado_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.245ns (20.978%)  route 0.925ns (79.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=145, routed)         0.925     1.170    uc/rst_IBUF
    SLICE_X53Y100        FDCE                                         f  uc/FSM_onehot_estado_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.828     1.994    uc/in0
    SLICE_X53Y100        FDCE                                         r  uc/FSM_onehot_estado_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/opcode_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.245ns (20.900%)  route 0.929ns (79.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=145, routed)         0.929     1.174    uc/rst_IBUF
    SLICE_X52Y100        FDCE                                         f  uc/opcode_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.828     1.994    uc/in0
    SLICE_X52Y100        FDCE                                         r  uc/opcode_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/start_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.245ns (20.900%)  route 0.929ns (79.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=145, routed)         0.929     1.174    uc/rst_IBUF
    SLICE_X52Y100        FDCE                                         f  uc/start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.828     1.994    uc/in0
    SLICE_X52Y100        FDCE                                         r  uc/start_reg/C





