{
  "Top": "run",
  "RtlTop": "run",
  "RtlPrefix": "",
  "RtlSubPrefix": "run_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "accel_mode": {
      "index": "0",
      "direction": "in",
      "srcType": "char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "accel_mode",
          "usage": "data",
          "direction": "in"
        }]
    },
    "copying": {
      "index": "1",
      "direction": "out",
      "srcType": "*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "copying",
          "usage": "data",
          "direction": "out"
        }]
    },
    "inputData": {
      "index": "2",
      "direction": "in",
      "srcType": "controlStr*",
      "srcSize": "352",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inputData_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inputData_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "startCopy": {
      "index": "3",
      "direction": "in",
      "srcType": "*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "startCopy",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "startCopy_ctrl",
          "usage": "control",
          "direction": "inout"
        }
      ]
    },
    "errorInTask": {
      "index": "4",
      "direction": "unused",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "errorInTask",
          "usage": "data",
          "direction": "unused"
        }]
    },
    "outcomeInRam": {
      "index": "5",
      "direction": "unused",
      "srcType": "OutcomeStr*",
      "srcSize": "288",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "outcomeInRam",
          "usage": "data",
          "direction": "unused"
        }]
    },
    "trainedRegion_i": {
      "index": "6",
      "direction": "in",
      "srcType": "REGION_T",
      "srcSize": "768",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_3",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_4",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_5",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_6",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_7",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_8",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_9",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_10",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_11",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_12",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_13",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_14",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_15",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_16",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_17",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_18",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_19",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_20",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_21",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_22",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_23",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_i_24",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "trainedRegion_o": {
      "index": "7",
      "direction": "out",
      "srcType": "REGION_T*",
      "srcSize": "768",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_4",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_5",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_6",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_7",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_8",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_9",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_10",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_11",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_12",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_13",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_14",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_15",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_16",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_17",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_18",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_19",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_20",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_21",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_22",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_23",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trainedRegion_o_24",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "IOCheckIdx": {
      "index": "8",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "IOCheckIdx",
          "usage": "data",
          "direction": "in"
        }]
    },
    "IORegionIdx": {
      "index": "9",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "IORegionIdx",
          "usage": "data",
          "direction": "in"
        }]
    },
    "n_regions_in": {
      "index": "10",
      "direction": "inout",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "n_regions_in_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "n_regions_in_o",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "failedTask": {
      "index": "11",
      "direction": "unused",
      "srcType": "taskFailure*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "failedTask",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "failedTask_ctrl",
          "usage": "control",
          "direction": "inout"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_export -display_name=faultDetectorMicro",
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/francesco\/workspace\/ip_repo",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=20",
      "config_interface -default_interface=kernel",
      "config_interface -default_slave_interface=none",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -s_axilite_sw_reset=1",
      "config_rtl -register_reset_num=3"
    ],
    "DirectiveTcl": [
      "set_directive_top -name run \"run\"",
      "set_directive_top run -name run"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "run"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "18",
    "Uncertainty": "4.86",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 18.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "run",
    "Version": "1.0",
    "DisplayName": "faultDetectorMicro",
    "Revision": "2112733516",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_run_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/abs_solid_detector.cpp"],
    "Vhdl": [
      "impl\/vhdl\/run_control_s_axi.vhd",
      "impl\/vhdl\/run_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/run_fifo_w288_d1_S.vhd",
      "impl\/vhdl\/run_fifo_w320_d1_S.vhd",
      "impl\/vhdl\/run_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/run_gmem_m_axi.vhd",
      "impl\/vhdl\/run_mux_21_32_1_1.vhd",
      "impl\/vhdl\/run_mux_84_32_1_1.vhd",
      "impl\/vhdl\/run_mux_648_8_1_1.vhd",
      "impl\/vhdl\/run_mux_864_32_1_1.vhd",
      "impl\/vhdl\/run_read_data.vhd",
      "impl\/vhdl\/run_regions_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/run_run_test.vhd",
      "impl\/vhdl\/run_run_test_outcome_AOV_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/run_run_test_Pipeline_1.vhd",
      "impl\/vhdl\/run_run_test_Pipeline_is_valid_label2.vhd",
      "impl\/vhdl\/run_run_test_Pipeline_VITIS_LOOP_55_2.vhd",
      "impl\/vhdl\/run_runTest.vhd",
      "impl\/vhdl\/run_writeOutcome.vhd",
      "impl\/vhdl\/run.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/run_control_s_axi.v",
      "impl\/verilog\/run_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/run_fifo_w288_d1_S.v",
      "impl\/verilog\/run_fifo_w320_d1_S.v",
      "impl\/verilog\/run_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/run_gmem_m_axi.v",
      "impl\/verilog\/run_mux_21_32_1_1.v",
      "impl\/verilog\/run_mux_84_32_1_1.v",
      "impl\/verilog\/run_mux_648_8_1_1.v",
      "impl\/verilog\/run_mux_864_32_1_1.v",
      "impl\/verilog\/run_read_data.v",
      "impl\/verilog\/run_regions_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/run_regions_RAM_AUTO_1R1W.v",
      "impl\/verilog\/run_run_test.v",
      "impl\/verilog\/run_run_test_outcome_AOV_RAM_AUTO_1R1W.v",
      "impl\/verilog\/run_run_test_Pipeline_1.v",
      "impl\/verilog\/run_run_test_Pipeline_is_valid_label2.v",
      "impl\/verilog\/run_run_test_Pipeline_VITIS_LOOP_55_2.v",
      "impl\/verilog\/run_runTest.v",
      "impl\/verilog\/run_writeOutcome.v",
      "impl\/verilog\/run.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/run_v1_0\/data\/run.mdd",
      "impl\/misc\/drivers\/run_v1_0\/data\/run.tcl",
      "impl\/misc\/drivers\/run_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/run_v1_0\/src\/xrun.c",
      "impl\/misc\/drivers\/run_v1_0\/src\/xrun.h",
      "impl\/misc\/drivers\/run_v1_0\/src\/xrun_hw.h",
      "impl\/misc\/drivers\/run_v1_0\/src\/xrun_linux.c",
      "impl\/misc\/drivers\/run_v1_0\/src\/xrun_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/run_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/run.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "run_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name run_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "11",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {
        "errorInTask": {
          "offset": "64",
          "range": "16"
        },
        "outcomeInRam": {
          "offset": "1024",
          "range": "1024"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "SW_RESET",
              "access": "RW",
              "description": "Control signal Register for 'sw_reset'."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "accel_mode",
          "access": "W",
          "description": "Data signal of accel_mode",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "accel_mode",
              "access": "W",
              "description": "Bit 7 to 0 of accel_mode"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "copying",
          "access": "R",
          "description": "Data signal of copying",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "copying",
              "access": "R",
              "description": "Bit 7 to 0 of copying"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "inputData_1",
          "access": "W",
          "description": "Data signal of inputData",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inputData",
              "access": "W",
              "description": "Bit 31 to 0 of inputData"
            }]
        },
        {
          "offset": "0x2c",
          "name": "inputData_2",
          "access": "W",
          "description": "Data signal of inputData",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inputData",
              "access": "W",
              "description": "Bit 63 to 32 of inputData"
            }]
        },
        {
          "offset": "0x34",
          "name": "startCopy",
          "access": "W",
          "description": "Data signal of startCopy",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "startCopy",
              "access": "W",
              "description": "Bit 7 to 0 of startCopy"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "startCopy_ctrl",
          "access": "RW",
          "description": "Control signal of startCopy",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "startCopy_ap_vld",
              "access": "W",
              "description": "Control signal startCopy_ap_vld"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "startCopy_ap_ack",
              "access": "R",
              "description": "Control signal startCopy_ap_ack"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x50",
          "name": "trainedRegion_i_1",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 31 to 0 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x54",
          "name": "trainedRegion_i_2",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 63 to 32 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x58",
          "name": "trainedRegion_i_3",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 95 to 64 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x5c",
          "name": "trainedRegion_i_4",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 127 to 96 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x60",
          "name": "trainedRegion_i_5",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 159 to 128 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x64",
          "name": "trainedRegion_i_6",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 191 to 160 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x68",
          "name": "trainedRegion_i_7",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 223 to 192 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x6c",
          "name": "trainedRegion_i_8",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 255 to 224 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x70",
          "name": "trainedRegion_i_9",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 287 to 256 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x74",
          "name": "trainedRegion_i_10",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 319 to 288 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x78",
          "name": "trainedRegion_i_11",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 351 to 320 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x7c",
          "name": "trainedRegion_i_12",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 383 to 352 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x80",
          "name": "trainedRegion_i_13",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 415 to 384 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x84",
          "name": "trainedRegion_i_14",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 447 to 416 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x88",
          "name": "trainedRegion_i_15",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 479 to 448 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x8c",
          "name": "trainedRegion_i_16",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 511 to 480 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x90",
          "name": "trainedRegion_i_17",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 543 to 512 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x94",
          "name": "trainedRegion_i_18",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 575 to 544 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x98",
          "name": "trainedRegion_i_19",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 607 to 576 of trainedRegion_i"
            }]
        },
        {
          "offset": "0x9c",
          "name": "trainedRegion_i_20",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 639 to 608 of trainedRegion_i"
            }]
        },
        {
          "offset": "0xa0",
          "name": "trainedRegion_i_21",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 671 to 640 of trainedRegion_i"
            }]
        },
        {
          "offset": "0xa4",
          "name": "trainedRegion_i_22",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 703 to 672 of trainedRegion_i"
            }]
        },
        {
          "offset": "0xa8",
          "name": "trainedRegion_i_23",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 735 to 704 of trainedRegion_i"
            }]
        },
        {
          "offset": "0xac",
          "name": "trainedRegion_i_24",
          "access": "W",
          "description": "Data signal of trainedRegion_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_i",
              "access": "W",
              "description": "Bit 767 to 736 of trainedRegion_i"
            }]
        },
        {
          "offset": "0xb4",
          "name": "trainedRegion_o_1",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 31 to 0 of trainedRegion_o"
            }]
        },
        {
          "offset": "0xb8",
          "name": "trainedRegion_o_2",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 63 to 32 of trainedRegion_o"
            }]
        },
        {
          "offset": "0xbc",
          "name": "trainedRegion_o_3",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 95 to 64 of trainedRegion_o"
            }]
        },
        {
          "offset": "0xc0",
          "name": "trainedRegion_o_4",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 127 to 96 of trainedRegion_o"
            }]
        },
        {
          "offset": "0xc4",
          "name": "trainedRegion_o_5",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 159 to 128 of trainedRegion_o"
            }]
        },
        {
          "offset": "0xc8",
          "name": "trainedRegion_o_6",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 191 to 160 of trainedRegion_o"
            }]
        },
        {
          "offset": "0xcc",
          "name": "trainedRegion_o_7",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 223 to 192 of trainedRegion_o"
            }]
        },
        {
          "offset": "0xd0",
          "name": "trainedRegion_o_8",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 255 to 224 of trainedRegion_o"
            }]
        },
        {
          "offset": "0xd4",
          "name": "trainedRegion_o_9",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 287 to 256 of trainedRegion_o"
            }]
        },
        {
          "offset": "0xd8",
          "name": "trainedRegion_o_10",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 319 to 288 of trainedRegion_o"
            }]
        },
        {
          "offset": "0xdc",
          "name": "trainedRegion_o_11",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 351 to 320 of trainedRegion_o"
            }]
        },
        {
          "offset": "0xe0",
          "name": "trainedRegion_o_12",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 383 to 352 of trainedRegion_o"
            }]
        },
        {
          "offset": "0xe4",
          "name": "trainedRegion_o_13",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 415 to 384 of trainedRegion_o"
            }]
        },
        {
          "offset": "0xe8",
          "name": "trainedRegion_o_14",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 447 to 416 of trainedRegion_o"
            }]
        },
        {
          "offset": "0xec",
          "name": "trainedRegion_o_15",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 479 to 448 of trainedRegion_o"
            }]
        },
        {
          "offset": "0xf0",
          "name": "trainedRegion_o_16",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 511 to 480 of trainedRegion_o"
            }]
        },
        {
          "offset": "0xf4",
          "name": "trainedRegion_o_17",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 543 to 512 of trainedRegion_o"
            }]
        },
        {
          "offset": "0xf8",
          "name": "trainedRegion_o_18",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 575 to 544 of trainedRegion_o"
            }]
        },
        {
          "offset": "0xfc",
          "name": "trainedRegion_o_19",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 607 to 576 of trainedRegion_o"
            }]
        },
        {
          "offset": "0x100",
          "name": "trainedRegion_o_20",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 639 to 608 of trainedRegion_o"
            }]
        },
        {
          "offset": "0x104",
          "name": "trainedRegion_o_21",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 671 to 640 of trainedRegion_o"
            }]
        },
        {
          "offset": "0x108",
          "name": "trainedRegion_o_22",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 703 to 672 of trainedRegion_o"
            }]
        },
        {
          "offset": "0x10c",
          "name": "trainedRegion_o_23",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 735 to 704 of trainedRegion_o"
            }]
        },
        {
          "offset": "0x110",
          "name": "trainedRegion_o_24",
          "access": "R",
          "description": "Data signal of trainedRegion_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trainedRegion_o",
              "access": "R",
              "description": "Bit 767 to 736 of trainedRegion_o"
            }]
        },
        {
          "offset": "0x17c",
          "name": "IOCheckIdx",
          "access": "W",
          "description": "Data signal of IOCheckIdx",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "IOCheckIdx",
              "access": "W",
              "description": "Bit 7 to 0 of IOCheckIdx"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x184",
          "name": "IORegionIdx",
          "access": "W",
          "description": "Data signal of IORegionIdx",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "IORegionIdx",
              "access": "W",
              "description": "Bit 7 to 0 of IORegionIdx"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18c",
          "name": "n_regions_in_i",
          "access": "W",
          "description": "Data signal of n_regions_in_i",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "n_regions_in_i",
              "access": "W",
              "description": "Bit 7 to 0 of n_regions_in_i"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x194",
          "name": "n_regions_in_o",
          "access": "R",
          "description": "Data signal of n_regions_in_o",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "n_regions_in_o",
              "access": "R",
              "description": "Bit 7 to 0 of n_regions_in_o"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x19c",
          "name": "failedTask",
          "access": "W",
          "description": "Data signal of failedTask",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "failedTask",
              "access": "W",
              "description": "Bit 15 to 0 of failedTask"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x1a0",
          "name": "failedTask_ctrl",
          "access": "RW",
          "description": "Control signal of failedTask",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "failedTask_ap_vld",
              "access": "W",
              "description": "Control signal failedTask_ap_vld"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "failedTask_ap_ack",
              "access": "R",
              "description": "Control signal failedTask_ap_ack"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "accel_mode"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "copying"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "inputData"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "startCopy"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "errorInTask"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "1024",
          "argName": "outcomeInRam"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "80",
          "argName": "trainedRegion_i"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "180",
          "argName": "trainedRegion_o"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "380",
          "argName": "IOCheckIdx"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "388",
          "argName": "IORegionIdx"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "396",
          "argName": "n_regions_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "412",
          "argName": "failedTask"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "inputData"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "352",
          "final_bitwidth": "512",
          "argName": "inputData"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "11"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "11"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "run",
      "Instances": [{
          "ModuleName": "runTest",
          "InstanceName": "grp_runTest_fu_1344",
          "Instances": [
            {
              "ModuleName": "read_data",
              "InstanceName": "read_data_U0"
            },
            {
              "ModuleName": "run_test",
              "InstanceName": "run_test_U0",
              "Instances": [
                {
                  "ModuleName": "run_test_Pipeline_1",
                  "InstanceName": "grp_run_test_Pipeline_1_fu_353"
                },
                {
                  "ModuleName": "run_test_Pipeline_is_valid_label2",
                  "InstanceName": "grp_run_test_Pipeline_is_valid_label2_fu_366"
                },
                {
                  "ModuleName": "run_test_Pipeline_VITIS_LOOP_55_2",
                  "InstanceName": "grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378"
                }
              ]
            },
            {
              "ModuleName": "writeOutcome",
              "InstanceName": "writeOutcome_U0"
            }
          ]
        }]
    },
    "Info": {
      "read_data": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run_test_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run_test_Pipeline_is_valid_label2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run_test_Pipeline_VITIS_LOOP_55_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run_test": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "writeOutcome": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "runTest": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "read_data": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "18.00",
          "Uncertainty": "4.86",
          "Estimate": "13.140"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_494_1",
            "TripCount": "inf",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "402",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "427",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "run_test_Pipeline_1": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "18.00",
          "Uncertainty": "4.86",
          "Estimate": "4.626"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "91",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "run_test_Pipeline_is_valid_label2": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "11",
          "LatencyWorst": "19",
          "PipelineIIMin": "5",
          "PipelineIIMax": "19",
          "PipelineII": "5 ~ 19",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "18.00",
          "Uncertainty": "4.86",
          "Estimate": "7.997"
        },
        "Loops": [{
            "Name": "is_valid_label2",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "17",
            "Latency": "3 ~ 17",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "16",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "157",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "run_test_Pipeline_VITIS_LOOP_55_2": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "26",
          "LatencyWorst": "46",
          "PipelineIIMin": "11",
          "PipelineIIMax": "46",
          "PipelineII": "11 ~ 46",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "18.00",
          "Uncertainty": "4.86",
          "Estimate": "10.273"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_55_2",
            "TripCount": "",
            "LatencyMin": "9",
            "LatencyMax": "44",
            "Latency": "9 ~ 44",
            "PipelineII": "5",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "265",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "411",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "run_test": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "18.00",
          "Uncertainty": "4.86",
          "Estimate": "11.369"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_460_1",
            "TripCount": "inf",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "18",
            "PipelineDepthMax": "797",
            "PipelineDepth": "18 ~ 797",
            "Loops": [{
                "Name": "VITIS_LOOP_49_1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "769",
                "Latency": "0 ~ 769",
                "PipelineII": "",
                "PipelineDepthMin": "13",
                "PipelineDepthMax": "48",
                "PipelineDepth": "13 ~ 48"
              }]
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "1177",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1244",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "writeOutcome": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "18.00",
          "Uncertainty": "4.86",
          "Estimate": "3.634"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_420_1",
            "TripCount": "inf",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "25",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "runTest": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "18.00",
          "Uncertainty": "4.86",
          "Estimate": "13.140"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "1781",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1842",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "run": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "18.00",
          "Uncertainty": "4.86",
          "Estimate": "13.140"
        },
        "Area": {
          "BRAM_18K": "48",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "17",
          "FF": "7421",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "9273",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "17",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-10-20 12:16:36 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
