$date
	Sun Oct 23 08:37:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#156746
b1000 &
b1000 %
1$
b1000 !
1"
#156747
0"
#156750
b100 &
b100 %
#156754
b10 &
b10 %
#156758
b1 &
1#
b1 %
#156762
b0 &
b0 %
0#
0$
#1161809
b10000 !
1"
#1161810
b10000 &
b10000 %
1$
#1161811
0"
#1161814
b1000 &
b1000 %
#1161818
b100 &
b100 %
#1161822
b10 &
b10 %
#1161826
b1 &
b1 %
1#
#1161830
b0 &
0#
b0 %
0$
#2189181
b1110 !
1"
#2189182
b1110 &
b1110 %
1$
#2189183
0"
#2189186
b111 &
b111 %
#2189190
b10110 &
b10110 %
#2189194
b1011 &
b1011 %
#2189198
b100010 &
b100010 %
#2189202
b10001 &
b10001 %
#2189206
b110100 &
b110100 %
#2189210
b11010 &
b11010 %
#2189214
b1101 &
b1101 %
#2189218
b101000 &
b101000 %
#2189222
b10100 &
b10100 %
#2189226
b1010 &
b1010 %
#2189230
b101 &
b101 %
#2189234
b10000 &
b10000 %
#2189238
b1000 &
b1000 %
#2189242
b100 &
b100 %
#2189246
b10 &
b10 %
#2189250
b1 &
b1 %
1#
#2189254
b0 &
0#
b0 %
0$
#4500012
