/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [57:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [33:0] celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~((in_data[191] | celloutsig_1_8z[19]) & (celloutsig_1_3z[1] | celloutsig_1_9z[7]));
  reg [2:0] _01_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_7z };
  assign out_data[2:0] = _01_;
  assign celloutsig_0_1z = in_data[38:35] / { 1'h1, in_data[16:14] };
  assign celloutsig_1_18z = celloutsig_1_3z[4:0] === { celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_16z };
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_12z } >= celloutsig_1_8z[25:21];
  assign celloutsig_0_4z = ! celloutsig_0_2z[4:0];
  assign celloutsig_0_7z = celloutsig_0_0z[3:0] < celloutsig_0_0z[3:0];
  assign celloutsig_1_7z = { in_data[99], celloutsig_1_0z } < celloutsig_1_3z[4:0];
  assign celloutsig_1_16z = { celloutsig_1_5z[38:35], celloutsig_1_1z, celloutsig_1_13z } < celloutsig_1_3z[7:2];
  assign celloutsig_1_4z = celloutsig_1_0z[3:1] % { 1'h1, celloutsig_1_3z[2:1] };
  assign celloutsig_1_3z = in_data[187] ? { in_data[185:179], celloutsig_1_1z } : { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[182:180] | celloutsig_1_0z[2:0];
  assign celloutsig_0_10z = ~^ in_data[70:68];
  assign celloutsig_1_1z = ~^ { in_data[162:158], celloutsig_1_0z };
  assign celloutsig_1_13z = ~^ { celloutsig_1_0z[0], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_4z };
  assign celloutsig_1_6z = celloutsig_1_3z[5:3] << in_data[187:185];
  assign celloutsig_0_2z = { celloutsig_0_1z[3:1], celloutsig_0_1z } >> { celloutsig_0_1z[2:1], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[102:99] <<< in_data[179:176];
  assign celloutsig_1_8z = { celloutsig_1_5z[26:2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z } <<< celloutsig_1_5z[47:14];
  assign celloutsig_1_9z = celloutsig_1_8z[22:6] <<< { celloutsig_1_4z[2:1], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[59:55] >>> in_data[38:34];
  assign celloutsig_1_5z = { in_data[173:153], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z } >>> { in_data[137:96], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_3z = { in_data[69:68], celloutsig_0_0z } - { celloutsig_0_0z[4:2], celloutsig_0_1z };
  assign celloutsig_0_11z = ~((celloutsig_0_1z[1] & celloutsig_0_3z[0]) | celloutsig_0_4z);
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z };
endmodule
