// Seed: 4278175046
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output tri1 id_1;
  assign id_1 = 1'h0 != 1'd0 - -1'b0;
  logic id_9;
  ;
endmodule
module module_1 (
    output tri  id_0,
    input  tri1 id_1
);
  parameter id_3 = -1 - 1;
  logic id_4;
  ;
  logic id_5;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_3,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
