git clone --depth 1 --no-tags https://github.com/amichai-bd/rvc_asap.git f:/verilog_sva_gh_scraper/data/full_repos/421879644
git clone --depth 1 --no-tags https://github.com/JasonBrave/pci-edu.git f:/verilog_sva_gh_scraper/data/full_repos/434768163
git clone --depth 1 --no-tags https://github.com/waviousllc/wav-d2d-hw.git f:/verilog_sva_gh_scraper/data/full_repos/416359836
git clone --depth 1 --no-tags https://github.com/Maxpicca-Li/LaunchMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/440374966
git clone --depth 1 --no-tags https://github.com/Space-Odie/GA.git f:/verilog_sva_gh_scraper/data/full_repos/437162561
git clone --depth 1 --no-tags https://github.com/ChrisShakkour/RV32I-MAF-project.git f:/verilog_sva_gh_scraper/data/full_repos/402685481
git clone --depth 1 --no-tags https://github.com/chipsalliance/verible-formatter-action.git f:/verilog_sva_gh_scraper/data/full_repos/401665760
git clone --depth 1 --no-tags https://github.com/hyf6661669/verilog_library.git f:/verilog_sva_gh_scraper/data/full_repos/441160194
git clone --depth 1 --no-tags https://github.com/ecilasun/nekoyon.git f:/verilog_sva_gh_scraper/data/full_repos/400897473
git clone --depth 1 --no-tags https://github.com/tishi43/sgbm.git f:/verilog_sva_gh_scraper/data/full_repos/406253381
git clone --depth 1 --no-tags https://github.com/BrianHGinc/SystemVerilog-HDMI-encoder-serializer-PLL-generator.git f:/verilog_sva_gh_scraper/data/full_repos/403217190
git clone --depth 1 --no-tags https://github.com/Elias-Rosales/MIPSVerification_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/440648048
git clone --depth 1 --no-tags https://github.com/yodalee/icesugar-playground.git f:/verilog_sva_gh_scraper/data/full_repos/404358266
git clone --depth 1 --no-tags https://github.com/Pedro-Manoel/LOAC.git f:/verilog_sva_gh_scraper/data/full_repos/424238500
git clone --depth 1 --no-tags https://github.com/zli87/SystemVerilog_Coursework.git f:/verilog_sva_gh_scraper/data/full_repos/416484481
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/RISCV_Formal_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/421533942
git clone --depth 1 --no-tags https://github.com/KULeuven-MICAS/PSMA-benchmark.git f:/verilog_sva_gh_scraper/data/full_repos/423943954
git clone --depth 1 --no-tags https://github.com/BadSofa233/capstone-VP.git f:/verilog_sva_gh_scraper/data/full_repos/409372275
git clone --depth 1 --no-tags https://github.com/ecilasun/e32.git f:/verilog_sva_gh_scraper/data/full_repos/422363949
git clone --depth 1 --no-tags https://github.com/Daragh-Crowley/8-bit-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/431889530
git clone --depth 1 --no-tags https://github.com/VerticalResearchGroup/ComputeLibrary.git f:/verilog_sva_gh_scraper/data/full_repos/410725755
git clone --depth 1 --no-tags https://github.com/BrianHGinc/SystemVerilog-TestBench-BPM-picture-generator.git f:/verilog_sva_gh_scraper/data/full_repos/403215859
git clone --depth 1 --no-tags https://github.com/angelus9/AI-Robotics.git f:/verilog_sva_gh_scraper/data/full_repos/435493809
git clone --depth 1 --no-tags https://github.com/GabbedT/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/434869767
git clone --depth 1 --no-tags https://github.com/nfproc/PYNQ-BitPack.git f:/verilog_sva_gh_scraper/data/full_repos/414156134
git clone --depth 1 --no-tags https://github.com/iammituraj/LIFO-Stack.git f:/verilog_sva_gh_scraper/data/full_repos/412816853
git clone --depth 1 --no-tags https://github.com/Petersoj/CompactRISC16.git f:/verilog_sva_gh_scraper/data/full_repos/401855640
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/RacingBIKE.git f:/verilog_sva_gh_scraper/data/full_repos/407930994
git clone --depth 1 --no-tags https://github.com/RyanHunter-DV/vips.git f:/verilog_sva_gh_scraper/data/full_repos/418971715
git clone --depth 1 --no-tags https://github.com/achinthya360/RISC-V-Out-of-Order-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/437787807
git clone --depth 1 --no-tags https://github.com/mriosrivas/HW-course-material.git f:/verilog_sva_gh_scraper/data/full_repos/431639241
git clone --depth 1 --no-tags https://github.com/RileyZito/FIR_filter.git f:/verilog_sva_gh_scraper/data/full_repos/435666300
git clone --depth 1 --no-tags https://github.com/takatz28/FIFO-BIST.git f:/verilog_sva_gh_scraper/data/full_repos/419230397
git clone --depth 1 --no-tags https://github.com/meiniKi/logIP.git f:/verilog_sva_gh_scraper/data/full_repos/431909577
git clone --depth 1 --no-tags https://github.com/MasterPlayer/axis_uart_bridge.git f:/verilog_sva_gh_scraper/data/full_repos/434140921
git clone --depth 1 --no-tags https://github.com/iammituraj/debouncer.git f:/verilog_sva_gh_scraper/data/full_repos/422222776
git clone --depth 1 --no-tags https://github.com/msinger/gbreveng.git f:/verilog_sva_gh_scraper/data/full_repos/396990321
git clone --depth 1 --no-tags https://github.com/astrakhov-design/apb_i2s.git f:/verilog_sva_gh_scraper/data/full_repos/421193890
git clone --depth 1 --no-tags https://github.com/CGCL-codes/FJoin.git f:/verilog_sva_gh_scraper/data/full_repos/399765449
git clone --depth 1 --no-tags https://github.com/GabbedT/Arithmetic-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/434686944
git clone --depth 1 --no-tags https://github.com/joaovmoura/LOAC-2020.1-EAD.git f:/verilog_sva_gh_scraper/data/full_repos/401701823
git clone --depth 1 --no-tags https://github.com/yuya-isaka/hotate.git f:/verilog_sva_gh_scraper/data/full_repos/434574907
git clone --depth 1 --no-tags https://github.com/acmpesuecc/BareBones.git f:/verilog_sva_gh_scraper/data/full_repos/413919483
git clone --depth 1 --no-tags https://github.com/raja-aadhithan/Router-1x3-Design.git f:/verilog_sva_gh_scraper/data/full_repos/403065229
git clone --depth 1 --no-tags https://github.com/BrianHGinc/GPU_GEOMETRY_Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/405785735
git clone --depth 1 --no-tags https://github.com/punzik/log2pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/416847082
git clone --depth 1 --no-tags https://github.com/oshears/bladerf_dfr_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/421046506
git clone --depth 1 --no-tags https://github.com/merledu/common_peripheral_ips.git f:/verilog_sva_gh_scraper/data/full_repos/433798131
git clone --depth 1 --no-tags https://github.com/natu4u/APB_VIP.git f:/verilog_sva_gh_scraper/data/full_repos/436049709
git clone --depth 1 --no-tags https://github.com/andmiele/SystemVerilogALUandFPUmodules.git f:/verilog_sva_gh_scraper/data/full_repos/413498581
git clone --depth 1 --no-tags https://github.com/merledu/Rev-Soc.git f:/verilog_sva_gh_scraper/data/full_repos/408091265
git clone --depth 1 --no-tags https://github.com/ecilasun/nekosan.git f:/verilog_sva_gh_scraper/data/full_repos/395920676
git clone --depth 1 --no-tags https://github.com/hyungmin2/risa_mobilenet_v2.git f:/verilog_sva_gh_scraper/data/full_repos/412023646
git clone --depth 1 --no-tags https://github.com/olivamadrigal/GIJON-FPGA_Blockchain_Accelerator_for_Ethereum_POW.git f:/verilog_sva_gh_scraper/data/full_repos/431657857
git clone --depth 1 --no-tags https://github.com/SnrNotHere16/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/428524052
git clone --depth 1 --no-tags https://github.com/ESCA-RISC-V/ov7670_to_vga.git f:/verilog_sva_gh_scraper/data/full_repos/397793019
git clone --depth 1 --no-tags https://github.com/Manuel-Sphe/EEE_WP_5.git f:/verilog_sva_gh_scraper/data/full_repos/419819426
git clone --depth 1 --no-tags https://github.com/hehepig166/fpga_virtual_cube.git f:/verilog_sva_gh_scraper/data/full_repos/439799305
git clone --depth 1 --no-tags https://github.com/LambdaMamba/FPGAprojects.git f:/verilog_sva_gh_scraper/data/full_repos/395805333
git clone --depth 1 --no-tags https://github.com/luisdavidgarcia/8Bit_2_ASCII.git f:/verilog_sva_gh_scraper/data/full_repos/434092610
git clone --depth 1 --no-tags https://github.com/MasterPlayer/axis_iic_bridge.git f:/verilog_sva_gh_scraper/data/full_repos/434171862
git clone --depth 1 --no-tags https://github.com/OYounis/UVM-RV.git f:/verilog_sva_gh_scraper/data/full_repos/428390917
git clone --depth 1 --no-tags https://github.com/wdevore/RISC-V-RV32I-MultiCycle.git f:/verilog_sva_gh_scraper/data/full_repos/439522116
git clone --depth 1 --no-tags https://github.com/dsheffie/mipscore.git f:/verilog_sva_gh_scraper/data/full_repos/435610987
git clone --depth 1 --no-tags https://github.com/clayboyd06/Flappy_Bird.git f:/verilog_sva_gh_scraper/data/full_repos/428563404
git clone --depth 1 --no-tags https://github.com/chanum/uvm_verification.git f:/verilog_sva_gh_scraper/data/full_repos/437177009
git clone --depth 1 --no-tags https://github.com/zzzlight/ITMO-HDU-CSD-Computer_Systems_Design.git f:/verilog_sva_gh_scraper/data/full_repos/400971837
git clone --depth 1 --no-tags https://github.com/chenlonglong/NTUEE-DCLAB-Materials.git f:/verilog_sva_gh_scraper/data/full_repos/409417381
git clone --depth 1 --no-tags https://github.com/ryderhu512/RAL.git f:/verilog_sva_gh_scraper/data/full_repos/415566386
git clone --depth 1 --no-tags https://github.com/jiru1997/design-and-verification-of-MCDF-phase3.git f:/verilog_sva_gh_scraper/data/full_repos/428956834
git clone --depth 1 --no-tags https://github.com/oscaretmira/TAREA_2_ISDIGI.git f:/verilog_sva_gh_scraper/data/full_repos/416757213
git clone --depth 1 --no-tags https://github.com/Elias-Rosales/MIPSVerification_SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/440650345
git clone --depth 1 --no-tags https://github.com/electrophile27/https-github.com-designsolver-ahb2apb_bridge_vip.git f:/verilog_sva_gh_scraper/data/full_repos/402039360
git clone --depth 1 --no-tags https://github.com/IEEE-SSCS/CNN-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/407542233
git clone --depth 1 --no-tags https://github.com/barbara-gigerl/sw-masking-swerv.git f:/verilog_sva_gh_scraper/data/full_repos/401642317
git clone --depth 1 --no-tags https://github.com/TishukBogdana/JTAG_IMPL.git f:/verilog_sva_gh_scraper/data/full_repos/414145162
git clone --depth 1 --no-tags https://github.com/ytoml/cpu_playground.git f:/verilog_sva_gh_scraper/data/full_repos/424471578
git clone --depth 1 --no-tags https://github.com/vonbrank/hit-cs31105e-final-assignment.git f:/verilog_sva_gh_scraper/data/full_repos/429654312
git clone --depth 1 --no-tags https://github.com/tom01h/Verilator-Python.git f:/verilog_sva_gh_scraper/data/full_repos/437819644
git clone --depth 1 --no-tags https://github.com/uyiromo/OpenMPE.git f:/verilog_sva_gh_scraper/data/full_repos/405806226
git clone --depth 1 --no-tags https://github.com/takatz28/RISCY-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/418054847
git clone --depth 1 --no-tags https://github.com/AthulBabu232000/verilog-LCD-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/417895129
git clone --depth 1 --no-tags https://github.com/Ayusummer/RISC_V_CPU_Design.git f:/verilog_sva_gh_scraper/data/full_repos/423747497
git clone --depth 1 --no-tags https://github.com/RevanthNandamuri1341b0/Memory_Model-Verification-Environment.git f:/verilog_sva_gh_scraper/data/full_repos/413370929
git clone --depth 1 --no-tags https://github.com/ycyang0508/xilinx_iic_hw_ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/435532425
git clone --depth 1 --no-tags https://github.com/Kashyappatel14/I2S_systemVerilog_Revision-1.git f:/verilog_sva_gh_scraper/data/full_repos/411573348
git clone --depth 1 --no-tags https://github.com/atmughrabi/AccelGraph_Express.git f:/verilog_sva_gh_scraper/data/full_repos/415680503
git clone --depth 1 --no-tags https://github.com/jake-is-ESD-protected/learn_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/415558459
git clone --depth 1 --no-tags https://github.com/joshual777/Microprocesador.git f:/verilog_sva_gh_scraper/data/full_repos/429107551
git clone --depth 1 --no-tags https://github.com/AI-Vector-Accelerator/cv32e40x.git f:/verilog_sva_gh_scraper/data/full_repos/438666843
git clone --depth 1 --no-tags https://github.com/sushil3710/CS203project.git f:/verilog_sva_gh_scraper/data/full_repos/420677613
git clone --depth 1 --no-tags https://github.com/1009qjm/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/412541328
git clone --depth 1 --no-tags https://github.com/jyoshnalakshmi/SPI_AVIP.git f:/verilog_sva_gh_scraper/data/full_repos/416219038
git clone --depth 1 --no-tags https://github.com/mfkiwl/RV32I-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/406134685
git clone --depth 1 --no-tags https://github.com/fedehsq/light_hash_algorithm_aes_sbox.git f:/verilog_sva_gh_scraper/data/full_repos/407408135
git clone --depth 1 --no-tags https://github.com/Shihhaolin/Synchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/400408090
git clone --depth 1 --no-tags https://github.com/khaledalics22/DCNN-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/402535510
git clone --depth 1 --no-tags https://github.com/Keio-CSG/CPU-experiment.git f:/verilog_sva_gh_scraper/data/full_repos/428097688
git clone --depth 1 --no-tags https://github.com/byu-cpe/ecen323_student.git f:/verilog_sva_gh_scraper/data/full_repos/437052646
git clone --depth 1 --no-tags https://github.com/syedarafia13/system-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/405144457
