INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 11:00:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.471ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_head_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/stq_addr_13_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 2.233ns (37.540%)  route 3.715ns (62.460%))
  Logic Levels:           23  (CARRY4=15 LUT4=3 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 5.154 - 4.000 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6430, unset)         1.395     1.395    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X57Y96         FDCE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_head_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDCE (Prop_fdce_C_Q)         0.223     1.618 f  lsq2/handshake_lsq_lsq2_core/ldq_head_q_reg[0]/Q
                         net (fo=36, routed)          0.414     2.032    lsq2/handshake_lsq_lsq2_core/ldq_head_q[0]
    SLICE_X56Y95         LUT4 (Prop_lut4_I0_O)        0.043     2.075 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q[5]_i_64/O
                         net (fo=6, routed)           0.337     2.412    lsq2/handshake_lsq_lsq2_core/p_0_in[0]
    SLICE_X60Y95         LUT4 (Prop_lut4_I3_O)        0.043     2.455 r  lsq2/handshake_lsq_lsq2_core/ldq_valid_3_q_i_45/O
                         net (fo=1, routed)           0.000     2.455    lsq2/handshake_lsq_lsq2_core/ldq_valid_3_q_i_45_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.714 r  lsq2/handshake_lsq_lsq2_core/ldq_valid_3_q_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.714    lsq2/handshake_lsq_lsq2_core/ldq_valid_3_q_reg_i_10_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.767 r  lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.767    lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_20_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.820 r  lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.820    lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_18__0_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.873 r  lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     2.873    lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_16__0_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.926 r  lsq2/handshake_lsq_lsq2_core/ldq_valid_3_q_reg_i_9__0/CO[3]
                         net (fo=1, routed)           0.001     2.927    lsq2/handshake_lsq_lsq2_core/ldq_valid_3_q_reg_i_9__0_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.980 r  lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.980    lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_19_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.033 r  lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     3.033    lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_17__0_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.199 f  lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_15__0/O[1]
                         net (fo=1, routed)           0.315     3.514    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_ldd_dispatcher/TEMP_1_double_out_11[29]
    SLICE_X61Y101        LUT5 (Prop_lut5_I0_O)        0.123     3.637 r  lsq2/handshake_lsq_lsq2_core/dataReg[31]_i_5__11/O
                         net (fo=35, routed)          0.534     4.171    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_ldd_dispatcher/entry_port_request_prio_13_1
    SLICE_X67Y102        LUT4 (Prop_lut4_I3_O)        0.043     4.214 r  lsq2/handshake_lsq_lsq2_core/q0_reg_i_37__0_comp/O
                         net (fo=1, routed)           0.571     4.785    muli3/oehb/control/ldq_data_valid_13_q_reg_0_repN_alias
    SLICE_X70Y97         LUT6 (Prop_lut6_I0_O)        0.043     4.828 r  muli3/oehb/control/stq_addr_0_q[5]_i_11_comp/O
                         net (fo=143, routed)         0.745     5.573    lsq2/handshake_lsq_lsq2_core/store3_addrOut_valid
    SLICE_X87Y98         LUT5 (Prop_lut5_I3_O)        0.043     5.616 r  lsq2/handshake_lsq_lsq2_core/stq_addr_4_q[5]_i_31__0/O
                         net (fo=1, routed)           0.000     5.616    lsq2/handshake_lsq_lsq2_core/stq_addr_4_q[5]_i_31__0_n_0
    SLICE_X87Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.883 r  lsq2/handshake_lsq_lsq2_core/stq_addr_4_q_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.883    lsq2/handshake_lsq_lsq2_core/stq_addr_4_q_reg[5]_i_7_n_0
    SLICE_X87Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.936 r  lsq2/handshake_lsq_lsq2_core/stq_addr_8_q_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.001     5.936    lsq2/handshake_lsq_lsq2_core/stq_addr_8_q_reg[5]_i_7_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.989 r  lsq2/handshake_lsq_lsq2_core/stq_addr_12_q_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.989    lsq2/handshake_lsq_lsq2_core/stq_addr_12_q_reg[5]_i_7_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.042 r  lsq2/handshake_lsq_lsq2_core/stq_addr_0_q_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.042    lsq2/handshake_lsq_lsq2_core/stq_addr_0_q_reg[5]_i_10_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.095 r  lsq2/handshake_lsq_lsq2_core/stq_addr_4_q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.095    lsq2/handshake_lsq_lsq2_core/stq_addr_4_q_reg[5]_i_8_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.148 r  lsq2/handshake_lsq_lsq2_core/stq_addr_8_q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.148    lsq2/handshake_lsq_lsq2_core/stq_addr_8_q_reg[5]_i_8_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.314 f  lsq2/handshake_lsq_lsq2_core/stq_addr_12_q_reg[5]_i_8/O[1]
                         net (fo=1, routed)           0.401     6.715    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_sta_dispatcher/TEMP_20_double_out_110_out[29]
    SLICE_X89Y102        LUT5 (Prop_lut5_I1_O)        0.123     6.838 r  lsq2/handshake_lsq_lsq2_core/stq_addr_13_q[5]_i_4__0/O
                         net (fo=1, routed)           0.000     6.838    lsq2/handshake_lsq_lsq2_core/stq_addr_13_q[5]_i_4__0_n_0
    SLICE_X89Y102        MUXF7 (Prop_muxf7_I1_O)      0.108     6.946 r  lsq2/handshake_lsq_lsq2_core/stq_addr_13_q_reg[5]_i_1/O
                         net (fo=7, routed)           0.397     7.343    lsq2/handshake_lsq_lsq2_core/stq_addr_wen_13
    SLICE_X90Y104        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_addr_13_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=6430, unset)         1.154     5.154    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X90Y104        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_addr_13_q_reg[4]/C
                         clock pessimism              0.013     5.167    
                         clock uncertainty           -0.035     5.132    
    SLICE_X90Y104        FDRE (Setup_fdre_C_CE)      -0.259     4.873    lsq2/handshake_lsq_lsq2_core/stq_addr_13_q_reg[4]
  -------------------------------------------------------------------
                         required time                          4.873    
                         arrival time                          -7.343    
  -------------------------------------------------------------------
                         slack                                 -2.471    




