#ifndef CHIP_CONSTANTS_H
#define CHIP_CONSTANTS_H

#define PPU_TOP_SUBTREE_BASE_ADDRESS 0x0020_0000
#define PPU_TOP_PPU_BASE_ADDRESS (PPU_TOP_SUBTREE_BASE_ADDRESS + (1<<19))
#define PPU_CONTROL_REGISTER_MASK 0x00020000
#define PPU_STATUS_REGISTER_MASK 0x00020001
#define PPU_BOT_SUBTREE_BASE_ADDRESS 0x0030_0000
#define PPU_BOT_PPU_BASE_ADDRESS (PPU_BOT_SUBTREE_BASE_ADDRESS + (1<<19))
#define CADC_BOT_BASE_ADDRESS (PPU_BOT_SUBTREE_BASE_ADDRESS | 1 << 18)
#define CADC_BOT_SRAM_WEST_ADDRESS (CADC_BOT_BASE_ADDRESS | 0 << 11)
#define CADC_BOT_SRAM_EAST_ADDRESS (CADC_BOT_BASE_ADDRESS | 1 << 11)
#define CADC_BOT_BUSREG_ADDRESS (CADC_BOT_BASE_ADDRESS | 1 << 12)
#define CADC_TOP_BASE_ADDRESS (PPU_TOP_SUBTREE_BASE_ADDRESS | 1 << 18)
#define CADC_TOP_SRAM_WEST_ADDRESS (CADC_TOP_BASE_ADDRESS | 0 << 11)
#define CADC_TOP_SRAM_EAST_ADDRESS (CADC_TOP_BASE_ADDRESS | 1 << 11)
#define CADC_TOP_BUSREG_ADDRESS (CADC_TOP_BASE_ADDRESS | 1 << 12)
#define PLL_BASE_ADDRESS (0X0008_0000)
#define UT_BASE_ADDRESS (0X0004_0000)
#define ANNCORE_CENTER_BA (1<<20 | 0<<19)
#define SYNDRV_TOP_BASE_ADDRESS    (ANNCORE_CENTER_BA | 0<<18 | 0<<17 | 1<<16 | 0<<15)
#define SYNDRV_BOTTOM_BASE_ADDRESS (ANNCORE_CENTER_BA | 0<<18 | 0<<17 | 1<<16 | 1<<15)
#define SPL1_FABRIC_BASE_ADDRESS   (ANNCORE_CENTER_BA | 0<<18 | 1<<17 | 1<<16)
#define CAPMEM_NW_SRAM_BASE (ANNCORE_CENTER_BA | 1<<18 | 0<<17 | 0<<16 | 0<<15)
#define CAPMEM_NE_SRAM_BASE (ANNCORE_CENTER_BA | 1<<18 | 0<<17 | 0<<16 | 1<<15)
#define CAPMEM_SW_SRAM_BASE (ANNCORE_CENTER_BA | 1<<18 | 0<<17 | 1<<16 | 0<<15)
#define CAPMEM_SE_SRAM_BASE (ANNCORE_CENTER_BA | 1<<18 | 0<<17 | 1<<16 | 1<<15)
#define CAPMEM_NW_CONFIG_BASE (ANNCORE_CENTER_BA | 1<<18 | 0<<17 | 0<<16 | 0<<15 | 1<<14)
#define CAPMEM_NE_CONFIG_BASE (ANNCORE_CENTER_BA | 1<<18 | 0<<17 | 0<<16 | 1<<15 | 1<<14)
#define CAPMEM_SW_CONFIG_BASE (ANNCORE_CENTER_BA | 1<<18 | 0<<17 | 1<<16 | 0<<15 | 1<<14)
#define CAPMEM_SE_CONFIG_BASE (ANNCORE_CENTER_BA | 1<<18 | 0<<17 | 1<<16 | 1<<15 | 1<<14)

#define PPU_OMNIBUS_ACCESS_MASK 0x80000000
#define PPU_MEMORY_ACCESS_MASK 0x10000000

#endif
