!!!!   24    0    1 1594176856  Vdc15                                         
! Copyright (c) Agilent Technologies, Inc. 1995-1996, 1998-2000, 2002-2003, 2006-2008
!IPG: rev 09.20p  Wed Jul 08 10:54:17 2020

connect "u27"

!IPG: User may add option statements here if needed.

ground bounce suppression   on
!IPG  family "???"
!IPG: Family information could not be found for any node; TTL will be assumed

!IPG: Connect test generated with CONNECTMAX value of 30

!IPG: Warning: TAP Reset Pin has been overridden. The following
!IPG:          TRST pin(s) will not be included in the disable section:
!IPG:
!IPG:    u40.Y22
!IPG:    u27.N13
!IPG:
!IPG: TDI was moved to the end of the chain.
!IPG: TDO was moved to the end of the chain.

chain "u40_u27"
  tdi "SF_JTAG_TDI"
  tdo "SF_JTAG_TDO"
  tms "SF_JTAG_TMS"
  tck "SF_JTAG_TCK"
  trst "SF_JTAG_TRST"
  devices
    "u40", "custom_lib/16-101031-01.bsm", "fg484", no
    "u27", "custom_lib/m2s025ts-vf256.bsd", "vf256", no
  end devices
end chain

!IPG: Family information could not be found for node SF_JTAG_TDI
!IPG: Family information could not be found for node SF_JTAG_TDO
!IPG: Family information could not be found for node SF_JTAG_TMS
!IPG: Family information could not be found for node SF_JTAG_TCK
!IPG: Family information could not be found for node SF_JTAG_TRST

disables "disable vector"
  node "BM_SPI_GOLD_CS0_L" family "LVT" hybrid default "1"
  node "BM_SPI_STD_CS0_L" family "LVT" hybrid default "1"
  node "BMFPGA_BUF_SPI_FLSH_SEL" family "LVT" hybrid default "0"
  node "FPGA_MUX_DATA" family "LVT" hybrid default "1"
  node "FPGA_MUX_SCLK" family "LVT" hybrid default "T"

  pcf order is nodes "BM_SPI_GOLD_CS0_L","BM_SPI_STD_CS0_L"
  pcf order is nodes "BMFPGA_BUF_SPI_FLSH_SEL","FPGA_MUX_DATA"
  pcf order is nodes "FPGA_MUX_SCLK"
  unit "disable_1"
  pcf
  repeat 8 times
  "11010"
  "11011"
  end repeat
  end pcf
  end unit
end disables

!IPG: The disable section above disables or conditions the following pins:
!IPG:   u300.8  u301.8  u57.1  u57.10  u57.11  u57.12  u57.13  u57.14  u57.15  u57.16  u57.17  u57.2  u57.3  u57.4  u57.5  u57.6  u57.7  u57.8  x_u17.1  x_u17.4

!IPG: Safeguard will ignore disabled outputs
disabled device "u300" pins 8
!IPG: with pin 7 on node "BM_SPI_GOLD_CS0_L"
disabled device "u301" pins 8
!IPG: with pin 7 on node "BM_SPI_STD_CS0_L"
disabled device "u57" pins 1,10,11,12,13,14,15,16,17,2,3,4,5,6,7,8
!IPG: with pin 19 on node "FPGA_MUX_SCLK"
!IPG:      pin 20 on node "FPGA_MUX_DATA"
disabled device "x_u17" pins 1,4
!IPG: with pin 6 on node "BMFPGA_BUF_SPI_FLSH_SEL"

!IPG: User may add VCL pass-through statements here if needed.

nodes
  node "BMC_SEC_BOOT_JTAG_TDO" hybrid test "u27.L12"
  node "BMC_SEC_BOOT_JTAG_TMS" hybrid test "u27.L15"
  node "BMC_SEC_BOOT_JTAG_TRST_L" hybrid test "u27.L11"
  node "BMC_SPI2_MUX_CS0" hybrid test "u27.M8"
  node "BMFPGA_SPI_GOLD_SEL" hybrid test "u27.K14"
  node "FPGA2_SPI_MOSI_R" hybrid test "u27.K12"
  node "FPGA2_SPIFLASH_CS0_L" hybrid test "u27.J12"
  node "R_CPU_IDPROM_WP" hybrid test "u27.M15"
  node "SRT_BMC_SEC_BOOT_JTAG_TCK" hybrid test "u27.L13"
  node "SRT_BMC_SEC_BOOT_JTAG_TDI" hybrid test "u27.K16"
  node "SRT_FPGA2_SPI_CLK" hybrid test "u27.J14"
  node "X86_BMCFPGA_SCL" hybrid test "u27.L14"

!IPG: Disable problems, the following nodes retained for fixture wiring.
  node "BMC_FPGA_CLK_50MHZ" hybrid test "u27.J16" !Not disabled
  node "BMC_FPGA_MDC_1G_PHY" hybrid test "u27.M13" !Not disabled
  node "BMC_FPGA_MDIO_1G_PHY" hybrid test "u27.N14" !Not disabled
  node "BMC_SPI2_BMFPGA_MISO" hybrid test "u27.N10" !Not disabled
  node "BMC_SPI2_MUX_CLK" hybrid test "u27.N8" !Not disabled
  node "FPGA2_SPIFLASH_MISO" hybrid test "u27.J13" !Not disabled
end nodes

!IPG: Family information could not be found for node BMC_SEC_BOOT_JTAG_TDO
!IPG: Family information could not be found for node BMC_SEC_BOOT_JTAG_TMS
!IPG: Family information could not be found for node BMC_SEC_BOOT_JTAG_TRST_L
!IPG: Family information could not be found for node BMC_SPI2_MUX_CS0
!IPG: Family information could not be found for node BMFPGA_SPI_GOLD_SEL
!IPG: Family information could not be found for node FPGA2_SPI_MOSI_R
!IPG: Family information could not be found for node FPGA2_SPIFLASH_CS0_L
!IPG: Family information could not be found for node R_CPU_IDPROM_WP
!IPG: Family information could not be found for node SRT_BMC_SEC_BOOT_JTAG_TCK
!IPG: Family information could not be found for node SRT_BMC_SEC_BOOT_JTAG_TDI
!IPG: Family information could not be found for node SRT_FPGA2_SPI_CLK
!IPG: Family information could not be found for node X86_BMCFPGA_SCL
!IPG: Family information could not be found for node BMC_FPGA_CLK_50MHZ
!IPG: Family information could not be found for node BMC_FPGA_MDC_1G_PHY
!IPG: Family information could not be found for node BMC_FPGA_MDIO_1G_PHY
!IPG: Family information could not be found for node BMC_SPI2_BMFPGA_MISO
!IPG: Family information could not be found for node BMC_SPI2_MUX_CLK
!IPG: Family information could not be found for node FPGA2_SPIFLASH_MISO
end connect

