<div id="pfaa" class="pf w0 h0" data-page-no="aa"><div class="pc pcaa w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgaa.png"/><div class="t m0 x9 he y17c ff1 fs1 fc0 sc0 ls0 ws18f">10.4.5 Analog</div><div class="t m0 x2f h9 yc4b ff1 fs2 fc0 sc0 ls0 ws0">Table 10-6.<span class="_ _1a"> </span>ADC 0 Signal Descriptions</div><div class="t m0 x4b h10 y331 ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 y332 ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 y331 ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 x4f h7 y1db ff2 fs4 fc0 sc0 ls0 ws0">ADC0_DPn<span class="_ _4b"> </span>DADP3–DADP0<span class="_ _3b"> </span>Differential Analog Channel Inputs<span class="_ _c9"> </span>I</div><div class="t m0 x4f h7 y1ab ff2 fs4 fc0 sc0 ls0 ws0">ADC0_DMn<span class="_ _12f"> </span>DADM3–DADM0<span class="_ _b"> </span>Differential Analog Channel Inputs<span class="_ _c9"> </span>I</div><div class="t m0 x4f h7 y1ac ff2 fs4 fc0 sc0 ls0 ws241">ADC0_SEn AD<span class="ff5 ls1a2">n</span><span class="ws0">Single-Ended Analog Channel Inputs<span class="_ _174"> </span>I</span></div><div class="t m0 x8b h7 y333 ff2 fs4 fc0 sc0 ls0 ws242">VREFH V<span class="fs9 ws243 vb">REFSH </span><span class="ws0">Voltage Reference Select High<span class="_ _8e"> </span>I</span></div><div class="t m0 x8b h7 y2b9 ff2 fs4 fc0 sc0 ls0 ws244">VREFL V<span class="fs9 ws245 vb">REFSL </span><span class="ws0">Voltage Reference Select Low<span class="_ _175"> </span>I</span></div><div class="t m0 x94 h7 y2ba ff2 fs4 fc0 sc0 ls0 ws246">VDDA V<span class="fs9 ws247 vb">DDA </span><span class="ws0">Analog Power Supply<span class="_ _176"> </span>I</span></div><div class="t m0 x39 h7 y334 ff2 fs4 fc0 sc0 ls0 ws248">VSSA V<span class="fs9 ws249 vb">SSA </span><span class="ws0">Analog Ground<span class="_ _12b"> </span>I</span></div><div class="t m0 x2f h9 yec5 ff1 fs2 fc0 sc0 ls0 ws0">Table 10-7.<span class="_ _1a"> </span>CMP 0 Signal Descriptions</div><div class="t m0 x4b h10 yec6 ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 yec7 ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 yec6 ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 xb9 h7 yec8 ff2 fs4 fc0 sc0 ls0 ws0">CMP0_IN[5:0]<span class="_ _177"> </span>IN[5:0]<span class="_ _55"> </span>Analog voltage inputs<span class="_ _176"> </span>I</div><div class="t m0 x60 h7 yec9 ff2 fs4 fc0 sc0 ls0 ws0">CMP0_OUT<span class="_ _27"> </span>CMPO<span class="_ _3c"> </span>Comparator output<span class="_ _12"> </span>O</div><div class="t m0 x2f h9 yeca ff1 fs2 fc0 sc0 ls0 ws0">Table 10-8.<span class="_ _1a"> </span>DAC 0 Signal Descriptions</div><div class="t m0 x4b h10 yecb ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 yecc ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 yecb ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 x4f h7 y488 ff2 fs4 fc0 sc0 ls0 ws0">DAC0_OUT<span class="_ _13a"> </span>—<span class="_ _9f"> </span>DAC output<span class="_ _178"> </span>O</div><div class="t m0 x9 he yecd ff1 fs1 fc0 sc0 ls0 ws0">10.4.6<span class="_ _b"> </span>Timer Modules</div><div class="t m0 x2f h9 yece ff1 fs2 fc0 sc0 ls0 ws0">Table 10-9.<span class="_ _1a"> </span>TPM 0 Signal Descriptions</div><div class="t m0 x4b h10 yec1 ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 yecf ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 yec1 ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 xc7 h7 yed0 ff2 fs4 fc0 sc0 ls0 ws0">TPM_CLKIN[2:0]<span class="_ _49"> </span>EXTCLK<span class="_ _39"> </span>External clock. FTM external clock can be selected to drive the</div><div class="t m0 x1e h7 yed1 ff2 fs4 fc0 sc0 ls0 ws0">FTM counter.</div><div class="t m0 x12b h7 yed0 ff2 fs4 fc0 sc0 ls0">I</div><div class="t m0 xb9 h7 yed2 ff2 fs4 fc0 sc0 ls0 ws0">TPM0_CH[5:0]<span class="_ _e0"> </span>CHn<span class="_ _45"> </span>FTM channel (n), where n can be 7-0<span class="_ _b8"> </span>I/O</div><div class="t m0 x127 h9 yed3 ff1 fs2 fc0 sc0 ls0 ws0">Table 10-10.<span class="_ _1a"> </span>TPM 1 Signal Descriptions</div><div class="t m0 x4b h10 yed4 ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 yed5 ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 yed4 ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 xc7 h7 yed6 ff2 fs4 fc0 sc0 ls0 ws0">TPM_CLKIN[2:0]<span class="_ _115"> </span>TPM_EXTCLK<span class="_ _179"> </span>External clock. TPM external clock can be selected to increment the</div><div class="t m0 x1e h7 yed7 ff2 fs4 fc0 sc0 ls0 ws0">TPM counter on every rising edge synchronized to the counter</div><div class="t m0 x1e h7 yed8 ff2 fs4 fc0 sc0 ls0">clock.</div><div class="t m0 x12b h7 yed6 ff2 fs4 fc0 sc0 ls0">I</div><div class="t m0 x1b h7 yed9 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Module Signal Description Tables</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">170<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
