// Seed: 358711483
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output supply1 id_2,
    input wand id_3,
    input tri1 id_4,
    input uwire id_5,
    output wire id_6,
    input uwire id_7,
    output wire id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wire id_11,
    input tri1 id_12,
    input supply0 id_13,
    input wire id_14,
    output wor id_15,
    input wire id_16,
    output tri id_17,
    input wand id_18,
    output wor id_19,
    output uwire id_20
);
  initial assert (1) disable id_22;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output uwire id_2,
    input tri1 id_3,
    inout logic id_4,
    input tri id_5,
    output supply1 id_6,
    output wire id_7,
    input tri0 id_8,
    input tri1 id_9
);
  wire id_11;
  initial id_4 <= -1 | id_1;
  localparam id_12 = -1;
  logic id_13;
  ;
  logic id_14;
  localparam id_15 = id_12;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_7,
      id_3,
      id_9,
      id_0,
      id_7,
      id_5,
      id_2,
      id_5,
      id_9,
      id_3,
      id_3,
      id_8,
      id_8,
      id_7,
      id_0,
      id_7,
      id_9,
      id_7,
      id_2
  );
endmodule
