<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p663" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_663{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_663{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_663{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_663{left:70px;bottom:1088px;letter-spacing:-0.14px;}
#t5_663{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_663{left:96px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t7_663{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_663{left:70px;bottom:1020px;}
#t9_663{left:96px;bottom:1024px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ta_663{left:96px;bottom:1007px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_663{left:96px;bottom:990px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_663{left:96px;bottom:973px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_663{left:96px;bottom:956px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_663{left:96px;bottom:940px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tf_663{left:96px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_663{left:96px;bottom:906px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#th_663{left:96px;bottom:889px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_663{left:70px;bottom:863px;}
#tj_663{left:96px;bottom:866px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tk_663{left:96px;bottom:849px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tl_663{left:96px;bottom:833px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#tm_663{left:70px;bottom:806px;}
#tn_663{left:96px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_663{left:96px;bottom:793px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tp_663{left:70px;bottom:766px;}
#tq_663{left:96px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tr_663{left:96px;bottom:753px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ts_663{left:70px;bottom:727px;}
#tt_663{left:96px;bottom:730px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tu_663{left:96px;bottom:713px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tv_663{left:70px;bottom:687px;}
#tw_663{left:96px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_663{left:96px;bottom:674px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_663{left:70px;bottom:647px;}
#tz_663{left:96px;bottom:651px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_663{left:96px;bottom:634px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t11_663{left:70px;bottom:608px;}
#t12_663{left:96px;bottom:611px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_663{left:96px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_663{left:70px;bottom:568px;}
#t15_663{left:96px;bottom:571px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t16_663{left:96px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_663{left:70px;bottom:505px;letter-spacing:-0.1px;}
#t18_663{left:156px;bottom:505px;letter-spacing:-0.1px;}
#t19_663{left:70px;bottom:480px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1a_663{left:70px;bottom:464px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#t1b_663{left:221px;bottom:464px;letter-spacing:-0.14px;word-spacing:-1px;}
#t1c_663{left:70px;bottom:447px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t1d_663{left:70px;bottom:430px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t1e_663{left:70px;bottom:413px;letter-spacing:-0.17px;word-spacing:-1.32px;}
#t1f_663{left:70px;bottom:396px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#t1g_663{left:70px;bottom:225px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1h_663{left:70px;bottom:201px;letter-spacing:-0.15px;}
#t1i_663{left:96px;bottom:201px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1j_663{left:96px;bottom:184px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1k_663{left:70px;bottom:160px;letter-spacing:-0.14px;}
#t1l_663{left:96px;bottom:160px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1m_663{left:96px;bottom:143px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1n_663{left:96px;bottom:126px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1o_663{left:303px;bottom:376px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t1p_663{left:392px;bottom:376px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t1q_663{left:77px;bottom:357px;letter-spacing:-0.15px;}
#t1r_663{left:166px;bottom:357px;letter-spacing:-0.18px;}
#t1s_663{left:253px;bottom:357px;letter-spacing:-0.13px;}
#t1t_663{left:348px;bottom:357px;letter-spacing:-0.12px;}
#t1u_663{left:77px;bottom:334px;}
#t1v_663{left:166px;bottom:334px;}
#t1w_663{left:253px;bottom:334px;}
#t1x_663{left:348px;bottom:334px;letter-spacing:-0.12px;}
#t1y_663{left:77px;bottom:311px;}
#t1z_663{left:166px;bottom:311px;}
#t20_663{left:253px;bottom:311px;}
#t21_663{left:348px;bottom:311px;letter-spacing:-0.13px;}
#t22_663{left:77px;bottom:288px;}
#t23_663{left:166px;bottom:288px;}
#t24_663{left:253px;bottom:288px;}
#t25_663{left:348px;bottom:288px;letter-spacing:-0.11px;}
#t26_663{left:77px;bottom:265px;}
#t27_663{left:166px;bottom:265px;}
#t28_663{left:253px;bottom:265px;}
#t29_663{left:348px;bottom:265px;letter-spacing:-0.12px;word-spacing:-0.22px;}

.s1_663{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_663{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_663{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_663{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_663{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_663{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_663{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s8_663{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts663" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg663Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg663" style="-webkit-user-select: none;"><object width="935" height="1210" data="663/663.svg" type="image/svg+xml" id="pdf663" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_663" class="t s1_663">Vol. 3B </span><span id="t2_663" class="t s1_663">18-25 </span>
<span id="t3_663" class="t s2_663">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_663" class="t s3_663">5. </span><span id="t5_663" class="t s3_663">Write an interrupt service routine to handle the interrupt. See Section 18.4.9.5, “Writing the DS Interrupt </span>
<span id="t6_663" class="t s3_663">Service Routine.” </span>
<span id="t7_663" class="t s3_663">The following restrictions should be applied to the DS save area. </span>
<span id="t8_663" class="t s4_663">• </span><span id="t9_663" class="t s3_663">The recording of branch records in the BTS buffer (or PEBS records in the PEBS buffer) may not operate </span>
<span id="ta_663" class="t s3_663">properly if accesses to the linear addresses in any of the three DS save area sections cause page faults, VM </span>
<span id="tb_663" class="t s3_663">exits, or the setting of accessed or dirty flags in the paging structures (ordinary or EPT). For that reason, </span>
<span id="tc_663" class="t s3_663">system software should establish paging structures (both ordinary and EPT) to prevent such occurrences. </span>
<span id="td_663" class="t s3_663">Implications of this may be that an operating system should allocate this memory from a non-paged pool and </span>
<span id="te_663" class="t s3_663">that system software cannot do “lazy” page-table entry propagation for these pages. Some newer processor </span>
<span id="tf_663" class="t s3_663">generations support “lazy” EPT page-table entry propagation for PEBS; see Section 20.3.9.1 and Section </span>
<span id="tg_663" class="t s3_663">20.9.5 for more information. A virtual-machine monitor may choose to allow use of PEBS by guest software </span>
<span id="th_663" class="t s3_663">only if EPT maps all guest-physical memory as present and read/write. </span>
<span id="ti_663" class="t s4_663">• </span><span id="tj_663" class="t s3_663">The DS save area can be larger than a page, but the pages must be mapped to contiguous linear addresses. </span>
<span id="tk_663" class="t s3_663">The buffer may share a page, so it need not be aligned on a 4-KByte boundary. For performance reasons, the </span>
<span id="tl_663" class="t s3_663">base of the buffer must be aligned on a doubleword boundary and should be aligned on a cache line boundary. </span>
<span id="tm_663" class="t s4_663">• </span><span id="tn_663" class="t s3_663">It is recommended that the buffer size for the BTS buffer and the PEBS buffer be an integer multiple of the </span>
<span id="to_663" class="t s3_663">corresponding record sizes. </span>
<span id="tp_663" class="t s4_663">• </span><span id="tq_663" class="t s3_663">The precise event records buffer should be large enough to hold the number of precise event records that can </span>
<span id="tr_663" class="t s3_663">occur while waiting for the interrupt to be serviced. </span>
<span id="ts_663" class="t s4_663">• </span><span id="tt_663" class="t s3_663">The DS save area should be in kernel space. It must not be on the same page as code, to avoid triggering self- </span>
<span id="tu_663" class="t s3_663">modifying code actions. </span>
<span id="tv_663" class="t s4_663">• </span><span id="tw_663" class="t s3_663">There are no memory type restrictions on the buffers, although it is recommended that the buffers be </span>
<span id="tx_663" class="t s3_663">designated as WB memory type for performance considerations. </span>
<span id="ty_663" class="t s4_663">• </span><span id="tz_663" class="t s3_663">Either the system must be prevented from entering A20M mode while DS save area is active, or bit 20 of all </span>
<span id="t10_663" class="t s3_663">addresses within buffer bounds must be 0. </span>
<span id="t11_663" class="t s4_663">• </span><span id="t12_663" class="t s3_663">Pages that contain buffers must be mapped to the same physical addresses for all processes, such that any </span>
<span id="t13_663" class="t s3_663">change to control register CR3 will not change the DS addresses. </span>
<span id="t14_663" class="t s4_663">• </span><span id="t15_663" class="t s3_663">The DS save area is expected to used only on systems with an enabled APIC. The LVT Performance Counter </span>
<span id="t16_663" class="t s3_663">entry in the APCI must be initialized to use an interrupt gate instead of the trap gate. </span>
<span id="t17_663" class="t s5_663">18.4.9.3 </span><span id="t18_663" class="t s5_663">Setting Up the BTS Buffer </span>
<span id="t19_663" class="t s3_663">Three flags in the MSR_DEBUGCTLA MSR (see Table 18-5), IA32_DEBUGCTL (see Figure 18-3), or MSR_DE- </span>
<span id="t1a_663" class="t s3_663">BUGCTLB (see Figure </span><span id="t1b_663" class="t s3_663">18-16) control the generation of branch records and storing of them in the BTS buffer; these </span>
<span id="t1c_663" class="t s3_663">are TR, BTS, and BTINT. The TR flag enables the generation of BTMs. The BTS flag determines whether the BTMs </span>
<span id="t1d_663" class="t s3_663">are sent out on the system bus (clear) or stored in the BTS buffer (set). BTMs cannot be simultaneously sent to the </span>
<span id="t1e_663" class="t s3_663">system bus and logged in the BTS buffer. The BTINT flag enables the generation of an interrupt when the BTS buffer </span>
<span id="t1f_663" class="t s3_663">is full. When this flag is clear, the BTS buffer is a circular buffer. </span>
<span id="t1g_663" class="t s3_663">The following procedure describes how to set up a DS Save area to collect branch records in the BTS buffer: </span>
<span id="t1h_663" class="t s3_663">1. </span><span id="t1i_663" class="t s3_663">Place values in the BTS buffer base, BTS index, BTS absolute maximum, and BTS interrupt threshold fields of </span>
<span id="t1j_663" class="t s3_663">the DS buffer management area to set up the BTS buffer in memory. </span>
<span id="t1k_663" class="t s3_663">2. </span><span id="t1l_663" class="t s3_663">Set the TR and BTS flags in the IA32_DEBUGCTL for Intel Core Solo and Intel Core Duo processors or later </span>
<span id="t1m_663" class="t s3_663">processors (or MSR_DEBUGCTLA MSR for processors based on Intel NetBurst Microarchitecture; or MSR_DE- </span>
<span id="t1n_663" class="t s3_663">BUGCTLB for Pentium M processors). </span>
<span id="t1o_663" class="t s6_663">Table 18-5. </span><span id="t1p_663" class="t s6_663">IA32_DEBUGCTL Flag Encodings </span>
<span id="t1q_663" class="t s7_663">TR </span><span id="t1r_663" class="t s7_663">BTS </span><span id="t1s_663" class="t s7_663">BTINT </span><span id="t1t_663" class="t s7_663">Description </span>
<span id="t1u_663" class="t s8_663">0 </span><span id="t1v_663" class="t s8_663">X </span><span id="t1w_663" class="t s8_663">X </span><span id="t1x_663" class="t s8_663">Branch trace messages (BTMs) off </span>
<span id="t1y_663" class="t s8_663">1 </span><span id="t1z_663" class="t s8_663">0 </span><span id="t20_663" class="t s8_663">X </span><span id="t21_663" class="t s8_663">Generate BTMs </span>
<span id="t22_663" class="t s8_663">1 </span><span id="t23_663" class="t s8_663">1 </span><span id="t24_663" class="t s8_663">0 </span><span id="t25_663" class="t s8_663">Store BTMs in the BTS buffer, used here as a circular buffer </span>
<span id="t26_663" class="t s8_663">1 </span><span id="t27_663" class="t s8_663">1 </span><span id="t28_663" class="t s8_663">1 </span><span id="t29_663" class="t s8_663">Store BTMs in the BTS buffer, and generate an interrupt when the buffer is nearly full </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
