I 000046 55 1705          1330563939771 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330563939600 2012.02.29 17:05:39)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330563939600)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation glbl 0 0 (_entity .  glbl)
	)
	(_model . $root 1 -1)

)
I 000045 55 5056          1330563939775 glbl
(_unit VERILOG 6.743.6.418 (glbl 0 5 (glbl 0 5 ))
	(_version v38)
	(_time 1330563939600 2012.02.29 17:05:39)
	(_source (\./../synthesis/glbl.v\ VERILOG (\./../synthesis/glbl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_entity
		(_time 1330563939600)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 7 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal ROC_WIDTH ~vector~0 0 7 \100000\ (_entity -1 (_code  6))))
		(_type (_internal ~vector~1 0 8 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal TOC_WIDTH ~vector~1 0 8 \0\ (_entity -1 (_code  7))))
		(_signal (_internal GSR ~wire 0 10 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal GTS ~wire 0 11 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PRLD ~wire 0 12 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal GSR_int ~reg 0 14 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GTS_int ~reg 0 15 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PRLD_int ~reg 0 16 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal JTAG_TDO_GLBL ~wire 0 19 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_TCK_GLBL ~wire 0 20 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_TDI_GLBL ~wire 0 21 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_TMS_GLBL ~wire 0 22 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_TRST_GLBL ~wire 0 23 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_CAPTURE_GLBL ~reg 0 25 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_RESET_GLBL ~reg 0 26 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SHIFT_GLBL ~reg 0 27 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_UPDATE_GLBL ~reg 0 28 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SEL1_GLBL ~reg 0 30 (_architecture (_uni (_constant \0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SEL2_GLBL ~reg 0 31 (_architecture (_uni (_constant \0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SEL3_GLBL ~reg 0 32 (_architecture (_uni (_constant \0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SEL4_GLBL ~reg 0 33 (_architecture (_uni (_constant \0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_USER_TDO1_GLBL ~reg 0 35 (_architecture (_uni (_constant \1'bz\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_USER_TDO2_GLBL ~reg 0 36 (_architecture (_uni (_constant \1'bz\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_USER_TDO3_GLBL ~reg 0 37 (_architecture (_uni (_constant \1'bz\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_USER_TDO4_GLBL ~reg 0 38 (_architecture (_uni (_constant \1'bz\) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#40_0 (_architecture 0 0 40 (_process (_simple)
				(_target(0))
				(_sensitivity(3))
(_strength weak1 weak0)			)))
			(#ASSIGN#41_1 (_architecture 1 0 41 (_process (_simple)
				(_target(1))
				(_sensitivity(4))
(_strength weak1 weak0)			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_simple)
				(_target(2))
				(_sensitivity(5))
(_strength weak1 weak0)			)))
			(#INITIAL#44_3 (_architecture 3 0 44 (_process 
				(_target(3)(5))
			)))
			(#INITIAL#52_4 (_architecture 4 0 52 (_process 
				(_target(4))
			)))
			(#INTERNAL#0_5 (_internal 5 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . glbl 8 -1)

)
I 000046 55 1788          1330563940401 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330563940270 2012.02.29 17:05:40)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330563940270)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation glbl 0 0 (_entity .  glbl)
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_model . $root 1 -1)

)
I 000063 55 42074         1330563940405 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 36 (FourBitCounterWithLoad 0 36 ))
	(_version v38)
	(_time 1330563940270 2012.02.29 17:05:40)
	(_source (\./../synthesis/fourbitcounterwithload.v\ VERILOG (\./../synthesis/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330563940270)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal downButton ~wire 0 37 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 37 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 37 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal upButton ~wire 0 37 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 37 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 37 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal counter ~[3:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal switches ~[3:0]wire~ 0 37 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal N1 ~wire 0 46 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N11 ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N111 ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N13 ~wire 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N15 ~wire 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N17 ~wire 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N27 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N30 ~wire 0 53 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N32 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N34 ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N35 ~wire 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N37 ~wire 0 57 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N38 ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N40 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N41 ~wire 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N43 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N44 ~wire 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N45 ~wire 0 63 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N46 ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N47 ~wire 0 65 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N48 ~wire 0 66 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N50 ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downButton_IBUF_27 ~wire 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal loadButton_IBUF_29 ~wire 0 69 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal resetButton_IBUF_31 ~wire 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal switches_0_IBUF_36 ~wire 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal switches_1_IBUF_37 ~wire 0 72 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal switches_2_IBUF_38 ~wire 0 73 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal switches_3_IBUF_39 ~wire 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal systemClock_BUFGP_41 ~wire 0 75 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[0].uitff/nq \ ~wire 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[0].uitff/q_43 \ ~wire 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[10].uitff/nq \ ~wire 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[10].uitff/q_45 \ ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[11].uitff/nq \ ~wire 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[11].uitff/q_47 \ ~wire 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[12].uitff/nq \ ~wire 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[12].uitff/q_49 \ ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[13].uitff/nq \ ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[13].uitff/q_51 \ ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[14].uitff/nq \ ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[14].uitff/q_53 \ ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[15].uitff/nq \ ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[15].uitff/q_55 \ ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[16].uitff/nq \ ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[16].uitff/q_57 \ ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[17].uitff/nq \ ~wire 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[17].uitff/q_59 \ ~wire 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/nq \ ~wire 0 94 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \ ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[1].uitff/nq \ ~wire 0 96 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[1].uitff/q_63 \ ~wire 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[2].uitff/nq \ ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[2].uitff/q_65 \ ~wire 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[3].uitff/nq \ ~wire 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[3].uitff/q_67 \ ~wire 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[4].uitff/nq \ ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[4].uitff/q_69 \ ~wire 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[5].uitff/nq \ ~wire 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[5].uitff/q_71 \ ~wire 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[6].uitff/nq \ ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[6].uitff/q_73 \ ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[7].uitff/nq \ ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[7].uitff/q_75 \ ~wire 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[8].uitff/nq \ ~wire 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[8].uitff/q_77 \ ~wire 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[9].uitff/nq \ ~wire 0 112 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[9].uitff/q_79 \ ~wire 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/u0tff/nq \ ~wire 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/u0tff/q_81 \ ~wire 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u3bpd/state_mux0000<0>1 \ ~wire 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/Mcount_counter1 \ ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/Mcount_counter10 \ ~wire 0 118 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/Mcount_counter4 \ ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/Mcount_counter7 \ ~wire 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/Mcount_counter_xor<1>1 \ ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/Mcount_counter_xor<1>11_111 \ ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/counter_not0001 \ ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/state_FSM_ClkEn_inv \ ~wire 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/state_FSM_FFd1_118 \ ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/state_FSM_FFd1-In \ ~wire 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/state_FSM_FFd2_120 \ ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/state_FSM_FFd2-In \ ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 129 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upButton_IBUF_124 ~wire 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 131 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal \u2bpd/state \ ~[5:0]wire~ 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u2bpd/state_mux0000 \ ~[5:0]wire~ 0 132 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u3bpd/state \ ~[5:0]wire~ 0 133 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:1]wire~ 0 134 (_array ~wire ((_downto (i 5) (i 1))))))
		(_signal (_internal \u3bpd/state_mux0000 \ ~[5:1]wire~ 0 134 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/counter \ ~[3:0]wire~ 0 135 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation XST_VCC 0 136 (_entity .  VCC)
		(_port
			((P) (N1))
		)
	)
	(_instantiation \u4udc/state_FSM_FFd2 \ 0 139 (_entity .  FDCE)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((CE) (\u4udc/state_FSM_ClkEn_inv \))
			((CLR) (resetButton_IBUF_31))
			((D) (\u4udc/state_FSM_FFd2-In \))
			((Q) (\u4udc/state_FSM_FFd2_120 \))
		)
	)
	(_instantiation \u4udc/state_FSM_FFd1 \ 0 146 (_entity .  FDCE)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((CE) (\u4udc/state_FSM_ClkEn_inv \))
			((CLR) (resetButton_IBUF_31))
			((D) (\u4udc/state_FSM_FFd1-In \))
			((Q) (\u4udc/state_FSM_FFd1_118 \))
		)
	)
	(_instantiation \u4udc/counter_0 \ 0 153 (_entity .  FDCE)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((CE) (\u4udc/counter_not0001 \))
			((CLR) (resetButton_IBUF_31))
			((D) (\u4udc/Mcount_counter1 \))
			((Q) (\u4udc/counter \(0)))
		)
	)
	(_instantiation \u4udc/counter_1 \ 0 160 (_entity .  FDCE)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((CE) (\u4udc/counter_not0001 \))
			((CLR) (resetButton_IBUF_31))
			((D) (\u4udc/Mcount_counter4 \))
			((Q) (\u4udc/counter \(1)))
		)
	)
	(_instantiation \u4udc/counter_2 \ 0 167 (_entity .  FDCE)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((CE) (\u4udc/counter_not0001 \))
			((CLR) (resetButton_IBUF_31))
			((D) (\u4udc/Mcount_counter7 \))
			((Q) (\u4udc/counter \(2)))
		)
	)
	(_instantiation \u4udc/counter_3 \ 0 174 (_entity .  FDCE)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((CE) (\u4udc/counter_not0001 \))
			((CLR) (resetButton_IBUF_31))
			((D) (\u4udc/Mcount_counter10 \))
			((Q) (\u4udc/counter \(3)))
		)
	)
	(_instantiation \u3bpd/state_4 \ 0 181 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u3bpd/state_mux0000 \(1)))
			((Q) (\u3bpd/state \(4)))
		)
	)
	(_instantiation \u3bpd/state_3 \ 0 186 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u3bpd/state_mux0000 \(2)))
			((Q) (\u3bpd/state \(3)))
		)
	)
	(_instantiation \u3bpd/state_2 \ 0 191 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u3bpd/state_mux0000 \(3)))
			((Q) (\u3bpd/state \(2)))
		)
	)
	(_instantiation \u3bpd/state_1 \ 0 196 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u3bpd/state_mux0000 \(4)))
			((Q) (\u3bpd/state \(1)))
		)
	)
	(_instantiation \u3bpd/state_0 \ 0 201 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u3bpd/state_mux0000 \(5)))
			((Q) (\u3bpd/state \(0)))
		)
	)
	(_instantiation \u2bpd/state_5 \ 0 206 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u2bpd/state_mux0000 \(0)))
			((Q) (\u2bpd/state \(5)))
		)
	)
	(_instantiation \u2bpd/state_4 \ 0 211 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u2bpd/state_mux0000 \(1)))
			((Q) (\u2bpd/state \(4)))
		)
	)
	(_instantiation \u2bpd/state_3 \ 0 216 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u2bpd/state_mux0000 \(2)))
			((Q) (\u2bpd/state \(3)))
		)
	)
	(_instantiation \u2bpd/state_2 \ 0 221 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u2bpd/state_mux0000 \(3)))
			((Q) (\u2bpd/state \(2)))
		)
	)
	(_instantiation \u2bpd/state_1 \ 0 226 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u2bpd/state_mux0000 \(4)))
			((Q) (\u2bpd/state \(1)))
		)
	)
	(_instantiation \u2bpd/state_0 \ 0 231 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u2bpd/state_mux0000 \(5)))
			((Q) (\u2bpd/state \(0)))
		)
	)
	(_instantiation \u1rs/u1rc/u0tff/q \ 0 236 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (systemClock_BUFGP_41))
			((CE) (N1))
			((D) (\u1rs/u1rc/u0tff/nq \))
			((Q) (\u1rs/u1rc/u0tff/q_81 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[0].uitff/q \ 0 244 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/u0tff/q_81 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[0].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[0].uitff/q_43 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[1].uitff/q \ 0 252 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[0].uitff/q_43 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[1].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[1].uitff/q_63 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[2].uitff/q \ 0 260 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[1].uitff/q_63 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[2].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[2].uitff/q_65 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[3].uitff/q \ 0 268 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[2].uitff/q_65 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[3].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[3].uitff/q_67 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[4].uitff/q \ 0 276 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[3].uitff/q_67 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[4].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[4].uitff/q_69 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[5].uitff/q \ 0 284 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[4].uitff/q_69 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[5].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[5].uitff/q_71 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[6].uitff/q \ 0 292 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[5].uitff/q_71 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[6].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[6].uitff/q_73 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[7].uitff/q \ 0 300 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[6].uitff/q_73 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[7].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[7].uitff/q_75 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[8].uitff/q \ 0 308 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[7].uitff/q_75 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[8].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[8].uitff/q_77 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[9].uitff/q \ 0 316 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[8].uitff/q_77 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[9].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[9].uitff/q_79 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[10].uitff/q \ 0 324 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[9].uitff/q_79 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[10].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[10].uitff/q_45 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[11].uitff/q \ 0 332 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[10].uitff/q_45 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[11].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[11].uitff/q_47 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[12].uitff/q \ 0 340 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[11].uitff/q_47 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[12].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[12].uitff/q_49 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[13].uitff/q \ 0 348 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[12].uitff/q_49 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[13].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[13].uitff/q_51 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[14].uitff/q \ 0 356 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[13].uitff/q_51 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[14].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[14].uitff/q_53 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[15].uitff/q \ 0 364 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[14].uitff/q_53 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[15].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[15].uitff/q_55 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[16].uitff/q \ 0 372 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[15].uitff/q_55 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[16].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[16].uitff/q_57 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[17].uitff/q \ 0 380 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[16].uitff/q_57 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[17].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[17].uitff/q_59 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q \ 0 388 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[17].uitff/q_59 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u4udc/state_FSM_FFd2-In1 \ 0 396 (_entity .  LUT3)
		(_generic
			((INIT) (_constant \8'h54\))
		)
		(_port
			((I0) (\u4udc/state_FSM_FFd2_120 \))
			((I1) (\u3bpd/state \(4)))
			((I2) (\u2bpd/state \(4)))
			((O) (\u4udc/state_FSM_FFd2-In \))
		)
		(_delay (84.000000))
	)
	(_instantiation \u4udc/state_FSM_FFd1-In1 \ 0 404 (_entity .  LUT3)
		(_generic
			((INIT) (_constant \8'h04\))
		)
		(_port
			((I0) (\u2bpd/state \(4)))
			((I1) (\u3bpd/state \(4)))
			((I2) (\u4udc/state_FSM_FFd2_120 \))
			((O) (\u4udc/state_FSM_FFd1-In \))
		)
		(_delay (4.000000))
	)
	(_instantiation \u4udc/Mcount_counter_xor<0>11 \ 0 412 (_entity .  LUT3)
		(_generic
			((INIT) (_constant \8'hB1\))
		)
		(_port
			((I0) (loadButton_IBUF_29))
			((I1) (\u4udc/counter \(0)))
			((I2) (switches_0_IBUF_36))
			((O) (\u4udc/Mcount_counter1 \))
		)
		(_delay (177.000000))
	)
	(_instantiation \u3bpd/state_mux0000<4>1 \ 0 420 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hE8A8\))
		)
		(_port
			((I0) (\u3bpd/state \(0)))
			((I1) (downButton_IBUF_27))
			((I2) (\u3bpd/state \(1)))
			((I3) (\u3bpd/state \(5)))
			((O) (\u3bpd/state_mux0000 \(4)))
		)
		(_delay (59560.000000))
	)
	(_instantiation \u4udc/counter_not00011 \ 0 429 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hFF54\))
		)
		(_port
			((I0) (\u4udc/state_FSM_FFd2_120 \))
			((I1) (\u3bpd/state \(4)))
			((I2) (\u2bpd/state \(4)))
			((I3) (loadButton_IBUF_29))
			((O) (\u4udc/counter_not0001 \))
		)
		(_delay (65364.000000))
	)
	(_instantiation \u4udc/Mcount_counter_xor<2>12 \ 0 438 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hEB41\))
		)
		(_port
			((I0) (loadButton_IBUF_29))
			((I1) (\u4udc/counter \(2)))
			((I2) (N11))
			((I3) (switches_2_IBUF_38))
			((O) (\u4udc/Mcount_counter7 \))
		)
		(_delay (60225.000000))
	)
	(_instantiation \u3bpd/state_mux0000<3> \ 0 447 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hEC20\))
		)
		(_port
			((I0) (\u3bpd/state \(0)))
			((I1) (downButton_IBUF_27))
			((I2) (\u3bpd/state \(2)))
			((I3) (N111))
			((O) (\u3bpd/state_mux0000 \(3)))
		)
		(_delay (60448.000000))
	)
	(_instantiation \u3bpd/state_mux0000<2> \ 0 456 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hEC20\))
		)
		(_port
			((I0) (\u3bpd/state \(0)))
			((I1) (downButton_IBUF_27))
			((I2) (\u3bpd/state \(3)))
			((I3) (N13))
			((O) (\u3bpd/state_mux0000 \(2)))
		)
		(_delay (60448.000000))
	)
	(_instantiation \u3bpd/state_mux0000<1> \ 0 465 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hEC20\))
		)
		(_port
			((I0) (\u3bpd/state \(0)))
			((I1) (downButton_IBUF_27))
			((I2) (\u3bpd/state \(4)))
			((I3) (N15))
			((O) (\u3bpd/state_mux0000 \(1)))
		)
		(_delay (60448.000000))
	)
	(_instantiation \u3bpd/state_mux0000<5> \ 0 474 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hBB23\))
		)
		(_port
			((I0) (\u3bpd/state \(5)))
			((I1) (downButton_IBUF_27))
			((I2) (N17))
			((I3) (\u3bpd/state \(0)))
			((O) (\u3bpd/state_mux0000 \(5)))
		)
		(_delay (47907.000000))
	)
	(_instantiation \u2bpd/state_mux0000<3>_SW1 \ 0 483 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hFAD8\))
		)
		(_port
			((I0) (upButton_IBUF_124))
			((I1) (\u2bpd/state \(1)))
			((I2) (\u2bpd/state \(0)))
			((I3) (\u2bpd/state \(5)))
			((O) (N27))
		)
		(_delay (64216.000000))
	)
	(_instantiation \u2bpd/state_mux0000<2>_SW1 \ 0 492 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hFAD8\))
		)
		(_port
			((I0) (upButton_IBUF_124))
			((I1) (\u2bpd/state \(2)))
			((I2) (\u2bpd/state \(0)))
			((I3) (\u2bpd/state \(5)))
			((O) (N30))
		)
		(_delay (64216.000000))
	)
	(_instantiation \u4udc/Mcount_counter_xor<3>1 \ 0 501 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hB88B\))
		)
		(_port
			((I0) (switches_3_IBUF_39))
			((I1) (loadButton_IBUF_29))
			((I2) (\u4udc/counter \(3)))
			((I3) (N32))
			((O) (\u4udc/Mcount_counter10 \))
		)
		(_delay (47243.000000))
	)
	(_instantiation \u2bpd/state_mux0000<5>_SW0 \ 0 510 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hFFFE\))
		)
		(_port
			((I0) (\u2bpd/state \(5)))
			((I1) (\u2bpd/state \(2)))
			((I2) (\u2bpd/state \(0)))
			((I3) (\u2bpd/state \(1)))
			((O) (N34))
		)
		(_delay (65534.000000))
	)
	(_instantiation \u2bpd/state_mux0000<5> \ 0 519 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hFE32\))
		)
		(_port
			((I0) (\u2bpd/state \(3)))
			((I1) (upButton_IBUF_124))
			((I2) (N34))
			((I3) (N35))
			((O) (\u2bpd/state_mux0000 \(5)))
		)
		(_delay (65074.000000))
	)
	(_instantiation downButton_IBUF 0 528 (_entity .  IBUF)
		(_port
			((I) (downButton))
			((O) (downButton_IBUF_27))
		)
	)
	(_instantiation loadButton_IBUF 0 532 (_entity .  IBUF)
		(_port
			((I) (loadButton))
			((O) (loadButton_IBUF_29))
		)
	)
	(_instantiation upButton_IBUF 0 536 (_entity .  IBUF)
		(_port
			((I) (upButton))
			((O) (upButton_IBUF_124))
		)
	)
	(_instantiation resetButton_IBUF 0 540 (_entity .  IBUF)
		(_port
			((I) (resetButton))
			((O) (resetButton_IBUF_31))
		)
	)
	(_instantiation switches_3_IBUF 0 544 (_entity .  IBUF)
		(_port
			((I) (switches(3)))
			((O) (switches_3_IBUF_39))
		)
	)
	(_instantiation switches_2_IBUF 0 548 (_entity .  IBUF)
		(_port
			((I) (switches(2)))
			((O) (switches_2_IBUF_38))
		)
	)
	(_instantiation switches_1_IBUF 0 552 (_entity .  IBUF)
		(_port
			((I) (switches(1)))
			((O) (switches_1_IBUF_37))
		)
	)
	(_instantiation switches_0_IBUF 0 556 (_entity .  IBUF)
		(_port
			((I) (switches(0)))
			((O) (switches_0_IBUF_36))
		)
	)
	(_instantiation counter_3_OBUF 0 560 (_entity .  OBUF)
		(_port
			((I) (\u4udc/counter \(3)))
			((O) (counter(3)))
		)
	)
	(_instantiation counter_2_OBUF 0 564 (_entity .  OBUF)
		(_port
			((I) (\u4udc/counter \(2)))
			((O) (counter(2)))
		)
	)
	(_instantiation counter_1_OBUF 0 568 (_entity .  OBUF)
		(_port
			((I) (\u4udc/counter \(1)))
			((O) (counter(1)))
		)
	)
	(_instantiation counter_0_OBUF 0 572 (_entity .  OBUF)
		(_port
			((I) (\u4udc/counter \(0)))
			((O) (counter(0)))
		)
	)
	(_instantiation \u3bpd/state_5 \ 0 576 (_entity .  FDS)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u3bpd/state_mux0000<0>1 \))
			((S) (\u3bpd/state \(4)))
			((Q) (\u3bpd/state \(5)))
		)
	)
	(_instantiation \u3bpd/state_mux0000<0>11 \ 0 582 (_entity .  LUT3)
		(_generic
			((INIT) (_constant \8'hA8\))
		)
		(_port
			((I0) (\u3bpd/state \(5)))
			((I1) (downButton_IBUF_27))
			((I2) (\u3bpd/state \(0)))
			((O) (\u3bpd/state_mux0000<0>1 \))
		)
		(_delay (168.000000))
	)
	(_instantiation \u2bpd/state_mux0000<4>_SW0_SW0 \ 0 590 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hE8A8\))
		)
		(_port
			((I0) (\u2bpd/state \(0)))
			((I1) (upButton_IBUF_124))
			((I2) (\u2bpd/state \(1)))
			((I3) (\u2bpd/state \(5)))
			((O) (N37))
		)
		(_delay (59560.000000))
	)
	(_instantiation \u2bpd/state_mux0000<4>_SW0_SW1 \ 0 599 (_entity .  LUT3)
		(_generic
			((INIT) (_constant \8'hEA\))
		)
		(_port
			((I0) (\u2bpd/state \(1)))
			((I1) (\u2bpd/state \(0)))
			((I2) (upButton_IBUF_124))
			((O) (N38))
		)
		(_delay (234.000000))
	)
	(_instantiation \u2bpd/state_mux0000<4> \ 0 607 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hFD08\))
		)
		(_port
			((I0) (\u2bpd/state \(4)))
			((I1) (N38))
			((I2) (N50))
			((I3) (N37))
			((O) (\u2bpd/state_mux0000 \(4)))
		)
		(_delay (64776.000000))
	)
	(_instantiation \u2bpd/state_mux0000<1>_SW2 \ 0 616 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hEF00\))
		)
		(_port
			((I0) (\u4udc/state_FSM_FFd1_118 \))
			((I1) (\u2bpd/state \(0)))
			((I2) (\u4udc/state_FSM_FFd2_120 \))
			((I3) (\u2bpd/state \(4)))
			((O) (N40))
		)
		(_delay (61184.000000))
	)
	(_instantiation \u2bpd/state_mux0000<1> \ 0 625 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hFBC8\))
		)
		(_port
			((I0) (\u2bpd/state \(3)))
			((I1) (upButton_IBUF_124))
			((I2) (N41))
			((I3) (N40))
			((O) (\u2bpd/state_mux0000 \(1)))
		)
		(_delay (64456.000000))
	)
	(_instantiation \u2bpd/state_mux0000<0> \ 0 634 (_entity .  MUXF5)
		(_port
			((I0) (N43))
			((I1) (N44))
			((S) (\u2bpd/state \(4)))
			((O) (\u2bpd/state_mux0000 \(0)))
		)
	)
	(_instantiation \u2bpd/state_mux0000<0>_F \ 0 640 (_entity .  LUT3)
		(_generic
			((INIT) (_constant \8'hA8\))
		)
		(_port
			((I0) (\u2bpd/state \(5)))
			((I1) (\u2bpd/state \(0)))
			((I2) (upButton_IBUF_124))
			((O) (N43))
		)
		(_delay (168.000000))
	)
	(_instantiation \u2bpd/state_mux0000<0>_G \ 0 648 (_entity .  LUT3)
		(_generic
			((INIT) (_constant \8'hAE\))
		)
		(_port
			((I0) (\u2bpd/state \(5)))
			((I1) (\u4udc/state_FSM_FFd2_120 \))
			((I2) (\u4udc/state_FSM_FFd1_118 \))
			((O) (N44))
		)
		(_delay (174.000000))
	)
	(_instantiation \u2bpd/state_mux0000<3> \ 0 656 (_entity .  MUXF5)
		(_port
			((I0) (N45))
			((I1) (N46))
			((S) (\u2bpd/state \(2)))
			((O) (\u2bpd/state_mux0000 \(3)))
		)
	)
	(_instantiation \u2bpd/state_mux0000<3>_F \ 0 662 (_entity .  LUT2)
		(_generic
			((INIT) (_constant \4'h8\))
		)
		(_port
			((I0) (\u2bpd/state \(1)))
			((I1) (upButton_IBUF_124))
			((O) (N45))
		)
		(_delay (8.000000))
	)
	(_instantiation \u2bpd/state_mux0000<3>_G \ 0 669 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hFAF2\))
		)
		(_port
			((I0) (\u2bpd/state \(4)))
			((I1) (\u4udc/state_FSM_FFd2_120 \))
			((I2) (N27))
			((I3) (\u4udc/state_FSM_FFd1_118 \))
			((O) (N46))
		)
		(_delay (64242.000000))
	)
	(_instantiation \u2bpd/state_mux0000<2> \ 0 678 (_entity .  MUXF5)
		(_port
			((I0) (N47))
			((I1) (N48))
			((S) (\u2bpd/state \(3)))
			((O) (\u2bpd/state_mux0000 \(2)))
		)
	)
	(_instantiation \u2bpd/state_mux0000<2>_F \ 0 684 (_entity .  LUT2)
		(_generic
			((INIT) (_constant \4'h8\))
		)
		(_port
			((I0) (\u2bpd/state \(2)))
			((I1) (upButton_IBUF_124))
			((O) (N47))
		)
		(_delay (8.000000))
	)
	(_instantiation \u2bpd/state_mux0000<2>_G \ 0 691 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hFAF2\))
		)
		(_port
			((I0) (\u2bpd/state \(4)))
			((I1) (\u4udc/state_FSM_FFd2_120 \))
			((I2) (N30))
			((I3) (\u4udc/state_FSM_FFd1_118 \))
			((O) (N48))
		)
		(_delay (64242.000000))
	)
	(_instantiation systemClock_BUFGP 0 700 (_entity .  BUFGP)
		(_port
			((I) (systemClock))
			((O) (systemClock_BUFGP_41))
		)
	)
	(_instantiation \u4udc/state_FSM_ClkEn_inv1_INV_0 \ 0 704 (_entity .  INV)
		(_port
			((I) (loadButton_IBUF_29))
			((O) (\u4udc/state_FSM_ClkEn_inv \))
		)
	)
	(_instantiation \u1rs/u1rc/u0tff/nq1_INV_0 \ 0 708 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/u0tff/q_81 \))
			((O) (\u1rs/u1rc/u0tff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[9].uitff/nq1_INV_0 \ 0 712 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[9].uitff/q_79 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[9].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[8].uitff/nq1_INV_0 \ 0 716 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[8].uitff/q_77 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[8].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[7].uitff/nq1_INV_0 \ 0 720 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[7].uitff/q_75 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[7].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[6].uitff/nq1_INV_0 \ 0 724 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[6].uitff/q_73 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[6].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[5].uitff/nq1_INV_0 \ 0 728 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[5].uitff/q_71 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[5].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[4].uitff/nq1_INV_0 \ 0 732 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[4].uitff/q_69 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[4].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[3].uitff/nq1_INV_0 \ 0 736 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[3].uitff/q_67 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[3].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[2].uitff/nq1_INV_0 \ 0 740 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[2].uitff/q_65 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[2].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[1].uitff/nq1_INV_0 \ 0 744 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[1].uitff/q_63 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[1].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/nq1_INV_0 \ 0 748 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[17].uitff/nq1_INV_0 \ 0 752 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[17].uitff/q_59 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[17].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[16].uitff/nq1_INV_0 \ 0 756 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[16].uitff/q_57 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[16].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[15].uitff/nq1_INV_0 \ 0 760 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[15].uitff/q_55 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[15].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[14].uitff/nq1_INV_0 \ 0 764 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[14].uitff/q_53 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[14].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[13].uitff/nq1_INV_0 \ 0 768 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[13].uitff/q_51 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[13].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[12].uitff/nq1_INV_0 \ 0 772 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[12].uitff/q_49 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[12].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[11].uitff/nq1_INV_0 \ 0 776 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[11].uitff/q_47 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[11].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[10].uitff/nq1_INV_0 \ 0 780 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[10].uitff/q_45 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[10].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[0].uitff/nq1_INV_0 \ 0 784 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[0].uitff/q_43 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[0].uitff/nq \))
		)
	)
	(_instantiation \u4udc/Mcount_counter_xor<1>11 \ 0 788 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hBE14\))
		)
		(_port
			((I0) (loadButton_IBUF_29))
			((I1) (\u4udc/counter \(0)))
			((I2) (\u2bpd/state \(4)))
			((I3) (switches_1_IBUF_37))
			((O) (\u4udc/Mcount_counter_xor<1>1 \))
		)
		(_delay (48660.000000))
	)
	(_instantiation \u4udc/Mcount_counter_xor<1>12 \ 0 797 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hEB41\))
		)
		(_port
			((I0) (loadButton_IBUF_29))
			((I1) (\u4udc/counter \(0)))
			((I2) (\u2bpd/state \(4)))
			((I3) (switches_1_IBUF_37))
			((O) (\u4udc/Mcount_counter_xor<1>11_111 \))
		)
		(_delay (60225.000000))
	)
	(_instantiation \u4udc/Mcount_counter_xor<1>1_f5 \ 0 806 (_entity .  MUXF5)
		(_port
			((I0) (\u4udc/Mcount_counter_xor<1>11_111 \))
			((I1) (\u4udc/Mcount_counter_xor<1>1 \))
			((S) (\u4udc/counter \(1)))
			((O) (\u4udc/Mcount_counter4 \))
		)
	)
	(_instantiation \u3bpd/state_mux0000<3>_SW0 \ 0 812 (_entity .  LUT3_L)
		(_generic
			((INIT) (_constant \8'hEA\))
		)
		(_port
			((I0) (\u3bpd/state \(1)))
			((I1) (\u3bpd/state \(2)))
			((I2) (\u3bpd/state \(5)))
			((LO) (N111))
		)
		(_delay (234.000000))
	)
	(_instantiation \u3bpd/state_mux0000<2>_SW0 \ 0 820 (_entity .  LUT3_L)
		(_generic
			((INIT) (_constant \8'hEA\))
		)
		(_port
			((I0) (\u3bpd/state \(2)))
			((I1) (\u3bpd/state \(3)))
			((I2) (\u3bpd/state \(5)))
			((LO) (N13))
		)
		(_delay (234.000000))
	)
	(_instantiation \u3bpd/state_mux0000<1>_SW0 \ 0 828 (_entity .  LUT3_L)
		(_generic
			((INIT) (_constant \8'hEA\))
		)
		(_port
			((I0) (\u3bpd/state \(3)))
			((I1) (\u3bpd/state \(5)))
			((I2) (\u3bpd/state \(4)))
			((LO) (N15))
		)
		(_delay (234.000000))
	)
	(_instantiation \u3bpd/state_mux0000<5>_SW0 \ 0 836 (_entity .  LUT3_L)
		(_generic
			((INIT) (_constant \8'h01\))
		)
		(_port
			((I0) (\u3bpd/state \(3)))
			((I1) (\u3bpd/state \(2)))
			((I2) (\u3bpd/state \(1)))
			((LO) (N17))
		)
		(_delay (1.000000))
	)
	(_instantiation \u4udc/state_FSM_Out11 \ 0 844 (_entity .  LUT2_D)
		(_generic
			((INIT) (_constant \4'h4\))
		)
		(_port
			((I0) (\u4udc/state_FSM_FFd1_118 \))
			((I1) (\u4udc/state_FSM_FFd2_120 \))
			((LO) (N50))
			((O) (upAck))
		)
		(_delay (4.000000))
	)
	(_instantiation \u4udc/Mcount_counter_xor<2>111 \ 0 852 (_entity .  LUT3_L)
		(_generic
			((INIT) (_constant \8'h7E\))
		)
		(_port
			((I0) (\u4udc/counter \(0)))
			((I1) (\u4udc/counter \(1)))
			((I2) (\u2bpd/state \(4)))
			((LO) (N11))
		)
		(_delay (126.000000))
	)
	(_instantiation \u2bpd/state_mux0000<5>_SW1 \ 0 860 (_entity .  LUT4_L)
		(_generic
			((INIT) (_constant \16'h88C8\))
		)
		(_port
			((I0) (\u2bpd/state \(5)))
			((I1) (\u2bpd/state \(0)))
			((I2) (\u2bpd/state \(4)))
			((I3) (upAck))
			((LO) (N35))
		)
		(_delay (35016.000000))
	)
	(_instantiation \u4udc/Mcount_counter_xor<3>1_SW0 \ 0 869 (_entity .  LUT4_L)
		(_generic
			((INIT) (_constant \16'h7FFE\))
		)
		(_port
			((I0) (\u4udc/counter \(2)))
			((I1) (\u4udc/counter \(1)))
			((I2) (\u4udc/counter \(0)))
			((I3) (\u2bpd/state \(4)))
			((LO) (N32))
		)
		(_delay (32766.000000))
	)
	(_instantiation \u2bpd/state_mux0000<1>_SW3 \ 0 878 (_entity .  LUT4_L)
		(_generic
			((INIT) (_constant \16'hEF00\))
		)
		(_port
			((I0) (\u4udc/state_FSM_FFd1_118 \))
			((I1) (\u2bpd/state \(5)))
			((I2) (\u4udc/state_FSM_FFd2_120 \))
			((I3) (\u2bpd/state \(4)))
			((LO) (N41))
		)
		(_delay (61184.000000))
	)
	(_model . FourBitCounterWithLoad 1 -1)

)
I 000045 55 5137          1330563940410 glbl
(_unit VERILOG 6.743.6.418 (glbl 0 892 (glbl 0 892 ))
	(_version v38)
	(_time 1330563940270 2012.02.29 17:05:40)
	(_source (\./../synthesis/fourbitcounterwithload.v\ VERILOG (\./../synthesis/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_entity
		(_time 1330563940270)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 894 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal ROC_WIDTH ~vector~0 0 894 \100000\ (_entity -1 (_code  6))))
		(_type (_internal ~vector~1 0 895 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal TOC_WIDTH ~vector~1 0 895 \0\ (_entity -1 (_code  7))))
		(_signal (_internal GSR ~wire 0 897 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal GTS ~wire 0 898 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PRLD ~wire 0 899 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal GSR_int ~reg 0 901 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GTS_int ~reg 0 902 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PRLD_int ~reg 0 903 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal JTAG_TDO_GLBL ~wire 0 906 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_TCK_GLBL ~wire 0 907 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_TDI_GLBL ~wire 0 908 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_TMS_GLBL ~wire 0 909 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_TRST_GLBL ~wire 0 910 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_CAPTURE_GLBL ~reg 0 912 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_RESET_GLBL ~reg 0 913 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SHIFT_GLBL ~reg 0 914 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_UPDATE_GLBL ~reg 0 915 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SEL1_GLBL ~reg 0 917 (_architecture (_uni (_constant \0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SEL2_GLBL ~reg 0 918 (_architecture (_uni (_constant \0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SEL3_GLBL ~reg 0 919 (_architecture (_uni (_constant \0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SEL4_GLBL ~reg 0 920 (_architecture (_uni (_constant \0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_USER_TDO1_GLBL ~reg 0 922 (_architecture (_uni (_constant \1'bz\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_USER_TDO2_GLBL ~reg 0 923 (_architecture (_uni (_constant \1'bz\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_USER_TDO3_GLBL ~reg 0 924 (_architecture (_uni (_constant \1'bz\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_USER_TDO4_GLBL ~reg 0 925 (_architecture (_uni (_constant \1'bz\) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#927_0 (_architecture 0 0 927 (_process (_simple)
				(_target(0))
				(_sensitivity(3))
(_strength weak1 weak0)			)))
			(#ASSIGN#928_1 (_architecture 1 0 928 (_process (_simple)
				(_target(1))
				(_sensitivity(4))
(_strength weak1 weak0)			)))
			(#ASSIGN#929_2 (_architecture 2 0 929 (_process (_simple)
				(_target(2))
				(_sensitivity(5))
(_strength weak1 weak0)			)))
			(#INITIAL#931_3 (_architecture 3 0 931 (_process 
				(_target(3)(5))
			)))
			(#INITIAL#939_4 (_architecture 4 0 939 (_process 
				(_target(4))
			)))
			(#INTERNAL#0_5 (_internal 5 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . glbl 8 -1)

)
I 000046 55 1788          1330564143577 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330564143467 2012.02.29 17:09:03)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330564143467)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation glbl 0 0 (_entity .  glbl)
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_model . $root 1 -1)

)
I 000045 55 5056          1330564143581 glbl
(_unit VERILOG 6.743.6.418 (glbl 0 5 (glbl 0 5 ))
	(_version v38)
	(_time 1330564143467 2012.02.29 17:09:03)
	(_source (\./../synthesis/glbl.v\ VERILOG (\./../synthesis/glbl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_entity
		(_time 1330564143467)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 7 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal ROC_WIDTH ~vector~0 0 7 \100000\ (_entity -1 (_code  6))))
		(_type (_internal ~vector~1 0 8 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal TOC_WIDTH ~vector~1 0 8 \0\ (_entity -1 (_code  7))))
		(_signal (_internal GSR ~wire 0 10 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal GTS ~wire 0 11 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PRLD ~wire 0 12 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal GSR_int ~reg 0 14 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GTS_int ~reg 0 15 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PRLD_int ~reg 0 16 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal JTAG_TDO_GLBL ~wire 0 19 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_TCK_GLBL ~wire 0 20 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_TDI_GLBL ~wire 0 21 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_TMS_GLBL ~wire 0 22 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_TRST_GLBL ~wire 0 23 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_CAPTURE_GLBL ~reg 0 25 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_RESET_GLBL ~reg 0 26 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SHIFT_GLBL ~reg 0 27 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_UPDATE_GLBL ~reg 0 28 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SEL1_GLBL ~reg 0 30 (_architecture (_uni (_constant \0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SEL2_GLBL ~reg 0 31 (_architecture (_uni (_constant \0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SEL3_GLBL ~reg 0 32 (_architecture (_uni (_constant \0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SEL4_GLBL ~reg 0 33 (_architecture (_uni (_constant \0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_USER_TDO1_GLBL ~reg 0 35 (_architecture (_uni (_constant \1'bz\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_USER_TDO2_GLBL ~reg 0 36 (_architecture (_uni (_constant \1'bz\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_USER_TDO3_GLBL ~reg 0 37 (_architecture (_uni (_constant \1'bz\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_USER_TDO4_GLBL ~reg 0 38 (_architecture (_uni (_constant \1'bz\) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#40_0 (_architecture 0 0 40 (_process (_simple)
				(_target(0))
				(_sensitivity(3))
(_strength weak1 weak0)			)))
			(#ASSIGN#41_1 (_architecture 1 0 41 (_process (_simple)
				(_target(1))
				(_sensitivity(4))
(_strength weak1 weak0)			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_simple)
				(_target(2))
				(_sensitivity(5))
(_strength weak1 weak0)			)))
			(#INITIAL#44_3 (_architecture 3 0 44 (_process 
				(_target(3)(5))
			)))
			(#INITIAL#52_4 (_architecture 4 0 52 (_process 
				(_target(4))
			)))
			(#INTERNAL#0_5 (_internal 5 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . glbl 8 -1)

)
V 000046 55 1788          1330564150769 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330564150659 2012.02.29 17:09:10)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330564150659)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation glbl 0 0 (_entity .  glbl)
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_model . $root 1 -1)

)
V 000063 55 42074         1330564150773 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 36 (FourBitCounterWithLoad 0 36 ))
	(_version v38)
	(_time 1330564150659 2012.02.29 17:09:10)
	(_source (\./../synthesis/fourbitcounterwithload.v\ VERILOG (\./../synthesis/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330564150659)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal downButton ~wire 0 37 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 37 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 37 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal upButton ~wire 0 37 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 37 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 37 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal counter ~[3:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal switches ~[3:0]wire~ 0 37 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal N1 ~wire 0 46 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N11 ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N111 ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N13 ~wire 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N15 ~wire 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N17 ~wire 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N27 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N30 ~wire 0 53 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N32 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N34 ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N35 ~wire 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N37 ~wire 0 57 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N38 ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N40 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N41 ~wire 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N43 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N44 ~wire 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N45 ~wire 0 63 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N46 ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N47 ~wire 0 65 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N48 ~wire 0 66 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal N50 ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downButton_IBUF_27 ~wire 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal loadButton_IBUF_29 ~wire 0 69 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal resetButton_IBUF_31 ~wire 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal switches_0_IBUF_36 ~wire 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal switches_1_IBUF_37 ~wire 0 72 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal switches_2_IBUF_38 ~wire 0 73 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal switches_3_IBUF_39 ~wire 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal systemClock_BUFGP_41 ~wire 0 75 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[0].uitff/nq \ ~wire 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[0].uitff/q_43 \ ~wire 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[10].uitff/nq \ ~wire 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[10].uitff/q_45 \ ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[11].uitff/nq \ ~wire 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[11].uitff/q_47 \ ~wire 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[12].uitff/nq \ ~wire 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[12].uitff/q_49 \ ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[13].uitff/nq \ ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[13].uitff/q_51 \ ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[14].uitff/nq \ ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[14].uitff/q_53 \ ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[15].uitff/nq \ ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[15].uitff/q_55 \ ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[16].uitff/nq \ ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[16].uitff/q_57 \ ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[17].uitff/nq \ ~wire 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[17].uitff/q_59 \ ~wire 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/nq \ ~wire 0 94 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \ ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[1].uitff/nq \ ~wire 0 96 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[1].uitff/q_63 \ ~wire 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[2].uitff/nq \ ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[2].uitff/q_65 \ ~wire 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[3].uitff/nq \ ~wire 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[3].uitff/q_67 \ ~wire 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[4].uitff/nq \ ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[4].uitff/q_69 \ ~wire 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[5].uitff/nq \ ~wire 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[5].uitff/q_71 \ ~wire 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[6].uitff/nq \ ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[6].uitff/q_73 \ ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[7].uitff/nq \ ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[7].uitff/q_75 \ ~wire 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[8].uitff/nq \ ~wire 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[8].uitff/q_77 \ ~wire 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[9].uitff/nq \ ~wire 0 112 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/sizeMinusOneFlipFlops[9].uitff/q_79 \ ~wire 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/u0tff/nq \ ~wire 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u1rs/u1rc/u0tff/q_81 \ ~wire 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u3bpd/state_mux0000<0>1 \ ~wire 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/Mcount_counter1 \ ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/Mcount_counter10 \ ~wire 0 118 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/Mcount_counter4 \ ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/Mcount_counter7 \ ~wire 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/Mcount_counter_xor<1>1 \ ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/Mcount_counter_xor<1>11_111 \ ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/counter_not0001 \ ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/state_FSM_ClkEn_inv \ ~wire 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/state_FSM_FFd1_118 \ ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/state_FSM_FFd1-In \ ~wire 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/state_FSM_FFd2_120 \ ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/state_FSM_FFd2-In \ ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 129 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upButton_IBUF_124 ~wire 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 131 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal \u2bpd/state \ ~[5:0]wire~ 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u2bpd/state_mux0000 \ ~[5:0]wire~ 0 132 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u3bpd/state \ ~[5:0]wire~ 0 133 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:1]wire~ 0 134 (_array ~wire ((_downto (i 5) (i 1))))))
		(_signal (_internal \u3bpd/state_mux0000 \ ~[5:1]wire~ 0 134 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \u4udc/counter \ ~[3:0]wire~ 0 135 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation XST_VCC 0 136 (_entity .  VCC)
		(_port
			((P) (N1))
		)
	)
	(_instantiation \u4udc/state_FSM_FFd2 \ 0 139 (_entity .  FDCE)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((CE) (\u4udc/state_FSM_ClkEn_inv \))
			((CLR) (resetButton_IBUF_31))
			((D) (\u4udc/state_FSM_FFd2-In \))
			((Q) (\u4udc/state_FSM_FFd2_120 \))
		)
	)
	(_instantiation \u4udc/state_FSM_FFd1 \ 0 146 (_entity .  FDCE)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((CE) (\u4udc/state_FSM_ClkEn_inv \))
			((CLR) (resetButton_IBUF_31))
			((D) (\u4udc/state_FSM_FFd1-In \))
			((Q) (\u4udc/state_FSM_FFd1_118 \))
		)
	)
	(_instantiation \u4udc/counter_0 \ 0 153 (_entity .  FDCE)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((CE) (\u4udc/counter_not0001 \))
			((CLR) (resetButton_IBUF_31))
			((D) (\u4udc/Mcount_counter1 \))
			((Q) (\u4udc/counter \(0)))
		)
	)
	(_instantiation \u4udc/counter_1 \ 0 160 (_entity .  FDCE)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((CE) (\u4udc/counter_not0001 \))
			((CLR) (resetButton_IBUF_31))
			((D) (\u4udc/Mcount_counter4 \))
			((Q) (\u4udc/counter \(1)))
		)
	)
	(_instantiation \u4udc/counter_2 \ 0 167 (_entity .  FDCE)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((CE) (\u4udc/counter_not0001 \))
			((CLR) (resetButton_IBUF_31))
			((D) (\u4udc/Mcount_counter7 \))
			((Q) (\u4udc/counter \(2)))
		)
	)
	(_instantiation \u4udc/counter_3 \ 0 174 (_entity .  FDCE)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((CE) (\u4udc/counter_not0001 \))
			((CLR) (resetButton_IBUF_31))
			((D) (\u4udc/Mcount_counter10 \))
			((Q) (\u4udc/counter \(3)))
		)
	)
	(_instantiation \u3bpd/state_4 \ 0 181 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u3bpd/state_mux0000 \(1)))
			((Q) (\u3bpd/state \(4)))
		)
	)
	(_instantiation \u3bpd/state_3 \ 0 186 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u3bpd/state_mux0000 \(2)))
			((Q) (\u3bpd/state \(3)))
		)
	)
	(_instantiation \u3bpd/state_2 \ 0 191 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u3bpd/state_mux0000 \(3)))
			((Q) (\u3bpd/state \(2)))
		)
	)
	(_instantiation \u3bpd/state_1 \ 0 196 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u3bpd/state_mux0000 \(4)))
			((Q) (\u3bpd/state \(1)))
		)
	)
	(_instantiation \u3bpd/state_0 \ 0 201 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u3bpd/state_mux0000 \(5)))
			((Q) (\u3bpd/state \(0)))
		)
	)
	(_instantiation \u2bpd/state_5 \ 0 206 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u2bpd/state_mux0000 \(0)))
			((Q) (\u2bpd/state \(5)))
		)
	)
	(_instantiation \u2bpd/state_4 \ 0 211 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u2bpd/state_mux0000 \(1)))
			((Q) (\u2bpd/state \(4)))
		)
	)
	(_instantiation \u2bpd/state_3 \ 0 216 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u2bpd/state_mux0000 \(2)))
			((Q) (\u2bpd/state \(3)))
		)
	)
	(_instantiation \u2bpd/state_2 \ 0 221 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u2bpd/state_mux0000 \(3)))
			((Q) (\u2bpd/state \(2)))
		)
	)
	(_instantiation \u2bpd/state_1 \ 0 226 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u2bpd/state_mux0000 \(4)))
			((Q) (\u2bpd/state \(1)))
		)
	)
	(_instantiation \u2bpd/state_0 \ 0 231 (_entity .  FD)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u2bpd/state_mux0000 \(5)))
			((Q) (\u2bpd/state \(0)))
		)
	)
	(_instantiation \u1rs/u1rc/u0tff/q \ 0 236 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (systemClock_BUFGP_41))
			((CE) (N1))
			((D) (\u1rs/u1rc/u0tff/nq \))
			((Q) (\u1rs/u1rc/u0tff/q_81 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[0].uitff/q \ 0 244 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/u0tff/q_81 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[0].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[0].uitff/q_43 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[1].uitff/q \ 0 252 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[0].uitff/q_43 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[1].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[1].uitff/q_63 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[2].uitff/q \ 0 260 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[1].uitff/q_63 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[2].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[2].uitff/q_65 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[3].uitff/q \ 0 268 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[2].uitff/q_65 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[3].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[3].uitff/q_67 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[4].uitff/q \ 0 276 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[3].uitff/q_67 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[4].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[4].uitff/q_69 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[5].uitff/q \ 0 284 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[4].uitff/q_69 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[5].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[5].uitff/q_71 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[6].uitff/q \ 0 292 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[5].uitff/q_71 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[6].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[6].uitff/q_73 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[7].uitff/q \ 0 300 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[6].uitff/q_73 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[7].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[7].uitff/q_75 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[8].uitff/q \ 0 308 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[7].uitff/q_75 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[8].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[8].uitff/q_77 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[9].uitff/q \ 0 316 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[8].uitff/q_77 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[9].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[9].uitff/q_79 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[10].uitff/q \ 0 324 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[9].uitff/q_79 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[10].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[10].uitff/q_45 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[11].uitff/q \ 0 332 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[10].uitff/q_45 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[11].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[11].uitff/q_47 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[12].uitff/q \ 0 340 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[11].uitff/q_47 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[12].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[12].uitff/q_49 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[13].uitff/q \ 0 348 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[12].uitff/q_49 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[13].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[13].uitff/q_51 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[14].uitff/q \ 0 356 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[13].uitff/q_51 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[14].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[14].uitff/q_53 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[15].uitff/q \ 0 364 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[14].uitff/q_53 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[15].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[15].uitff/q_55 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[16].uitff/q \ 0 372 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[15].uitff/q_55 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[16].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[16].uitff/q_57 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[17].uitff/q \ 0 380 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[16].uitff/q_57 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[17].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[17].uitff/q_59 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q \ 0 388 (_entity .  FDE_1)
		(_generic
			((INIT) (_constant \1'b0\))
		)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[17].uitff/q_59 \))
			((CE) (N1))
			((D) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/nq \))
			((Q) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
		)
		(_delay (0.000000))
	)
	(_instantiation \u4udc/state_FSM_FFd2-In1 \ 0 396 (_entity .  LUT3)
		(_generic
			((INIT) (_constant \8'h54\))
		)
		(_port
			((I0) (\u4udc/state_FSM_FFd2_120 \))
			((I1) (\u3bpd/state \(4)))
			((I2) (\u2bpd/state \(4)))
			((O) (\u4udc/state_FSM_FFd2-In \))
		)
		(_delay (84.000000))
	)
	(_instantiation \u4udc/state_FSM_FFd1-In1 \ 0 404 (_entity .  LUT3)
		(_generic
			((INIT) (_constant \8'h04\))
		)
		(_port
			((I0) (\u2bpd/state \(4)))
			((I1) (\u3bpd/state \(4)))
			((I2) (\u4udc/state_FSM_FFd2_120 \))
			((O) (\u4udc/state_FSM_FFd1-In \))
		)
		(_delay (4.000000))
	)
	(_instantiation \u4udc/Mcount_counter_xor<0>11 \ 0 412 (_entity .  LUT3)
		(_generic
			((INIT) (_constant \8'hB1\))
		)
		(_port
			((I0) (loadButton_IBUF_29))
			((I1) (\u4udc/counter \(0)))
			((I2) (switches_0_IBUF_36))
			((O) (\u4udc/Mcount_counter1 \))
		)
		(_delay (177.000000))
	)
	(_instantiation \u3bpd/state_mux0000<4>1 \ 0 420 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hE8A8\))
		)
		(_port
			((I0) (\u3bpd/state \(0)))
			((I1) (downButton_IBUF_27))
			((I2) (\u3bpd/state \(1)))
			((I3) (\u3bpd/state \(5)))
			((O) (\u3bpd/state_mux0000 \(4)))
		)
		(_delay (59560.000000))
	)
	(_instantiation \u4udc/counter_not00011 \ 0 429 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hFF54\))
		)
		(_port
			((I0) (\u4udc/state_FSM_FFd2_120 \))
			((I1) (\u3bpd/state \(4)))
			((I2) (\u2bpd/state \(4)))
			((I3) (loadButton_IBUF_29))
			((O) (\u4udc/counter_not0001 \))
		)
		(_delay (65364.000000))
	)
	(_instantiation \u4udc/Mcount_counter_xor<2>12 \ 0 438 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hEB41\))
		)
		(_port
			((I0) (loadButton_IBUF_29))
			((I1) (\u4udc/counter \(2)))
			((I2) (N11))
			((I3) (switches_2_IBUF_38))
			((O) (\u4udc/Mcount_counter7 \))
		)
		(_delay (60225.000000))
	)
	(_instantiation \u3bpd/state_mux0000<3> \ 0 447 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hEC20\))
		)
		(_port
			((I0) (\u3bpd/state \(0)))
			((I1) (downButton_IBUF_27))
			((I2) (\u3bpd/state \(2)))
			((I3) (N111))
			((O) (\u3bpd/state_mux0000 \(3)))
		)
		(_delay (60448.000000))
	)
	(_instantiation \u3bpd/state_mux0000<2> \ 0 456 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hEC20\))
		)
		(_port
			((I0) (\u3bpd/state \(0)))
			((I1) (downButton_IBUF_27))
			((I2) (\u3bpd/state \(3)))
			((I3) (N13))
			((O) (\u3bpd/state_mux0000 \(2)))
		)
		(_delay (60448.000000))
	)
	(_instantiation \u3bpd/state_mux0000<1> \ 0 465 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hEC20\))
		)
		(_port
			((I0) (\u3bpd/state \(0)))
			((I1) (downButton_IBUF_27))
			((I2) (\u3bpd/state \(4)))
			((I3) (N15))
			((O) (\u3bpd/state_mux0000 \(1)))
		)
		(_delay (60448.000000))
	)
	(_instantiation \u3bpd/state_mux0000<5> \ 0 474 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hBB23\))
		)
		(_port
			((I0) (\u3bpd/state \(5)))
			((I1) (downButton_IBUF_27))
			((I2) (N17))
			((I3) (\u3bpd/state \(0)))
			((O) (\u3bpd/state_mux0000 \(5)))
		)
		(_delay (47907.000000))
	)
	(_instantiation \u2bpd/state_mux0000<3>_SW1 \ 0 483 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hFAD8\))
		)
		(_port
			((I0) (upButton_IBUF_124))
			((I1) (\u2bpd/state \(1)))
			((I2) (\u2bpd/state \(0)))
			((I3) (\u2bpd/state \(5)))
			((O) (N27))
		)
		(_delay (64216.000000))
	)
	(_instantiation \u2bpd/state_mux0000<2>_SW1 \ 0 492 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hFAD8\))
		)
		(_port
			((I0) (upButton_IBUF_124))
			((I1) (\u2bpd/state \(2)))
			((I2) (\u2bpd/state \(0)))
			((I3) (\u2bpd/state \(5)))
			((O) (N30))
		)
		(_delay (64216.000000))
	)
	(_instantiation \u4udc/Mcount_counter_xor<3>1 \ 0 501 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hB88B\))
		)
		(_port
			((I0) (switches_3_IBUF_39))
			((I1) (loadButton_IBUF_29))
			((I2) (\u4udc/counter \(3)))
			((I3) (N32))
			((O) (\u4udc/Mcount_counter10 \))
		)
		(_delay (47243.000000))
	)
	(_instantiation \u2bpd/state_mux0000<5>_SW0 \ 0 510 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hFFFE\))
		)
		(_port
			((I0) (\u2bpd/state \(5)))
			((I1) (\u2bpd/state \(2)))
			((I2) (\u2bpd/state \(0)))
			((I3) (\u2bpd/state \(1)))
			((O) (N34))
		)
		(_delay (65534.000000))
	)
	(_instantiation \u2bpd/state_mux0000<5> \ 0 519 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hFE32\))
		)
		(_port
			((I0) (\u2bpd/state \(3)))
			((I1) (upButton_IBUF_124))
			((I2) (N34))
			((I3) (N35))
			((O) (\u2bpd/state_mux0000 \(5)))
		)
		(_delay (65074.000000))
	)
	(_instantiation downButton_IBUF 0 528 (_entity .  IBUF)
		(_port
			((I) (downButton))
			((O) (downButton_IBUF_27))
		)
	)
	(_instantiation loadButton_IBUF 0 532 (_entity .  IBUF)
		(_port
			((I) (loadButton))
			((O) (loadButton_IBUF_29))
		)
	)
	(_instantiation upButton_IBUF 0 536 (_entity .  IBUF)
		(_port
			((I) (upButton))
			((O) (upButton_IBUF_124))
		)
	)
	(_instantiation resetButton_IBUF 0 540 (_entity .  IBUF)
		(_port
			((I) (resetButton))
			((O) (resetButton_IBUF_31))
		)
	)
	(_instantiation switches_3_IBUF 0 544 (_entity .  IBUF)
		(_port
			((I) (switches(3)))
			((O) (switches_3_IBUF_39))
		)
	)
	(_instantiation switches_2_IBUF 0 548 (_entity .  IBUF)
		(_port
			((I) (switches(2)))
			((O) (switches_2_IBUF_38))
		)
	)
	(_instantiation switches_1_IBUF 0 552 (_entity .  IBUF)
		(_port
			((I) (switches(1)))
			((O) (switches_1_IBUF_37))
		)
	)
	(_instantiation switches_0_IBUF 0 556 (_entity .  IBUF)
		(_port
			((I) (switches(0)))
			((O) (switches_0_IBUF_36))
		)
	)
	(_instantiation counter_3_OBUF 0 560 (_entity .  OBUF)
		(_port
			((I) (\u4udc/counter \(3)))
			((O) (counter(3)))
		)
	)
	(_instantiation counter_2_OBUF 0 564 (_entity .  OBUF)
		(_port
			((I) (\u4udc/counter \(2)))
			((O) (counter(2)))
		)
	)
	(_instantiation counter_1_OBUF 0 568 (_entity .  OBUF)
		(_port
			((I) (\u4udc/counter \(1)))
			((O) (counter(1)))
		)
	)
	(_instantiation counter_0_OBUF 0 572 (_entity .  OBUF)
		(_port
			((I) (\u4udc/counter \(0)))
			((O) (counter(0)))
		)
	)
	(_instantiation \u3bpd/state_5 \ 0 576 (_entity .  FDS)
		(_port
			((C) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((D) (\u3bpd/state_mux0000<0>1 \))
			((S) (\u3bpd/state \(4)))
			((Q) (\u3bpd/state \(5)))
		)
	)
	(_instantiation \u3bpd/state_mux0000<0>11 \ 0 582 (_entity .  LUT3)
		(_generic
			((INIT) (_constant \8'hA8\))
		)
		(_port
			((I0) (\u3bpd/state \(5)))
			((I1) (downButton_IBUF_27))
			((I2) (\u3bpd/state \(0)))
			((O) (\u3bpd/state_mux0000<0>1 \))
		)
		(_delay (168.000000))
	)
	(_instantiation \u2bpd/state_mux0000<4>_SW0_SW0 \ 0 590 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hE8A8\))
		)
		(_port
			((I0) (\u2bpd/state \(0)))
			((I1) (upButton_IBUF_124))
			((I2) (\u2bpd/state \(1)))
			((I3) (\u2bpd/state \(5)))
			((O) (N37))
		)
		(_delay (59560.000000))
	)
	(_instantiation \u2bpd/state_mux0000<4>_SW0_SW1 \ 0 599 (_entity .  LUT3)
		(_generic
			((INIT) (_constant \8'hEA\))
		)
		(_port
			((I0) (\u2bpd/state \(1)))
			((I1) (\u2bpd/state \(0)))
			((I2) (upButton_IBUF_124))
			((O) (N38))
		)
		(_delay (234.000000))
	)
	(_instantiation \u2bpd/state_mux0000<4> \ 0 607 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hFD08\))
		)
		(_port
			((I0) (\u2bpd/state \(4)))
			((I1) (N38))
			((I2) (N50))
			((I3) (N37))
			((O) (\u2bpd/state_mux0000 \(4)))
		)
		(_delay (64776.000000))
	)
	(_instantiation \u2bpd/state_mux0000<1>_SW2 \ 0 616 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hEF00\))
		)
		(_port
			((I0) (\u4udc/state_FSM_FFd1_118 \))
			((I1) (\u2bpd/state \(0)))
			((I2) (\u4udc/state_FSM_FFd2_120 \))
			((I3) (\u2bpd/state \(4)))
			((O) (N40))
		)
		(_delay (61184.000000))
	)
	(_instantiation \u2bpd/state_mux0000<1> \ 0 625 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hFBC8\))
		)
		(_port
			((I0) (\u2bpd/state \(3)))
			((I1) (upButton_IBUF_124))
			((I2) (N41))
			((I3) (N40))
			((O) (\u2bpd/state_mux0000 \(1)))
		)
		(_delay (64456.000000))
	)
	(_instantiation \u2bpd/state_mux0000<0> \ 0 634 (_entity .  MUXF5)
		(_port
			((I0) (N43))
			((I1) (N44))
			((S) (\u2bpd/state \(4)))
			((O) (\u2bpd/state_mux0000 \(0)))
		)
	)
	(_instantiation \u2bpd/state_mux0000<0>_F \ 0 640 (_entity .  LUT3)
		(_generic
			((INIT) (_constant \8'hA8\))
		)
		(_port
			((I0) (\u2bpd/state \(5)))
			((I1) (\u2bpd/state \(0)))
			((I2) (upButton_IBUF_124))
			((O) (N43))
		)
		(_delay (168.000000))
	)
	(_instantiation \u2bpd/state_mux0000<0>_G \ 0 648 (_entity .  LUT3)
		(_generic
			((INIT) (_constant \8'hAE\))
		)
		(_port
			((I0) (\u2bpd/state \(5)))
			((I1) (\u4udc/state_FSM_FFd2_120 \))
			((I2) (\u4udc/state_FSM_FFd1_118 \))
			((O) (N44))
		)
		(_delay (174.000000))
	)
	(_instantiation \u2bpd/state_mux0000<3> \ 0 656 (_entity .  MUXF5)
		(_port
			((I0) (N45))
			((I1) (N46))
			((S) (\u2bpd/state \(2)))
			((O) (\u2bpd/state_mux0000 \(3)))
		)
	)
	(_instantiation \u2bpd/state_mux0000<3>_F \ 0 662 (_entity .  LUT2)
		(_generic
			((INIT) (_constant \4'h8\))
		)
		(_port
			((I0) (\u2bpd/state \(1)))
			((I1) (upButton_IBUF_124))
			((O) (N45))
		)
		(_delay (8.000000))
	)
	(_instantiation \u2bpd/state_mux0000<3>_G \ 0 669 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hFAF2\))
		)
		(_port
			((I0) (\u2bpd/state \(4)))
			((I1) (\u4udc/state_FSM_FFd2_120 \))
			((I2) (N27))
			((I3) (\u4udc/state_FSM_FFd1_118 \))
			((O) (N46))
		)
		(_delay (64242.000000))
	)
	(_instantiation \u2bpd/state_mux0000<2> \ 0 678 (_entity .  MUXF5)
		(_port
			((I0) (N47))
			((I1) (N48))
			((S) (\u2bpd/state \(3)))
			((O) (\u2bpd/state_mux0000 \(2)))
		)
	)
	(_instantiation \u2bpd/state_mux0000<2>_F \ 0 684 (_entity .  LUT2)
		(_generic
			((INIT) (_constant \4'h8\))
		)
		(_port
			((I0) (\u2bpd/state \(2)))
			((I1) (upButton_IBUF_124))
			((O) (N47))
		)
		(_delay (8.000000))
	)
	(_instantiation \u2bpd/state_mux0000<2>_G \ 0 691 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hFAF2\))
		)
		(_port
			((I0) (\u2bpd/state \(4)))
			((I1) (\u4udc/state_FSM_FFd2_120 \))
			((I2) (N30))
			((I3) (\u4udc/state_FSM_FFd1_118 \))
			((O) (N48))
		)
		(_delay (64242.000000))
	)
	(_instantiation systemClock_BUFGP 0 700 (_entity .  BUFGP)
		(_port
			((I) (systemClock))
			((O) (systemClock_BUFGP_41))
		)
	)
	(_instantiation \u4udc/state_FSM_ClkEn_inv1_INV_0 \ 0 704 (_entity .  INV)
		(_port
			((I) (loadButton_IBUF_29))
			((O) (\u4udc/state_FSM_ClkEn_inv \))
		)
	)
	(_instantiation \u1rs/u1rc/u0tff/nq1_INV_0 \ 0 708 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/u0tff/q_81 \))
			((O) (\u1rs/u1rc/u0tff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[9].uitff/nq1_INV_0 \ 0 712 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[9].uitff/q_79 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[9].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[8].uitff/nq1_INV_0 \ 0 716 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[8].uitff/q_77 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[8].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[7].uitff/nq1_INV_0 \ 0 720 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[7].uitff/q_75 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[7].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[6].uitff/nq1_INV_0 \ 0 724 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[6].uitff/q_73 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[6].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[5].uitff/nq1_INV_0 \ 0 728 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[5].uitff/q_71 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[5].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[4].uitff/nq1_INV_0 \ 0 732 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[4].uitff/q_69 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[4].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[3].uitff/nq1_INV_0 \ 0 736 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[3].uitff/q_67 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[3].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[2].uitff/nq1_INV_0 \ 0 740 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[2].uitff/q_65 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[2].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[1].uitff/nq1_INV_0 \ 0 744 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[1].uitff/q_63 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[1].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/nq1_INV_0 \ 0 748 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/q_61 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[18].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[17].uitff/nq1_INV_0 \ 0 752 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[17].uitff/q_59 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[17].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[16].uitff/nq1_INV_0 \ 0 756 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[16].uitff/q_57 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[16].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[15].uitff/nq1_INV_0 \ 0 760 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[15].uitff/q_55 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[15].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[14].uitff/nq1_INV_0 \ 0 764 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[14].uitff/q_53 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[14].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[13].uitff/nq1_INV_0 \ 0 768 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[13].uitff/q_51 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[13].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[12].uitff/nq1_INV_0 \ 0 772 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[12].uitff/q_49 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[12].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[11].uitff/nq1_INV_0 \ 0 776 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[11].uitff/q_47 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[11].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[10].uitff/nq1_INV_0 \ 0 780 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[10].uitff/q_45 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[10].uitff/nq \))
		)
	)
	(_instantiation \u1rs/u1rc/sizeMinusOneFlipFlops[0].uitff/nq1_INV_0 \ 0 784 (_entity .  INV)
		(_port
			((I) (\u1rs/u1rc/sizeMinusOneFlipFlops[0].uitff/q_43 \))
			((O) (\u1rs/u1rc/sizeMinusOneFlipFlops[0].uitff/nq \))
		)
	)
	(_instantiation \u4udc/Mcount_counter_xor<1>11 \ 0 788 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hBE14\))
		)
		(_port
			((I0) (loadButton_IBUF_29))
			((I1) (\u4udc/counter \(0)))
			((I2) (\u2bpd/state \(4)))
			((I3) (switches_1_IBUF_37))
			((O) (\u4udc/Mcount_counter_xor<1>1 \))
		)
		(_delay (48660.000000))
	)
	(_instantiation \u4udc/Mcount_counter_xor<1>12 \ 0 797 (_entity .  LUT4)
		(_generic
			((INIT) (_constant \16'hEB41\))
		)
		(_port
			((I0) (loadButton_IBUF_29))
			((I1) (\u4udc/counter \(0)))
			((I2) (\u2bpd/state \(4)))
			((I3) (switches_1_IBUF_37))
			((O) (\u4udc/Mcount_counter_xor<1>11_111 \))
		)
		(_delay (60225.000000))
	)
	(_instantiation \u4udc/Mcount_counter_xor<1>1_f5 \ 0 806 (_entity .  MUXF5)
		(_port
			((I0) (\u4udc/Mcount_counter_xor<1>11_111 \))
			((I1) (\u4udc/Mcount_counter_xor<1>1 \))
			((S) (\u4udc/counter \(1)))
			((O) (\u4udc/Mcount_counter4 \))
		)
	)
	(_instantiation \u3bpd/state_mux0000<3>_SW0 \ 0 812 (_entity .  LUT3_L)
		(_generic
			((INIT) (_constant \8'hEA\))
		)
		(_port
			((I0) (\u3bpd/state \(1)))
			((I1) (\u3bpd/state \(2)))
			((I2) (\u3bpd/state \(5)))
			((LO) (N111))
		)
		(_delay (234.000000))
	)
	(_instantiation \u3bpd/state_mux0000<2>_SW0 \ 0 820 (_entity .  LUT3_L)
		(_generic
			((INIT) (_constant \8'hEA\))
		)
		(_port
			((I0) (\u3bpd/state \(2)))
			((I1) (\u3bpd/state \(3)))
			((I2) (\u3bpd/state \(5)))
			((LO) (N13))
		)
		(_delay (234.000000))
	)
	(_instantiation \u3bpd/state_mux0000<1>_SW0 \ 0 828 (_entity .  LUT3_L)
		(_generic
			((INIT) (_constant \8'hEA\))
		)
		(_port
			((I0) (\u3bpd/state \(3)))
			((I1) (\u3bpd/state \(5)))
			((I2) (\u3bpd/state \(4)))
			((LO) (N15))
		)
		(_delay (234.000000))
	)
	(_instantiation \u3bpd/state_mux0000<5>_SW0 \ 0 836 (_entity .  LUT3_L)
		(_generic
			((INIT) (_constant \8'h01\))
		)
		(_port
			((I0) (\u3bpd/state \(3)))
			((I1) (\u3bpd/state \(2)))
			((I2) (\u3bpd/state \(1)))
			((LO) (N17))
		)
		(_delay (1.000000))
	)
	(_instantiation \u4udc/state_FSM_Out11 \ 0 844 (_entity .  LUT2_D)
		(_generic
			((INIT) (_constant \4'h4\))
		)
		(_port
			((I0) (\u4udc/state_FSM_FFd1_118 \))
			((I1) (\u4udc/state_FSM_FFd2_120 \))
			((LO) (N50))
			((O) (upAck))
		)
		(_delay (4.000000))
	)
	(_instantiation \u4udc/Mcount_counter_xor<2>111 \ 0 852 (_entity .  LUT3_L)
		(_generic
			((INIT) (_constant \8'h7E\))
		)
		(_port
			((I0) (\u4udc/counter \(0)))
			((I1) (\u4udc/counter \(1)))
			((I2) (\u2bpd/state \(4)))
			((LO) (N11))
		)
		(_delay (126.000000))
	)
	(_instantiation \u2bpd/state_mux0000<5>_SW1 \ 0 860 (_entity .  LUT4_L)
		(_generic
			((INIT) (_constant \16'h88C8\))
		)
		(_port
			((I0) (\u2bpd/state \(5)))
			((I1) (\u2bpd/state \(0)))
			((I2) (\u2bpd/state \(4)))
			((I3) (upAck))
			((LO) (N35))
		)
		(_delay (35016.000000))
	)
	(_instantiation \u4udc/Mcount_counter_xor<3>1_SW0 \ 0 869 (_entity .  LUT4_L)
		(_generic
			((INIT) (_constant \16'h7FFE\))
		)
		(_port
			((I0) (\u4udc/counter \(2)))
			((I1) (\u4udc/counter \(1)))
			((I2) (\u4udc/counter \(0)))
			((I3) (\u2bpd/state \(4)))
			((LO) (N32))
		)
		(_delay (32766.000000))
	)
	(_instantiation \u2bpd/state_mux0000<1>_SW3 \ 0 878 (_entity .  LUT4_L)
		(_generic
			((INIT) (_constant \16'hEF00\))
		)
		(_port
			((I0) (\u4udc/state_FSM_FFd1_118 \))
			((I1) (\u2bpd/state \(5)))
			((I2) (\u4udc/state_FSM_FFd2_120 \))
			((I3) (\u2bpd/state \(4)))
			((LO) (N41))
		)
		(_delay (61184.000000))
	)
	(_model . FourBitCounterWithLoad 1 -1)

)
V 000045 55 5137          1330564150777 glbl
(_unit VERILOG 6.743.6.418 (glbl 0 892 (glbl 0 892 ))
	(_version v38)
	(_time 1330564150659 2012.02.29 17:09:10)
	(_source (\./../synthesis/fourbitcounterwithload.v\ VERILOG (\./../synthesis/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_entity
		(_time 1330564150659)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 894 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal ROC_WIDTH ~vector~0 0 894 \100000\ (_entity -1 (_code  6))))
		(_type (_internal ~vector~1 0 895 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal TOC_WIDTH ~vector~1 0 895 \0\ (_entity -1 (_code  7))))
		(_signal (_internal GSR ~wire 0 897 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal GTS ~wire 0 898 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PRLD ~wire 0 899 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal GSR_int ~reg 0 901 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GTS_int ~reg 0 902 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PRLD_int ~reg 0 903 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal JTAG_TDO_GLBL ~wire 0 906 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_TCK_GLBL ~wire 0 907 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_TDI_GLBL ~wire 0 908 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_TMS_GLBL ~wire 0 909 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_TRST_GLBL ~wire 0 910 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal JTAG_CAPTURE_GLBL ~reg 0 912 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_RESET_GLBL ~reg 0 913 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SHIFT_GLBL ~reg 0 914 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_UPDATE_GLBL ~reg 0 915 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SEL1_GLBL ~reg 0 917 (_architecture (_uni (_constant \0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SEL2_GLBL ~reg 0 918 (_architecture (_uni (_constant \0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SEL3_GLBL ~reg 0 919 (_architecture (_uni (_constant \0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_SEL4_GLBL ~reg 0 920 (_architecture (_uni (_constant \0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_USER_TDO1_GLBL ~reg 0 922 (_architecture (_uni (_constant \1'bz\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_USER_TDO2_GLBL ~reg 0 923 (_architecture (_uni (_constant \1'bz\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_USER_TDO3_GLBL ~reg 0 924 (_architecture (_uni (_constant \1'bz\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal JTAG_USER_TDO4_GLBL ~reg 0 925 (_architecture (_uni (_constant \1'bz\) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#927_0 (_architecture 0 0 927 (_process (_simple)
				(_target(0))
				(_sensitivity(3))
(_strength weak1 weak0)			)))
			(#ASSIGN#928_1 (_architecture 1 0 928 (_process (_simple)
				(_target(1))
				(_sensitivity(4))
(_strength weak1 weak0)			)))
			(#ASSIGN#929_2 (_architecture 2 0 929 (_process (_simple)
				(_target(2))
				(_sensitivity(5))
(_strength weak1 weak0)			)))
			(#INITIAL#931_3 (_architecture 3 0 931 (_process 
				(_target(3)(5))
			)))
			(#INITIAL#939_4 (_architecture 4 0 939 (_process 
				(_target(4))
			)))
			(#INTERNAL#0_5 (_internal 5 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . glbl 8 -1)

)
