Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov  3 18:48:03 2021
| Host         : DESKTOP-Q4GMU0O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file counter5_1_timing_summary_routed.rpt -rpx counter5_1_timing_summary_routed.rpx
| Design       : counter5_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 24 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.922        0.000                      0                   48        0.185        0.000                      0                   48        3.000        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_5_1    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_5_1    {0.000 25.000}       50.000          20.000          
sys_clk_pin               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_5_1_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_5_1_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_5_1        194.922        0.000                      0                   48        0.503        0.000                      0                   48       13.360        0.000                       0                    26  
  clkfbout_clk_wiz_5_1                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_5_1_1      194.951        0.000                      0                   48        0.503        0.000                      0                   48       13.360        0.000                       0                    26  
  clkfbout_clk_wiz_5_1_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_5_1_1  clk_out1_clk_wiz_5_1        194.922        0.000                      0                   48        0.185        0.000                      0                   48  
clk_out1_clk_wiz_5_1    clk_out1_clk_wiz_5_1_1      194.922        0.000                      0                   48        0.185        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_5_1
  To Clock:  clk_out1_clk_wiz_5_1

Setup :            0  Failing Endpoints,  Worst Slack      194.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.922ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.054ns (24.473%)  route 3.253ns (75.527%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.934     3.491    U1/clear
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                194.922    

Slack (MET) :             194.922ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.054ns (24.473%)  route 3.253ns (75.527%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.934     3.491    U1/clear
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[21]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[21]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                194.922    

Slack (MET) :             194.922ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.054ns (24.473%)  route 3.253ns (75.527%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.934     3.491    U1/clear
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[22]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[22]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                194.922    

Slack (MET) :             194.922ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.054ns (24.473%)  route 3.253ns (75.527%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.934     3.491    U1/clear
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                194.922    

Slack (MET) :             195.061ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.054ns (25.285%)  route 3.114ns (74.715%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.795     3.353    U1/clear
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                195.061    

Slack (MET) :             195.061ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.054ns (25.285%)  route 3.114ns (74.715%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.795     3.353    U1/clear
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                195.061    

Slack (MET) :             195.061ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.054ns (25.285%)  route 3.114ns (74.715%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.795     3.353    U1/clear
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[18]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[18]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                195.061    

Slack (MET) :             195.061ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.054ns (25.285%)  route 3.114ns (74.715%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.795     3.353    U1/clear
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[19]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[19]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                195.061    

Slack (MET) :             195.190ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.054ns (26.109%)  route 2.983ns (73.891%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.664     3.221    U1/clear
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429   198.412    U1/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.412    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                195.190    

Slack (MET) :             195.190ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.054ns (26.109%)  route 2.983ns (73.891%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.664     3.221    U1/clear
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429   198.412    U1/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.412    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                195.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.256ns (42.120%)  route 0.352ns (57.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[0]/Q
                         net (fo=2, routed)           0.352    -0.069    U1/reg_state_reg[0]
    SLICE_X3Y89          LUT1 (Prop_lut1_I0_O)        0.045    -0.024 r  U1/reg_state[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.024    U1/reg_state[0]_i_8_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.046 r  U1/reg_state_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.046    U1/reg_state_reg[0]_i_2_n_7
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105    -0.457    U1/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.249ns (40.303%)  route 0.369ns (59.697%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.561    U1/clk_5
    SLICE_X3Y91          FDRE                                         r  U1/reg_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U1/reg_state_reg[11]/Q
                         net (fo=3, routed)           0.369    -0.051    U1/reg_state_reg[11]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.057 r  U1/reg_state_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.057    U1/reg_state_reg[8]_i_1_n_4
    SLICE_X3Y91          FDRE                                         r  U1/reg_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.876    -0.797    U1/clk_5
    SLICE_X3Y91          FDRE                                         r  U1/reg_state_reg[11]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105    -0.456    U1/reg_state_reg[11]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.252ns (40.311%)  route 0.373ns (59.689%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.561    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U1/reg_state_reg[14]/Q
                         net (fo=2, routed)           0.373    -0.047    U1/reg_state_reg[14]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.064 r  U1/reg_state_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.064    U1/reg_state_reg[12]_i_1_n_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.876    -0.797    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[14]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105    -0.456    U1/reg_state_reg[14]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.886%)  route 0.378ns (60.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.561    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           0.378    -0.042    U1/reg_state_reg[13]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.068 r  U1/reg_state_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.068    U1/reg_state_reg[12]_i_1_n_6
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.876    -0.797    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105    -0.456    U1/reg_state_reg[13]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.251ns (39.647%)  route 0.382ns (60.353%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  U1/reg_state_reg[1]/Q
                         net (fo=2, routed)           0.382    -0.039    U1/reg_state_reg[1]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.071 r  U1/reg_state_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.071    U1/reg_state_reg[0]_i_2_n_6
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105    -0.457    U1/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.256ns (40.194%)  route 0.381ns (59.806%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U1/reg_state_reg[20]/Q
                         net (fo=3, routed)           0.381    -0.038    U1/reg_state_reg[20]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.077 r  U1/reg_state_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.077    U1/reg_state_reg[20]_i_1_n_7
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.105    -0.455    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.249ns (39.048%)  route 0.389ns (60.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  U1/reg_state_reg[3]/Q
                         net (fo=2, routed)           0.389    -0.033    U1/reg_state_reg[3]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.075 r  U1/reg_state_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.075    U1/reg_state_reg[0]_i_2_n_4
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[3]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105    -0.457    U1/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.251ns (39.022%)  route 0.392ns (60.978%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U1/reg_state_reg[17]/Q
                         net (fo=3, routed)           0.392    -0.027    U1/reg_state_reg[17]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.083 r  U1/reg_state_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.083    U1/reg_state_reg[16]_i_1_n_6
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105    -0.455    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.249ns (38.687%)  route 0.395ns (61.313%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.561    U1/clk_5
    SLICE_X3Y90          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           0.395    -0.026    U1/reg_state_reg[7]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.082 r  U1/reg_state_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.082    U1/reg_state_reg[4]_i_1_n_4
    SLICE_X3Y90          FDRE                                         r  U1/reg_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.876    -0.797    U1/clk_5
    SLICE_X3Y90          FDRE                                         r  U1/reg_state_reg[7]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105    -0.456    U1/reg_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.249ns (37.881%)  route 0.408ns (62.119%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U1/reg_state_reg[23]/Q
                         net (fo=3, routed)           0.408    -0.011    U1/reg_state_reg[23]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.097 r  U1/reg_state_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.097    U1/reg_state_reg[20]_i_1_n_4
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.105    -0.455    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.552    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_5_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/UUT/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/UUT/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y89      U1/reg_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y91      U1/reg_state_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y91      U1/reg_state_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y92      U1/reg_state_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y92      U1/reg_state_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y92      U1/reg_state_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y92      U1/reg_state_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y93      U1/reg_state_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      U1/reg_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      U1/reg_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      U1/reg_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      U1/reg_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      U1/reg_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      U1/reg_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      U1/reg_state_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      U1/reg_state_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y91      U1/reg_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y91      U1/reg_state_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      U1/reg_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      U1/reg_state_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      U1/reg_state_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      U1/reg_state_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      U1/reg_state_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      U1/reg_state_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      U1/reg_state_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      U1/reg_state_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      U1/reg_state_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      U1/reg_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_5_1
  To Clock:  clkfbout_clk_wiz_5_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_5_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/UUT/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/UUT/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_5_1_1
  To Clock:  clk_out1_clk_wiz_5_1_1

Setup :            0  Failing Endpoints,  Worst Slack      194.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.951ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.054ns (24.473%)  route 3.253ns (75.527%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.934     3.491    U1/clear
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429   198.442    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                        198.442    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                194.951    

Slack (MET) :             194.951ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.054ns (24.473%)  route 3.253ns (75.527%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.934     3.491    U1/clear
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[21]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429   198.442    U1/reg_state_reg[21]
  -------------------------------------------------------------------
                         required time                        198.442    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                194.951    

Slack (MET) :             194.951ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.054ns (24.473%)  route 3.253ns (75.527%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.934     3.491    U1/clear
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[22]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429   198.442    U1/reg_state_reg[22]
  -------------------------------------------------------------------
                         required time                        198.442    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                194.951    

Slack (MET) :             194.951ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.054ns (24.473%)  route 3.253ns (75.527%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.934     3.491    U1/clear
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429   198.442    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                        198.442    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                194.951    

Slack (MET) :             195.089ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.054ns (25.285%)  route 3.114ns (74.715%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.795     3.353    U1/clear
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.442    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                        198.442    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                195.089    

Slack (MET) :             195.089ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.054ns (25.285%)  route 3.114ns (74.715%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.795     3.353    U1/clear
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.442    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                        198.442    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                195.089    

Slack (MET) :             195.089ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.054ns (25.285%)  route 3.114ns (74.715%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.795     3.353    U1/clear
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[18]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.442    U1/reg_state_reg[18]
  -------------------------------------------------------------------
                         required time                        198.442    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                195.089    

Slack (MET) :             195.089ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.054ns (25.285%)  route 3.114ns (74.715%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.795     3.353    U1/clear
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[19]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.442    U1/reg_state_reg[19]
  -------------------------------------------------------------------
                         required time                        198.442    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                195.089    

Slack (MET) :             195.219ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.054ns (26.109%)  route 2.983ns (73.891%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.664     3.221    U1/clear
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.289   198.869    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429   198.440    U1/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.440    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                195.219    

Slack (MET) :             195.219ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.054ns (26.109%)  route 2.983ns (73.891%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.664     3.221    U1/clear
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.289   198.869    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429   198.440    U1/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.440    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                195.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.256ns (42.120%)  route 0.352ns (57.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[0]/Q
                         net (fo=2, routed)           0.352    -0.069    U1/reg_state_reg[0]
    SLICE_X3Y89          LUT1 (Prop_lut1_I0_O)        0.045    -0.024 r  U1/reg_state[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.024    U1/reg_state[0]_i_8_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.046 r  U1/reg_state_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.046    U1/reg_state_reg[0]_i_2_n_7
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105    -0.457    U1/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.249ns (40.303%)  route 0.369ns (59.697%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.561    U1/clk_5
    SLICE_X3Y91          FDRE                                         r  U1/reg_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U1/reg_state_reg[11]/Q
                         net (fo=3, routed)           0.369    -0.051    U1/reg_state_reg[11]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.057 r  U1/reg_state_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.057    U1/reg_state_reg[8]_i_1_n_4
    SLICE_X3Y91          FDRE                                         r  U1/reg_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.876    -0.797    U1/clk_5
    SLICE_X3Y91          FDRE                                         r  U1/reg_state_reg[11]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105    -0.456    U1/reg_state_reg[11]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.252ns (40.311%)  route 0.373ns (59.689%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.561    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U1/reg_state_reg[14]/Q
                         net (fo=2, routed)           0.373    -0.047    U1/reg_state_reg[14]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.064 r  U1/reg_state_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.064    U1/reg_state_reg[12]_i_1_n_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.876    -0.797    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[14]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105    -0.456    U1/reg_state_reg[14]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.886%)  route 0.378ns (60.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.561    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           0.378    -0.042    U1/reg_state_reg[13]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.068 r  U1/reg_state_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.068    U1/reg_state_reg[12]_i_1_n_6
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.876    -0.797    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105    -0.456    U1/reg_state_reg[13]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.251ns (39.647%)  route 0.382ns (60.353%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  U1/reg_state_reg[1]/Q
                         net (fo=2, routed)           0.382    -0.039    U1/reg_state_reg[1]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.071 r  U1/reg_state_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.071    U1/reg_state_reg[0]_i_2_n_6
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105    -0.457    U1/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.256ns (40.194%)  route 0.381ns (59.806%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U1/reg_state_reg[20]/Q
                         net (fo=3, routed)           0.381    -0.038    U1/reg_state_reg[20]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.077 r  U1/reg_state_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.077    U1/reg_state_reg[20]_i_1_n_7
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.105    -0.455    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.249ns (39.048%)  route 0.389ns (60.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  U1/reg_state_reg[3]/Q
                         net (fo=2, routed)           0.389    -0.033    U1/reg_state_reg[3]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.075 r  U1/reg_state_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.075    U1/reg_state_reg[0]_i_2_n_4
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[3]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105    -0.457    U1/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.251ns (39.022%)  route 0.392ns (60.978%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U1/reg_state_reg[17]/Q
                         net (fo=3, routed)           0.392    -0.027    U1/reg_state_reg[17]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.083 r  U1/reg_state_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.083    U1/reg_state_reg[16]_i_1_n_6
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105    -0.455    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.249ns (38.687%)  route 0.395ns (61.313%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.561    U1/clk_5
    SLICE_X3Y90          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           0.395    -0.026    U1/reg_state_reg[7]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.082 r  U1/reg_state_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.082    U1/reg_state_reg[4]_i_1_n_4
    SLICE_X3Y90          FDRE                                         r  U1/reg_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.876    -0.797    U1/clk_5
    SLICE_X3Y90          FDRE                                         r  U1/reg_state_reg[7]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105    -0.456    U1/reg_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.249ns (37.881%)  route 0.408ns (62.119%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U1/reg_state_reg[23]/Q
                         net (fo=3, routed)           0.408    -0.011    U1/reg_state_reg[23]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.097 r  U1/reg_state_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.097    U1/reg_state_reg[20]_i_1_n_4
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.105    -0.455    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.552    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_5_1_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/UUT/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/UUT/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y89      U1/reg_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y91      U1/reg_state_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y91      U1/reg_state_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y92      U1/reg_state_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y92      U1/reg_state_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y92      U1/reg_state_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y92      U1/reg_state_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y93      U1/reg_state_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      U1/reg_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      U1/reg_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      U1/reg_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      U1/reg_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      U1/reg_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      U1/reg_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      U1/reg_state_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      U1/reg_state_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y91      U1/reg_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y91      U1/reg_state_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      U1/reg_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      U1/reg_state_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      U1/reg_state_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      U1/reg_state_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      U1/reg_state_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      U1/reg_state_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      U1/reg_state_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      U1/reg_state_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      U1/reg_state_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      U1/reg_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_5_1_1
  To Clock:  clkfbout_clk_wiz_5_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_5_1_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/UUT/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/UUT/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_5_1_1
  To Clock:  clk_out1_clk_wiz_5_1

Setup :            0  Failing Endpoints,  Worst Slack      194.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.922ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.054ns (24.473%)  route 3.253ns (75.527%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.934     3.491    U1/clear
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                194.922    

Slack (MET) :             194.922ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.054ns (24.473%)  route 3.253ns (75.527%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.934     3.491    U1/clear
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[21]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[21]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                194.922    

Slack (MET) :             194.922ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.054ns (24.473%)  route 3.253ns (75.527%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.934     3.491    U1/clear
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[22]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[22]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                194.922    

Slack (MET) :             194.922ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.054ns (24.473%)  route 3.253ns (75.527%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.934     3.491    U1/clear
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                194.922    

Slack (MET) :             195.061ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.054ns (25.285%)  route 3.114ns (74.715%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.795     3.353    U1/clear
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                195.061    

Slack (MET) :             195.061ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.054ns (25.285%)  route 3.114ns (74.715%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.795     3.353    U1/clear
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                195.061    

Slack (MET) :             195.061ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.054ns (25.285%)  route 3.114ns (74.715%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.795     3.353    U1/clear
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[18]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[18]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                195.061    

Slack (MET) :             195.061ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.054ns (25.285%)  route 3.114ns (74.715%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.795     3.353    U1/clear
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[19]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[19]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                195.061    

Slack (MET) :             195.190ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.054ns (26.109%)  route 2.983ns (73.891%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.664     3.221    U1/clear
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429   198.412    U1/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.412    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                195.190    

Slack (MET) :             195.190ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.054ns (26.109%)  route 2.983ns (73.891%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.664     3.221    U1/clear
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429   198.412    U1/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.412    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                195.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.256ns (42.120%)  route 0.352ns (57.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[0]/Q
                         net (fo=2, routed)           0.352    -0.069    U1/reg_state_reg[0]
    SLICE_X3Y89          LUT1 (Prop_lut1_I0_O)        0.045    -0.024 r  U1/reg_state[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.024    U1/reg_state[0]_i_8_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.046 r  U1/reg_state_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.046    U1/reg_state_reg[0]_i_2_n_7
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105    -0.140    U1/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.249ns (40.303%)  route 0.369ns (59.697%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.561    U1/clk_5
    SLICE_X3Y91          FDRE                                         r  U1/reg_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U1/reg_state_reg[11]/Q
                         net (fo=3, routed)           0.369    -0.051    U1/reg_state_reg[11]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.057 r  U1/reg_state_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.057    U1/reg_state_reg[8]_i_1_n_4
    SLICE_X3Y91          FDRE                                         r  U1/reg_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.876    -0.797    U1/clk_5
    SLICE_X3Y91          FDRE                                         r  U1/reg_state_reg[11]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105    -0.139    U1/reg_state_reg[11]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.252ns (40.311%)  route 0.373ns (59.689%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.561    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U1/reg_state_reg[14]/Q
                         net (fo=2, routed)           0.373    -0.047    U1/reg_state_reg[14]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.064 r  U1/reg_state_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.064    U1/reg_state_reg[12]_i_1_n_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.876    -0.797    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[14]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105    -0.139    U1/reg_state_reg[14]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.886%)  route 0.378ns (60.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.561    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           0.378    -0.042    U1/reg_state_reg[13]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.068 r  U1/reg_state_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.068    U1/reg_state_reg[12]_i_1_n_6
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.876    -0.797    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105    -0.139    U1/reg_state_reg[13]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.251ns (39.647%)  route 0.382ns (60.353%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  U1/reg_state_reg[1]/Q
                         net (fo=2, routed)           0.382    -0.039    U1/reg_state_reg[1]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.071 r  U1/reg_state_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.071    U1/reg_state_reg[0]_i_2_n_6
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105    -0.140    U1/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.256ns (40.194%)  route 0.381ns (59.806%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U1/reg_state_reg[20]/Q
                         net (fo=3, routed)           0.381    -0.038    U1/reg_state_reg[20]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.077 r  U1/reg_state_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.077    U1/reg_state_reg[20]_i_1_n_7
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.105    -0.138    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.249ns (39.048%)  route 0.389ns (60.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  U1/reg_state_reg[3]/Q
                         net (fo=2, routed)           0.389    -0.033    U1/reg_state_reg[3]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.075 r  U1/reg_state_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.075    U1/reg_state_reg[0]_i_2_n_4
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[3]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105    -0.140    U1/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.251ns (39.022%)  route 0.392ns (60.978%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U1/reg_state_reg[17]/Q
                         net (fo=3, routed)           0.392    -0.027    U1/reg_state_reg[17]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.083 r  U1/reg_state_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.083    U1/reg_state_reg[16]_i_1_n_6
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105    -0.138    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.249ns (38.687%)  route 0.395ns (61.313%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.561    U1/clk_5
    SLICE_X3Y90          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           0.395    -0.026    U1/reg_state_reg[7]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.082 r  U1/reg_state_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.082    U1/reg_state_reg[4]_i_1_n_4
    SLICE_X3Y90          FDRE                                         r  U1/reg_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.876    -0.797    U1/clk_5
    SLICE_X3Y90          FDRE                                         r  U1/reg_state_reg[7]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105    -0.139    U1/reg_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.249ns (37.881%)  route 0.408ns (62.119%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U1/reg_state_reg[23]/Q
                         net (fo=3, routed)           0.408    -0.011    U1/reg_state_reg[23]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.097 r  U1/reg_state_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.097    U1/reg_state_reg[20]_i_1_n_4
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.105    -0.138    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.235    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_5_1
  To Clock:  clk_out1_clk_wiz_5_1_1

Setup :            0  Failing Endpoints,  Worst Slack      194.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.922ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.054ns (24.473%)  route 3.253ns (75.527%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.934     3.491    U1/clear
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                194.922    

Slack (MET) :             194.922ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.054ns (24.473%)  route 3.253ns (75.527%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.934     3.491    U1/clear
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[21]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[21]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                194.922    

Slack (MET) :             194.922ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.054ns (24.473%)  route 3.253ns (75.527%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.934     3.491    U1/clear
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[22]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[22]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                194.922    

Slack (MET) :             194.922ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.054ns (24.473%)  route 3.253ns (75.527%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.934     3.491    U1/clear
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                194.922    

Slack (MET) :             195.061ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.054ns (25.285%)  route 3.114ns (74.715%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.795     3.353    U1/clear
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                195.061    

Slack (MET) :             195.061ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.054ns (25.285%)  route 3.114ns (74.715%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.795     3.353    U1/clear
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                195.061    

Slack (MET) :             195.061ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.054ns (25.285%)  route 3.114ns (74.715%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.795     3.353    U1/clear
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[18]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[18]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                195.061    

Slack (MET) :             195.061ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.054ns (25.285%)  route 3.114ns (74.715%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.795     3.353    U1/clear
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[19]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    U1/reg_state_reg[19]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                195.061    

Slack (MET) :             195.190ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.054ns (26.109%)  route 2.983ns (73.891%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.664     3.221    U1/clear
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429   198.412    U1/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.412    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                195.190    

Slack (MET) :             195.190ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.054ns (26.109%)  route 2.983ns (73.891%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.724    -0.816    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           1.705     1.345    U1/reg_state_reg[13]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.146     1.491 r  U1/reg_state[0]_i_10/O
                         net (fo=1, routed)           0.452     1.943    U1/reg_state[0]_i_10_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.328     2.271 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.162     2.433    U1/reg_state[0]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.557 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.664     3.221    U1/clear
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429   198.412    U1/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.412    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                195.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.256ns (42.120%)  route 0.352ns (57.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[0]/Q
                         net (fo=2, routed)           0.352    -0.069    U1/reg_state_reg[0]
    SLICE_X3Y89          LUT1 (Prop_lut1_I0_O)        0.045    -0.024 r  U1/reg_state[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.024    U1/reg_state[0]_i_8_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.046 r  U1/reg_state_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.046    U1/reg_state_reg[0]_i_2_n_7
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[0]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105    -0.140    U1/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.249ns (40.303%)  route 0.369ns (59.697%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.561    U1/clk_5
    SLICE_X3Y91          FDRE                                         r  U1/reg_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U1/reg_state_reg[11]/Q
                         net (fo=3, routed)           0.369    -0.051    U1/reg_state_reg[11]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.057 r  U1/reg_state_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.057    U1/reg_state_reg[8]_i_1_n_4
    SLICE_X3Y91          FDRE                                         r  U1/reg_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.876    -0.797    U1/clk_5
    SLICE_X3Y91          FDRE                                         r  U1/reg_state_reg[11]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105    -0.139    U1/reg_state_reg[11]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.252ns (40.311%)  route 0.373ns (59.689%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.561    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U1/reg_state_reg[14]/Q
                         net (fo=2, routed)           0.373    -0.047    U1/reg_state_reg[14]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.064 r  U1/reg_state_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.064    U1/reg_state_reg[12]_i_1_n_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.876    -0.797    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[14]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105    -0.139    U1/reg_state_reg[14]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.886%)  route 0.378ns (60.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.561    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U1/reg_state_reg[13]/Q
                         net (fo=3, routed)           0.378    -0.042    U1/reg_state_reg[13]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.068 r  U1/reg_state_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.068    U1/reg_state_reg[12]_i_1_n_6
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.876    -0.797    U1/clk_5
    SLICE_X3Y92          FDRE                                         r  U1/reg_state_reg[13]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105    -0.139    U1/reg_state_reg[13]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.251ns (39.647%)  route 0.382ns (60.353%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  U1/reg_state_reg[1]/Q
                         net (fo=2, routed)           0.382    -0.039    U1/reg_state_reg[1]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.071 r  U1/reg_state_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.071    U1/reg_state_reg[0]_i_2_n_6
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[1]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105    -0.140    U1/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.256ns (40.194%)  route 0.381ns (59.806%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U1/reg_state_reg[20]/Q
                         net (fo=3, routed)           0.381    -0.038    U1/reg_state_reg[20]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.077 r  U1/reg_state_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.077    U1/reg_state_reg[20]_i_1_n_7
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.105    -0.138    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.249ns (39.048%)  route 0.389ns (60.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  U1/reg_state_reg[3]/Q
                         net (fo=2, routed)           0.389    -0.033    U1/reg_state_reg[3]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.075 r  U1/reg_state_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.075    U1/reg_state_reg[0]_i_2_n_4
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    U1/clk_5
    SLICE_X3Y89          FDRE                                         r  U1/reg_state_reg[3]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105    -0.140    U1/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.251ns (39.022%)  route 0.392ns (60.978%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U1/reg_state_reg[17]/Q
                         net (fo=3, routed)           0.392    -0.027    U1/reg_state_reg[17]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.083 r  U1/reg_state_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.083    U1/reg_state_reg[16]_i_1_n_6
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    U1/clk_5
    SLICE_X3Y93          FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105    -0.138    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.249ns (38.687%)  route 0.395ns (61.313%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.561    U1/clk_5
    SLICE_X3Y90          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           0.395    -0.026    U1/reg_state_reg[7]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.082 r  U1/reg_state_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.082    U1/reg_state_reg[4]_i_1_n_4
    SLICE_X3Y90          FDRE                                         r  U1/reg_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.876    -0.797    U1/clk_5
    SLICE_X3Y90          FDRE                                         r  U1/reg_state_reg[7]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105    -0.139    U1/reg_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.249ns (37.881%)  route 0.408ns (62.119%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U1/reg_state_reg[23]/Q
                         net (fo=3, routed)           0.408    -0.011    U1/reg_state_reg[23]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.097 r  U1/reg_state_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.097    U1/reg_state_reg[20]_i_1_n_4
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    U1/clk_5
    SLICE_X3Y94          FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.105    -0.138    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.235    





