# Cleaning up existing 'work' library...
# Creating and mapping 'work' library...
# Compiling Verilog design files and testbench...
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:52 on Sep 14,2025
# vlog -reportprogress 300 -sv -mfcu alu_control_unit.v alu.v control_unit.v data_memory.v instruction_memory.v mux2_to_1.v pc_unit.v processor.v program_counter.v register_file.v sign_extender.v tb_PC.v tb_processor.v 
# -- Compiling module control_unit
# -- Compiling module ALU
# ** Error: (vlog-13069) control_unit.v(1): near "<<<": syntax error, unexpected << or <<<, expecting class.
# ** Error: (vlog-13069) control_unit.v(1): near "<": syntax error, unexpected '<', expecting class.
# End time: 11:01:52 on Sep 14,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./s.tcl line 40
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -mfcu \
#     alu_control_unit.v \
#     alu.v \
#     control_unit.v \
#     data_memory.v \
#     instruction_memory.v \
#     mux2_to_1.v \
#     pc_uni..."
