<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>ShuffleNetV2</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_conv1_p_fu_7194</InstName>
<ModuleName>conv1_p</ModuleName>
<ID>7194</ID>
</Instance>
<Instance>
<InstName>grp_subconv_1x1_4_p_fu_7206</InstName>
<ModuleName>subconv_1x1_4_p</ModuleName>
<ID>7206</ID>
</Instance>
<Instance>
<InstName>grp_subconv_1x1_8p_p_fu_7218</InstName>
<ModuleName>subconv_1x1_8p_p</ModuleName>
<ID>7218</ID>
</Instance>
<Instance>
<InstName>grp_subconv_1x1_16p_p_fu_7230</InstName>
<ModuleName>subconv_1x1_16p_p</ModuleName>
<ID>7230</ID>
</Instance>
<Instance>
<InstName>grp_subconv_1x1_32_p_fu_7242</InstName>
<ModuleName>subconv_1x1_32_p</ModuleName>
<ID>7242</ID>
</Instance>
<Instance>
<InstName>grp_subconv_3x3_32_strid_fu_7254</InstName>
<ModuleName>subconv_3x3_32_strid</ModuleName>
<ID>7254</ID>
</Instance>
<Instance>
<InstName>grp_subconv_3x3_8_stride_fu_7267</InstName>
<ModuleName>subconv_3x3_8_stride</ModuleName>
<ID>7267</ID>
</Instance>
<Instance>
<InstName>grp_conv_last_fu_7280</InstName>
<ModuleName>conv_last</ModuleName>
<ID>7280</ID>
</Instance>
<Instance>
<InstName>grp_subconv_3x3_16_strid_fu_7292</InstName>
<ModuleName>subconv_3x3_16_strid</ModuleName>
<ID>7292</ID>
</Instance>
<Instance>
<InstName>grp_subconv_1x1_8_p_fu_7305</InstName>
<ModuleName>subconv_1x1_8_p</ModuleName>
<ID>7305</ID>
</Instance>
<Instance>
<InstName>grp_subconv_3x3_4_no_rel_fu_7317</InstName>
<ModuleName>subconv_3x3_4_no_rel</ModuleName>
<ID>7317</ID>
</Instance>
<Instance>
<InstName>grp_subconv_3x3_8_no_rel_fu_7329</InstName>
<ModuleName>subconv_3x3_8_no_rel</ModuleName>
<ID>7329</ID>
</Instance>
<Instance>
<InstName>grp_subconv_3x3_16_no_re_fu_7341</InstName>
<ModuleName>subconv_3x3_16_no_re</ModuleName>
<ID>7341</ID>
</Instance>
<Instance>
<InstName>grp_subconv_1x1_16_p_fu_7353</InstName>
<ModuleName>subconv_1x1_16_p</ModuleName>
<ID>7353</ID>
</Instance>
<Instance>
<InstName>grp_avgpool_fu_7365</InstName>
<ModuleName>avgpool</ModuleName>
<ID>7365</ID>
</Instance>
<Instance>
<InstName>grp_shuffle_24_p_fu_7373</InstName>
<ModuleName>shuffle_24_p</ModuleName>
<ID>7373</ID>
</Instance>
<Instance>
<InstName>grp_shuffle_96_p_fu_7385</InstName>
<ModuleName>shuffle_96_p</ModuleName>
<ID>7385</ID>
</Instance>
<Instance>
<InstName>grp_shuffle_48_p_fu_7397</InstName>
<ModuleName>shuffle_48_p</ModuleName>
<ID>7397</ID>
</Instance>
<Instance>
<InstName>grp_shuffle_24_l_p_fu_7414</InstName>
<ModuleName>shuffle_24_l_p</ModuleName>
<ID>7414</ID>
</Instance>
<Instance>
<InstName>grp_shuffle_24_r_p_fu_7422</InstName>
<ModuleName>shuffle_24_r_p</ModuleName>
<ID>7422</ID>
</Instance>
<Instance>
<InstName>grp_shuffle_96_l_p_fu_7430</InstName>
<ModuleName>shuffle_96_l_p</ModuleName>
<ID>7430</ID>
</Instance>
<Instance>
<InstName>grp_shuffle_96_r_p_fu_7438</InstName>
<ModuleName>shuffle_96_r_p</ModuleName>
<ID>7438</ID>
</Instance>
<Instance>
<InstName>grp_shuffle_48_l_p_fu_7446</InstName>
<ModuleName>shuffle_48_l_p</ModuleName>
<ID>7446</ID>
</Instance>
<Instance>
<InstName>grp_shuffle_48_r_p_fu_7454</InstName>
<ModuleName>shuffle_48_r_p</ModuleName>
<ID>7454</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>conv1_p</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.53</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>9020977</Best-caseLatency>
<Average-caseLatency>9020977</Average-caseLatency>
<Worst-caseLatency>9020977</Worst-caseLatency>
<PipelineInitiationInterval>9020977</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>24</TripCount>
<Latency>9020976</Latency>
<IterationLatency>375874</IterationLatency>
<PipelineDepth>375874</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>32</TripCount>
<Latency>375872</Latency>
<IterationLatency>11746</IterationLatency>
<PipelineDepth>11746</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>32</TripCount>
<Latency>11744</Latency>
<IterationLatency>367</IterationLatency>
<PipelineDepth>367</PipelineDepth>
<Loop1.1.1.1>
<Name>Loop 1.1.1.1</Name>
<TripCount>3</TripCount>
<Latency>357</Latency>
<IterationLatency>119</IterationLatency>
<PipelineDepth>119</PipelineDepth>
<Loop1.1.1.1.1>
<Name>Loop 1.1.1.1.1</Name>
<TripCount>3</TripCount>
<Latency>117</Latency>
<IterationLatency>39</IterationLatency>
<PipelineDepth>39</PipelineDepth>
<Loop1.1.1.1.1.1>
<Name>Loop 1.1.1.1.1.1</Name>
<TripCount>3</TripCount>
<Latency>36</Latency>
<IterationLatency>12</IterationLatency>
<PipelineDepth>12</PipelineDepth>
</Loop1.1.1.1.1.1>
</Loop1.1.1.1.1>
</Loop1.1.1.1>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>5</DSP48E>
<FF>1945</FF>
<LUT>1681</LUT>
<BRAM_18K>0</BRAM_18K>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>conv1_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>conv1_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>conv1_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>conv1_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>conv1_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>conv1_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_address0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_ce0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_q0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_address0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_ce0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_q0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>15</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>subconv_1x1_32_p</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.53</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>7325233</Best-caseLatency>
<Average-caseLatency>7325233</Average-caseLatency>
<Worst-caseLatency>7325233</Worst-caseLatency>
<PipelineInitiationInterval>7325233</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>24</TripCount>
<Latency>7325232</Latency>
<IterationLatency>305218</IterationLatency>
<PipelineDepth>305218</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>32</TripCount>
<Latency>305216</Latency>
<IterationLatency>9538</IterationLatency>
<PipelineDepth>9538</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>32</TripCount>
<Latency>9536</Latency>
<IterationLatency>298</IterationLatency>
<PipelineDepth>298</PipelineDepth>
<Loop1.1.1.1>
<Name>Loop 1.1.1.1</Name>
<TripCount>24</TripCount>
<Latency>288</Latency>
<IterationLatency>12</IterationLatency>
<PipelineDepth>12</PipelineDepth>
</Loop1.1.1.1>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>5</DSP48E>
<FF>1105</FF>
<LUT>1382</LUT>
<BRAM_18K>0</BRAM_18K>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>subconv_1x1_32_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>subconv_1x1_32_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>subconv_1x1_32_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>subconv_1x1_32_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>subconv_1x1_32_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>subconv_1x1_32_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_address0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_ce0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_q0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_address0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_ce0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_q0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv1_output_p_address0</name>
<Object>conv1_output_p</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>15</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv1_output_p_ce0</name>
<Object>conv1_output_p</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv1_output_p_q0</name>
<Object>conv1_output_p</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ShuffleConvs_0_Downs_address0</name>
<Object>ShuffleConvs_0_Downs</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>15</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>ShuffleConvs_0_Downs_ce0</name>
<Object>ShuffleConvs_0_Downs</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ShuffleConvs_0_Downs_we0</name>
<Object>ShuffleConvs_0_Downs</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ShuffleConvs_0_Downs_d0</name>
<Object>ShuffleConvs_0_Downs</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>subconv_3x3_32_strid</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>7.96</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>701233</Best-caseLatency>
<Average-caseLatency>701233</Average-caseLatency>
<Worst-caseLatency>701233</Worst-caseLatency>
<PipelineInitiationInterval>701233</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>24</TripCount>
<Latency>701232</Latency>
<IterationLatency>29218</IterationLatency>
<PipelineDepth>29218</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>16</TripCount>
<Latency>29216</Latency>
<IterationLatency>1826</IterationLatency>
<PipelineDepth>1826</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>16</TripCount>
<Latency>1824</Latency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<Loop1.1.1.1>
<Name>Loop 1.1.1.1</Name>
<TripCount>3</TripCount>
<Latency>105</Latency>
<IterationLatency>35</IterationLatency>
<PipelineDepth>35</PipelineDepth>
<Loop1.1.1.1.1>
<Name>Loop 1.1.1.1.1</Name>
<TripCount>3</TripCount>
<Latency>33</Latency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
</Loop1.1.1.1.1>
</Loop1.1.1.1>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>5</DSP48E>
<FF>1321</FF>
<LUT>1196</LUT>
<BRAM_18K>0</BRAM_18K>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>subconv_3x3_32_strid</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>subconv_3x3_32_strid</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>subconv_3x3_32_strid</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>subconv_3x3_32_strid</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>subconv_3x3_32_strid</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>subconv_3x3_32_strid</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>15</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_address0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_ce0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_q0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_address0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_ce0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_q0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>subconv_1x1_16_p</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.53</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1831729</Best-caseLatency>
<Average-caseLatency>1831729</Average-caseLatency>
<Worst-caseLatency>1831729</Worst-caseLatency>
<PipelineInitiationInterval>1831729</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>24</TripCount>
<Latency>1831728</Latency>
<IterationLatency>76322</IterationLatency>
<PipelineDepth>76322</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>16</TripCount>
<Latency>76320</Latency>
<IterationLatency>4770</IterationLatency>
<PipelineDepth>4770</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>16</TripCount>
<Latency>4768</Latency>
<IterationLatency>298</IterationLatency>
<PipelineDepth>298</PipelineDepth>
<Loop1.1.1.1>
<Name>Loop 1.1.1.1</Name>
<TripCount>24</TripCount>
<Latency>288</Latency>
<IterationLatency>12</IterationLatency>
<PipelineDepth>12</PipelineDepth>
</Loop1.1.1.1>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>5</DSP48E>
<FF>1069</FF>
<LUT>1372</LUT>
<BRAM_18K>0</BRAM_18K>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>subconv_1x1_16_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>subconv_1x1_16_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>subconv_1x1_16_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>subconv_1x1_16_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>subconv_1x1_16_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>subconv_1x1_16_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_address0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_ce0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_q0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_address0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_ce0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_q0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>shuffle_24_l_p</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>6.51</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32929</Best-caseLatency>
<Average-caseLatency>32929</Average-caseLatency>
<Worst-caseLatency>32929</Worst-caseLatency>
<PipelineInitiationInterval>32929</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>48</TripCount>
<Latency>32928</Latency>
<IterationLatency>686</IterationLatency>
<PipelineDepth>686</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>18</TripCount>
<Latency>684</Latency>
<IterationLatency>38</IterationLatency>
<PipelineDepth>38</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>18</TripCount>
<Latency>36</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>502</FF>
<LUT>238</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>shuffle_24_l_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>shuffle_24_l_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>shuffle_24_l_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>shuffle_24_l_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>shuffle_24_l_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>shuffle_24_l_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>left_r_address0</name>
<Object>left_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>left_r_ce0</name>
<Object>left_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>left_r_q0</name>
<Object>left_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>shuffle_24_r_p</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>6.51</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32929</Best-caseLatency>
<Average-caseLatency>32929</Average-caseLatency>
<Worst-caseLatency>32929</Worst-caseLatency>
<PipelineInitiationInterval>32929</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>48</TripCount>
<Latency>32928</Latency>
<IterationLatency>686</IterationLatency>
<PipelineDepth>686</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>18</TripCount>
<Latency>684</Latency>
<IterationLatency>38</IterationLatency>
<PipelineDepth>38</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>18</TripCount>
<Latency>36</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>502</FF>
<LUT>238</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>shuffle_24_r_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>shuffle_24_r_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>shuffle_24_r_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>shuffle_24_r_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>shuffle_24_r_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>shuffle_24_r_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>right_r_address0</name>
<Object>right_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>right_r_ce0</name>
<Object>right_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>right_r_q0</name>
<Object>right_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>subconv_3x3_16_no_re</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>7.26</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>774961</Best-caseLatency>
<Average-caseLatency>774961</Average-caseLatency>
<Worst-caseLatency>774961</Worst-caseLatency>
<PipelineInitiationInterval>774961</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>24</TripCount>
<Latency>774960</Latency>
<IterationLatency>32290</IterationLatency>
<PipelineDepth>32290</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>16</TripCount>
<Latency>32288</Latency>
<IterationLatency>2018</IterationLatency>
<PipelineDepth>2018</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>16</TripCount>
<Latency>2016</Latency>
<IterationLatency>126</IterationLatency>
<PipelineDepth>126</PipelineDepth>
<Loop1.1.1.1>
<Name>Loop 1.1.1.1</Name>
<TripCount>3</TripCount>
<Latency>117</Latency>
<IterationLatency>39</IterationLatency>
<PipelineDepth>39</PipelineDepth>
<Loop1.1.1.1.1>
<Name>Loop 1.1.1.1.1</Name>
<TripCount>3</TripCount>
<Latency>36</Latency>
<IterationLatency>12</IterationLatency>
<PipelineDepth>12</PipelineDepth>
</Loop1.1.1.1.1>
</Loop1.1.1.1>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>5</DSP48E>
<FF>1306</FF>
<LUT>1191</LUT>
<BRAM_18K>0</BRAM_18K>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>subconv_3x3_16_no_re</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>subconv_3x3_16_no_re</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>subconv_3x3_16_no_re</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>subconv_3x3_16_no_re</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>subconv_3x3_16_no_re</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>subconv_3x3_16_no_re</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_address0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_ce0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_q0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_address0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_ce0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_q0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>shuffle_24_p</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.10</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32929</Best-caseLatency>
<Average-caseLatency>32929</Average-caseLatency>
<Worst-caseLatency>32929</Worst-caseLatency>
<PipelineInitiationInterval>32929</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>48</TripCount>
<Latency>32928</Latency>
<IterationLatency>686</IterationLatency>
<PipelineDepth>686</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>18</TripCount>
<Latency>684</Latency>
<IterationLatency>38</IterationLatency>
<PipelineDepth>38</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>18</TripCount>
<Latency>36</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>501</FF>
<LUT>253</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>shuffle_24_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>shuffle_24_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>shuffle_24_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>shuffle_24_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>shuffle_24_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>shuffle_24_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>left_r_address0</name>
<Object>left_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>left_r_ce0</name>
<Object>left_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>left_r_q0</name>
<Object>left_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>buffer1_1_24_16x16_p_address0</name>
<Object>buffer1_1_24_16x16_p</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>buffer1_1_24_16x16_p_ce0</name>
<Object>buffer1_1_24_16x16_p</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>buffer1_1_24_16x16_p_q0</name>
<Object>buffer1_1_24_16x16_p</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>subconv_1x1_16p_p</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.53</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>7202401</Best-caseLatency>
<Average-caseLatency>7202401</Average-caseLatency>
<Worst-caseLatency>7202401</Worst-caseLatency>
<PipelineInitiationInterval>7202401</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>48</TripCount>
<Latency>7202400</Latency>
<IterationLatency>150050</IterationLatency>
<PipelineDepth>150050</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>16</TripCount>
<Latency>150048</Latency>
<IterationLatency>9378</IterationLatency>
<PipelineDepth>9378</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>16</TripCount>
<Latency>9376</Latency>
<IterationLatency>586</IterationLatency>
<PipelineDepth>586</PipelineDepth>
<Loop1.1.1.1>
<Name>Loop 1.1.1.1</Name>
<TripCount>48</TripCount>
<Latency>576</Latency>
<IterationLatency>12</IterationLatency>
<PipelineDepth>12</PipelineDepth>
</Loop1.1.1.1>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>5</DSP48E>
<FF>1111</FF>
<LUT>1384</LUT>
<BRAM_18K>0</BRAM_18K>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>subconv_1x1_16p_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>subconv_1x1_16p_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>subconv_1x1_16p_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>subconv_1x1_16p_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>subconv_1x1_16p_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>subconv_1x1_16p_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_address0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_ce0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_q0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_address0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_ce0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_q0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>shuffleunit0_2_outpu_address0</name>
<Object>shuffleunit0_2_outpu</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>shuffleunit0_2_outpu_ce0</name>
<Object>shuffleunit0_2_outpu</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>shuffleunit0_2_outpu_q0</name>
<Object>shuffleunit0_2_outpu</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ShuffleConvs_1_Downs_address0</name>
<Object>ShuffleConvs_1_Downs</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>ShuffleConvs_1_Downs_ce0</name>
<Object>ShuffleConvs_1_Downs</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ShuffleConvs_1_Downs_we0</name>
<Object>ShuffleConvs_1_Downs</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ShuffleConvs_1_Downs_d0</name>
<Object>ShuffleConvs_1_Downs</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>subconv_3x3_16_strid</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>7.94</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>351073</Best-caseLatency>
<Average-caseLatency>351073</Average-caseLatency>
<Worst-caseLatency>351073</Worst-caseLatency>
<PipelineInitiationInterval>351073</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>48</TripCount>
<Latency>351072</Latency>
<IterationLatency>7314</IterationLatency>
<PipelineDepth>7314</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>8</TripCount>
<Latency>7312</Latency>
<IterationLatency>914</IterationLatency>
<PipelineDepth>914</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>8</TripCount>
<Latency>912</Latency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<Loop1.1.1.1>
<Name>Loop 1.1.1.1</Name>
<TripCount>3</TripCount>
<Latency>105</Latency>
<IterationLatency>35</IterationLatency>
<PipelineDepth>35</PipelineDepth>
<Loop1.1.1.1.1>
<Name>Loop 1.1.1.1.1</Name>
<TripCount>3</TripCount>
<Latency>33</Latency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
</Loop1.1.1.1.1>
</Loop1.1.1.1>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>5</DSP48E>
<FF>1317</FF>
<LUT>1196</LUT>
<BRAM_18K>0</BRAM_18K>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>subconv_3x3_16_strid</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>subconv_3x3_16_strid</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>subconv_3x3_16_strid</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>subconv_3x3_16_strid</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>subconv_3x3_16_strid</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>subconv_3x3_16_strid</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_address0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_ce0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_q0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_address0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_ce0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_q0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>subconv_1x1_8_p</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.53</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1801057</Best-caseLatency>
<Average-caseLatency>1801057</Average-caseLatency>
<Worst-caseLatency>1801057</Worst-caseLatency>
<PipelineInitiationInterval>1801057</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>48</TripCount>
<Latency>1801056</Latency>
<IterationLatency>37522</IterationLatency>
<PipelineDepth>37522</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>8</TripCount>
<Latency>37520</Latency>
<IterationLatency>4690</IterationLatency>
<PipelineDepth>4690</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>8</TripCount>
<Latency>4688</Latency>
<IterationLatency>586</IterationLatency>
<PipelineDepth>586</PipelineDepth>
<Loop1.1.1.1>
<Name>Loop 1.1.1.1</Name>
<TripCount>48</TripCount>
<Latency>576</Latency>
<IterationLatency>12</IterationLatency>
<PipelineDepth>12</PipelineDepth>
</Loop1.1.1.1>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>5</DSP48E>
<FF>1084</FF>
<LUT>1378</LUT>
<BRAM_18K>0</BRAM_18K>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>subconv_1x1_8_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>subconv_1x1_8_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>subconv_1x1_8_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>subconv_1x1_8_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>subconv_1x1_8_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>subconv_1x1_8_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_address0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_ce0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_q0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_address0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_ce0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_q0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>shuffle_48_l_p</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>6.51</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>21313</Best-caseLatency>
<Average-caseLatency>21313</Average-caseLatency>
<Worst-caseLatency>21313</Worst-caseLatency>
<PipelineInitiationInterval>21313</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>96</TripCount>
<Latency>21312</Latency>
<IterationLatency>222</IterationLatency>
<PipelineDepth>222</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>10</TripCount>
<Latency>220</Latency>
<IterationLatency>22</IterationLatency>
<PipelineDepth>22</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>10</TripCount>
<Latency>20</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>497</FF>
<LUT>238</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>shuffle_48_l_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>shuffle_48_l_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>shuffle_48_l_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>shuffle_48_l_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>shuffle_48_l_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>shuffle_48_l_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>left_r_address0</name>
<Object>left_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>left_r_ce0</name>
<Object>left_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>left_r_q0</name>
<Object>left_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>shuffle_48_r_p</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>6.51</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>21313</Best-caseLatency>
<Average-caseLatency>21313</Average-caseLatency>
<Worst-caseLatency>21313</Worst-caseLatency>
<PipelineInitiationInterval>21313</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>96</TripCount>
<Latency>21312</Latency>
<IterationLatency>222</IterationLatency>
<PipelineDepth>222</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>10</TripCount>
<Latency>220</Latency>
<IterationLatency>22</IterationLatency>
<PipelineDepth>22</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>10</TripCount>
<Latency>20</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>497</FF>
<LUT>238</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>shuffle_48_r_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>shuffle_48_r_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>shuffle_48_r_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>shuffle_48_r_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>shuffle_48_r_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>shuffle_48_r_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>right_r_address0</name>
<Object>right_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>right_r_ce0</name>
<Object>right_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>right_r_q0</name>
<Object>right_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>subconv_3x3_8_no_rel</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>7.26</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>387937</Best-caseLatency>
<Average-caseLatency>387937</Average-caseLatency>
<Worst-caseLatency>387937</Worst-caseLatency>
<PipelineInitiationInterval>387937</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>48</TripCount>
<Latency>387936</Latency>
<IterationLatency>8082</IterationLatency>
<PipelineDepth>8082</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>8</TripCount>
<Latency>8080</Latency>
<IterationLatency>1010</IterationLatency>
<PipelineDepth>1010</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>8</TripCount>
<Latency>1008</Latency>
<IterationLatency>126</IterationLatency>
<PipelineDepth>126</PipelineDepth>
<Loop1.1.1.1>
<Name>Loop 1.1.1.1</Name>
<TripCount>3</TripCount>
<Latency>117</Latency>
<IterationLatency>39</IterationLatency>
<PipelineDepth>39</PipelineDepth>
<Loop1.1.1.1.1>
<Name>Loop 1.1.1.1.1</Name>
<TripCount>3</TripCount>
<Latency>36</Latency>
<IterationLatency>12</IterationLatency>
<PipelineDepth>12</PipelineDepth>
</Loop1.1.1.1.1>
</Loop1.1.1.1>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>5</DSP48E>
<FF>1313</FF>
<LUT>1193</LUT>
<BRAM_18K>0</BRAM_18K>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>subconv_3x3_8_no_rel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>subconv_3x3_8_no_rel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>subconv_3x3_8_no_rel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>subconv_3x3_8_no_rel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>subconv_3x3_8_no_rel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>subconv_3x3_8_no_rel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_address0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_ce0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_q0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_address0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_ce0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_q0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>shuffle_48_p</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.10</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>21313</Best-caseLatency>
<Average-caseLatency>21313</Average-caseLatency>
<Worst-caseLatency>21313</Worst-caseLatency>
<PipelineInitiationInterval>21313</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>96</TripCount>
<Latency>21312</Latency>
<IterationLatency>222</IterationLatency>
<PipelineDepth>222</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>10</TripCount>
<Latency>220</Latency>
<IterationLatency>22</IterationLatency>
<PipelineDepth>22</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>10</TripCount>
<Latency>20</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>496</FF>
<LUT>253</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>shuffle_48_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>shuffle_48_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>shuffle_48_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>shuffle_48_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>shuffle_48_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>shuffle_48_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>left_r_address0</name>
<Object>left_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>left_r_ce0</name>
<Object>left_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>left_r_q0</name>
<Object>left_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>buffer1_1_48_8x8_p_address0</name>
<Object>buffer1_1_48_8x8_p</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>buffer1_1_48_8x8_p_ce0</name>
<Object>buffer1_1_48_8x8_p</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>buffer1_1_48_8x8_p_q0</name>
<Object>buffer1_1_48_8x8_p</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>subconv_1x1_8p_p</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.53</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>7141057</Best-caseLatency>
<Average-caseLatency>7141057</Average-caseLatency>
<Worst-caseLatency>7141057</Worst-caseLatency>
<PipelineInitiationInterval>7141057</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>96</TripCount>
<Latency>7141056</Latency>
<IterationLatency>74386</IterationLatency>
<PipelineDepth>74386</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>8</TripCount>
<Latency>74384</Latency>
<IterationLatency>9298</IterationLatency>
<PipelineDepth>9298</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>8</TripCount>
<Latency>9296</Latency>
<IterationLatency>1162</IterationLatency>
<PipelineDepth>1162</PipelineDepth>
<Loop1.1.1.1>
<Name>Loop 1.1.1.1</Name>
<TripCount>96</TripCount>
<Latency>1152</Latency>
<IterationLatency>12</IterationLatency>
<PipelineDepth>12</PipelineDepth>
</Loop1.1.1.1>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>5</DSP48E>
<FF>1126</FF>
<LUT>1390</LUT>
<BRAM_18K>0</BRAM_18K>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>subconv_1x1_8p_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>subconv_1x1_8p_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>subconv_1x1_8p_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>subconv_1x1_8p_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>subconv_1x1_8p_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>subconv_1x1_8p_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_address0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_ce0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_q0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_address0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>7</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_ce0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_q0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>shuffleunit1_7_outpu_address0</name>
<Object>shuffleunit1_7_outpu</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>shuffleunit1_7_outpu_ce0</name>
<Object>shuffleunit1_7_outpu</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>shuffleunit1_7_outpu_q0</name>
<Object>shuffleunit1_7_outpu</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ShuffleConvs_2_Downs_address0</name>
<Object>ShuffleConvs_2_Downs</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>ShuffleConvs_2_Downs_ce0</name>
<Object>ShuffleConvs_2_Downs</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ShuffleConvs_2_Downs_we0</name>
<Object>ShuffleConvs_2_Downs</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ShuffleConvs_2_Downs_d0</name>
<Object>ShuffleConvs_2_Downs</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>subconv_3x3_8_stride</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>7.96</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>176065</Best-caseLatency>
<Average-caseLatency>176065</Average-caseLatency>
<Worst-caseLatency>176065</Worst-caseLatency>
<PipelineInitiationInterval>176065</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>96</TripCount>
<Latency>176064</Latency>
<IterationLatency>1834</IterationLatency>
<PipelineDepth>1834</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>4</TripCount>
<Latency>1832</Latency>
<IterationLatency>458</IterationLatency>
<PipelineDepth>458</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>4</TripCount>
<Latency>456</Latency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<Loop1.1.1.1>
<Name>Loop 1.1.1.1</Name>
<TripCount>3</TripCount>
<Latency>105</Latency>
<IterationLatency>35</IterationLatency>
<PipelineDepth>35</PipelineDepth>
<Loop1.1.1.1.1>
<Name>Loop 1.1.1.1.1</Name>
<TripCount>3</TripCount>
<Latency>33</Latency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
</Loop1.1.1.1.1>
</Loop1.1.1.1>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>5</DSP48E>
<FF>1323</FF>
<LUT>1199</LUT>
<BRAM_18K>0</BRAM_18K>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>subconv_3x3_8_stride</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>subconv_3x3_8_stride</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>subconv_3x3_8_stride</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>subconv_3x3_8_stride</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>subconv_3x3_8_stride</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>subconv_3x3_8_stride</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_address0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_ce0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_q0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_address0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>7</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_ce0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_q0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>subconv_1x1_4_p</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.53</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1785793</Best-caseLatency>
<Average-caseLatency>1785793</Average-caseLatency>
<Worst-caseLatency>1785793</Worst-caseLatency>
<PipelineInitiationInterval>1785793</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>96</TripCount>
<Latency>1785792</Latency>
<IterationLatency>18602</IterationLatency>
<PipelineDepth>18602</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>4</TripCount>
<Latency>18600</Latency>
<IterationLatency>4650</IterationLatency>
<PipelineDepth>4650</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>4</TripCount>
<Latency>4648</Latency>
<IterationLatency>1162</IterationLatency>
<PipelineDepth>1162</PipelineDepth>
<Loop1.1.1.1>
<Name>Loop 1.1.1.1</Name>
<TripCount>96</TripCount>
<Latency>1152</Latency>
<IterationLatency>12</IterationLatency>
<PipelineDepth>12</PipelineDepth>
</Loop1.1.1.1>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>5</DSP48E>
<FF>1180</FF>
<LUT>1394</LUT>
<BRAM_18K>0</BRAM_18K>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>subconv_1x1_4_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>subconv_1x1_4_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>subconv_1x1_4_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>subconv_1x1_4_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>subconv_1x1_4_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>subconv_1x1_4_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_address0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_ce0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_q0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_address0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>7</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_ce0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_q0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>shuffle_96_l_p</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>6.51</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>16513</Best-caseLatency>
<Average-caseLatency>16513</Average-caseLatency>
<Worst-caseLatency>16513</Worst-caseLatency>
<PipelineInitiationInterval>16513</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>192</TripCount>
<Latency>16512</Latency>
<IterationLatency>86</IterationLatency>
<PipelineDepth>86</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>6</TripCount>
<Latency>84</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>6</TripCount>
<Latency>12</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>499</FF>
<LUT>239</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>shuffle_96_l_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>shuffle_96_l_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>shuffle_96_l_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>shuffle_96_l_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>shuffle_96_l_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>shuffle_96_l_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>left_r_address0</name>
<Object>left_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>left_r_ce0</name>
<Object>left_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>left_r_q0</name>
<Object>left_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>shuffle_96_r_p</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>6.51</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>16513</Best-caseLatency>
<Average-caseLatency>16513</Average-caseLatency>
<Worst-caseLatency>16513</Worst-caseLatency>
<PipelineInitiationInterval>16513</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>192</TripCount>
<Latency>16512</Latency>
<IterationLatency>86</IterationLatency>
<PipelineDepth>86</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>6</TripCount>
<Latency>84</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>6</TripCount>
<Latency>12</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>499</FF>
<LUT>239</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>shuffle_96_r_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>shuffle_96_r_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>shuffle_96_r_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>shuffle_96_r_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>shuffle_96_r_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>shuffle_96_r_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>right_r_address0</name>
<Object>right_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>right_r_ce0</name>
<Object>right_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>right_r_q0</name>
<Object>right_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>subconv_3x3_4_no_rel</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>7.26</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>194497</Best-caseLatency>
<Average-caseLatency>194497</Average-caseLatency>
<Worst-caseLatency>194497</Worst-caseLatency>
<PipelineInitiationInterval>194497</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>96</TripCount>
<Latency>194496</Latency>
<IterationLatency>2026</IterationLatency>
<PipelineDepth>2026</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>4</TripCount>
<Latency>2024</Latency>
<IterationLatency>506</IterationLatency>
<PipelineDepth>506</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>4</TripCount>
<Latency>504</Latency>
<IterationLatency>126</IterationLatency>
<PipelineDepth>126</PipelineDepth>
<Loop1.1.1.1>
<Name>Loop 1.1.1.1</Name>
<TripCount>3</TripCount>
<Latency>117</Latency>
<IterationLatency>39</IterationLatency>
<PipelineDepth>39</PipelineDepth>
<Loop1.1.1.1.1>
<Name>Loop 1.1.1.1.1</Name>
<TripCount>3</TripCount>
<Latency>36</Latency>
<IterationLatency>12</IterationLatency>
<PipelineDepth>12</PipelineDepth>
</Loop1.1.1.1.1>
</Loop1.1.1.1>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>5</DSP48E>
<FF>1314</FF>
<LUT>1198</LUT>
<BRAM_18K>0</BRAM_18K>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>subconv_3x3_4_no_rel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>subconv_3x3_4_no_rel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>subconv_3x3_4_no_rel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>subconv_3x3_4_no_rel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>subconv_3x3_4_no_rel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>subconv_3x3_4_no_rel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_address0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_ce0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_q0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_address0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>7</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_ce0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_q0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>shuffle_96_p</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.10</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>16513</Best-caseLatency>
<Average-caseLatency>16513</Average-caseLatency>
<Worst-caseLatency>16513</Worst-caseLatency>
<PipelineInitiationInterval>16513</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>192</TripCount>
<Latency>16512</Latency>
<IterationLatency>86</IterationLatency>
<PipelineDepth>86</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>6</TripCount>
<Latency>84</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>6</TripCount>
<Latency>12</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>498</FF>
<LUT>254</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>shuffle_96_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>shuffle_96_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>shuffle_96_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>shuffle_96_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>shuffle_96_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>shuffle_96_p</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>left_r_address0</name>
<Object>left_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>left_r_ce0</name>
<Object>left_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>left_r_q0</name>
<Object>left_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>buffer1_1_96_4x4_p_address0</name>
<Object>buffer1_1_96_4x4_p</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>buffer1_1_96_4x4_p_ce0</name>
<Object>buffer1_1_96_4x4_p</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>buffer1_1_96_4x4_p_q0</name>
<Object>buffer1_1_96_4x4_p</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>conv_last</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.53</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>17388545</Best-caseLatency>
<Average-caseLatency>17388545</Average-caseLatency>
<Worst-caseLatency>17388545</Worst-caseLatency>
<PipelineInitiationInterval>17388545</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>512</TripCount>
<Latency>17388544</Latency>
<IterationLatency>33962</IterationLatency>
<PipelineDepth>33962</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>4</TripCount>
<Latency>33960</Latency>
<IterationLatency>8490</IterationLatency>
<PipelineDepth>8490</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>4</TripCount>
<Latency>8488</Latency>
<IterationLatency>2122</IterationLatency>
<PipelineDepth>2122</PipelineDepth>
<Loop1.1.1.1>
<Name>Loop 1.1.1.1</Name>
<TripCount>192</TripCount>
<Latency>2112</Latency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
</Loop1.1.1.1>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>5</DSP48E>
<FF>1127</FF>
<LUT>1354</LUT>
<BRAM_18K>0</BRAM_18K>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>conv_last</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>conv_last</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>conv_last</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>conv_last</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>conv_last</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>conv_last</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_address0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>17</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_ce0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_q0</name>
<Object>weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_address0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_ce0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_q0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>avgpool</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>7.26</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>64513</Best-caseLatency>
<Average-caseLatency>64513</Average-caseLatency>
<Worst-caseLatency>64513</Worst-caseLatency>
<PipelineInitiationInterval>64513</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>512</TripCount>
<Latency>64512</Latency>
<IterationLatency>126</IterationLatency>
<PipelineDepth>126</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>4</TripCount>
<Latency>120</Latency>
<IterationLatency>30</IterationLatency>
<PipelineDepth>30</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>4</TripCount>
<Latency>28</Latency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
</Loop1.1.1>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>5</DSP48E>
<FF>712</FF>
<LUT>902</LUT>
<BRAM_18K>0</BRAM_18K>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>avgpool</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>avgpool</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>avgpool</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>avgpool</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>avgpool</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>avgpool</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv_last_output_address0</name>
<Object>conv_last_output</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv_last_output_ce0</name>
<Object>conv_last_output</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv_last_output_q0</name>
<Object>conv_last_output</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>ShuffleNetV2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.55</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>119200511</Best-caseLatency>
<Average-caseLatency>119200511</Average-caseLatency>
<Worst-caseLatency>119200511</Worst-caseLatency>
<PipelineInitiationInterval>119200512</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1>
<Loop2>
<Name>Loop 2</Name>
<TripCount>512</TripCount>
<Latency>1024</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop2>
<Loop3>
<Name>Loop 3</Name>
<TripCount>10</TripCount>
<Latency>20</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop3>
<Loop4>
<Name>Loop 4</Name>
<TripCount>3</TripCount>
<Latency>6342</Latency>
<IterationLatency>2114</IterationLatency>
<PipelineDepth>2114</PipelineDepth>
<Loop4.1>
<Name>Loop 4.1</Name>
<TripCount>32</TripCount>
<Latency>2112</Latency>
<IterationLatency>66</IterationLatency>
<PipelineDepth>66</PipelineDepth>
<Loop4.1.1>
<Name>Loop 4.1.1</Name>
<TripCount>32</TripCount>
<Latency>64</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop4.1.1>
</Loop4.1>
</Loop4>
<Loop5>
<Name>Loop 5</Name>
<TripCount>24</TripCount>
<Latency>1200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<Loop5.1>
<Name>Loop 5.1</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop5.1>
</Loop5>
<Loop6>
<Name>Loop 6</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop6>
<Loop7>
<Name>Loop 7</Name>
<TripCount>24</TripCount>
<Latency>624</Latency>
<IterationLatency>26</IterationLatency>
<PipelineDepth>26</PipelineDepth>
<Loop7.1>
<Name>Loop 7.1</Name>
<TripCount>3</TripCount>
<Latency>24</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop7.1.1>
<Name>Loop 7.1.1</Name>
<TripCount>3</TripCount>
<Latency>6</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop7.1.1>
</Loop7.1>
</Loop7>
<Loop8>
<Name>Loop 8</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop8>
<Loop9>
<Name>Loop 9</Name>
<TripCount>24</TripCount>
<Latency>1200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<Loop9.1>
<Name>Loop 9.1</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop9.1>
</Loop9>
<Loop10>
<Name>Loop 10</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop10>
<Loop11>
<Name>Loop 11</Name>
<TripCount>24</TripCount>
<Latency>624</Latency>
<IterationLatency>26</IterationLatency>
<PipelineDepth>26</PipelineDepth>
<Loop11.1>
<Name>Loop 11.1</Name>
<TripCount>3</TripCount>
<Latency>24</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop11.1.1>
<Name>Loop 11.1.1</Name>
<TripCount>3</TripCount>
<Latency>6</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop11.1.1>
</Loop11.1>
</Loop11>
<Loop12>
<Name>Loop 12</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop12>
<Loop13>
<Name>Loop 13</Name>
<TripCount>24</TripCount>
<Latency>1200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<Loop13.1>
<Name>Loop 13.1</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop13.1>
</Loop13>
<Loop14>
<Name>Loop 14</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop14>
<Loop15>
<Name>Loop 15</Name>
<TripCount>24</TripCount>
<Latency>13104</Latency>
<IterationLatency>546</IterationLatency>
<PipelineDepth>546</PipelineDepth>
<Loop15.1>
<Name>Loop 15.1</Name>
<TripCount>16</TripCount>
<Latency>544</Latency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<Loop15.1.1>
<Name>Loop 15.1.1</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop15.1.1>
</Loop15.1>
</Loop15>
<Loop16>
<Name>Loop 16</Name>
<TripCount>24</TripCount>
<Latency>1200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<Loop16.1>
<Name>Loop 16.1</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop16.1>
</Loop16>
<Loop17>
<Name>Loop 17</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop17>
<Loop18>
<Name>Loop 18</Name>
<TripCount>24</TripCount>
<Latency>624</Latency>
<IterationLatency>26</IterationLatency>
<PipelineDepth>26</PipelineDepth>
<Loop18.1>
<Name>Loop 18.1</Name>
<TripCount>3</TripCount>
<Latency>24</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop18.1.1>
<Name>Loop 18.1.1</Name>
<TripCount>3</TripCount>
<Latency>6</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop18.1.1>
</Loop18.1>
</Loop18>
<Loop19>
<Name>Loop 19</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop19>
<Loop20>
<Name>Loop 20</Name>
<TripCount>24</TripCount>
<Latency>1200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<Loop20.1>
<Name>Loop 20.1</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop20.1>
</Loop20>
<Loop21>
<Name>Loop 21</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop21>
<Loop22>
<Name>Loop 22</Name>
<TripCount>24</TripCount>
<Latency>13104</Latency>
<IterationLatency>546</IterationLatency>
<PipelineDepth>546</PipelineDepth>
<Loop22.1>
<Name>Loop 22.1</Name>
<TripCount>16</TripCount>
<Latency>544</Latency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<Loop22.1.1>
<Name>Loop 22.1.1</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop22.1.1>
</Loop22.1>
</Loop22>
<Loop23>
<Name>Loop 23</Name>
<TripCount>24</TripCount>
<Latency>13104</Latency>
<IterationLatency>546</IterationLatency>
<PipelineDepth>546</PipelineDepth>
<Loop23.1>
<Name>Loop 23.1</Name>
<TripCount>16</TripCount>
<Latency>544</Latency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<Loop23.1.1>
<Name>Loop 23.1.1</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop23.1.1>
</Loop23.1>
</Loop23>
<Loop24>
<Name>Loop 24</Name>
<TripCount>24</TripCount>
<Latency>1200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<Loop24.1>
<Name>Loop 24.1</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop24.1>
</Loop24>
<Loop25>
<Name>Loop 25</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop25>
<Loop26>
<Name>Loop 26</Name>
<TripCount>24</TripCount>
<Latency>624</Latency>
<IterationLatency>26</IterationLatency>
<PipelineDepth>26</PipelineDepth>
<Loop26.1>
<Name>Loop 26.1</Name>
<TripCount>3</TripCount>
<Latency>24</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop26.1.1>
<Name>Loop 26.1.1</Name>
<TripCount>3</TripCount>
<Latency>6</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop26.1.1>
</Loop26.1>
</Loop26>
<Loop27>
<Name>Loop 27</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop27>
<Loop28>
<Name>Loop 28</Name>
<TripCount>24</TripCount>
<Latency>1200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<Loop28.1>
<Name>Loop 28.1</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop28.1>
</Loop28>
<Loop29>
<Name>Loop 29</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop29>
<Loop30>
<Name>Loop 30</Name>
<TripCount>24</TripCount>
<Latency>13104</Latency>
<IterationLatency>546</IterationLatency>
<PipelineDepth>546</PipelineDepth>
<Loop30.1>
<Name>Loop 30.1</Name>
<TripCount>16</TripCount>
<Latency>544</Latency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<Loop30.1.1>
<Name>Loop 30.1.1</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop30.1.1>
</Loop30.1>
</Loop30>
<Loop31>
<Name>Loop 31</Name>
<TripCount>24</TripCount>
<Latency>13104</Latency>
<IterationLatency>546</IterationLatency>
<PipelineDepth>546</PipelineDepth>
<Loop31.1>
<Name>Loop 31.1</Name>
<TripCount>16</TripCount>
<Latency>544</Latency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<Loop31.1.1>
<Name>Loop 31.1.1</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop31.1.1>
</Loop31.1>
</Loop31>
<Loop32>
<Name>Loop 32</Name>
<TripCount>24</TripCount>
<Latency>1200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<Loop32.1>
<Name>Loop 32.1</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop32.1>
</Loop32>
<Loop33>
<Name>Loop 33</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop33>
<Loop34>
<Name>Loop 34</Name>
<TripCount>24</TripCount>
<Latency>624</Latency>
<IterationLatency>26</IterationLatency>
<PipelineDepth>26</PipelineDepth>
<Loop34.1>
<Name>Loop 34.1</Name>
<TripCount>3</TripCount>
<Latency>24</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop34.1.1>
<Name>Loop 34.1.1</Name>
<TripCount>3</TripCount>
<Latency>6</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop34.1.1>
</Loop34.1>
</Loop34>
<Loop35>
<Name>Loop 35</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop35>
<Loop36>
<Name>Loop 36</Name>
<TripCount>24</TripCount>
<Latency>1200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<Loop36.1>
<Name>Loop 36.1</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop36.1>
</Loop36>
<Loop37>
<Name>Loop 37</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop37>
<Loop38>
<Name>Loop 38</Name>
<TripCount>24</TripCount>
<Latency>13104</Latency>
<IterationLatency>546</IterationLatency>
<PipelineDepth>546</PipelineDepth>
<Loop38.1>
<Name>Loop 38.1</Name>
<TripCount>16</TripCount>
<Latency>544</Latency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<Loop38.1.1>
<Name>Loop 38.1.1</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop38.1.1>
</Loop38.1>
</Loop38>
<Loop39>
<Name>Loop 39</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop39.1>
<Name>Loop 39.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop39.1.1>
<Name>Loop 39.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop39.1.1>
</Loop39.1>
</Loop39>
<Loop40>
<Name>Loop 40</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop40.1>
<Name>Loop 40.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop40.1>
</Loop40>
<Loop41>
<Name>Loop 41</Name>
<TripCount>24</TripCount>
<Latency>2352</Latency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<Loop41.1>
<Name>Loop 41.1</Name>
<TripCount>3</TripCount>
<Latency>96</Latency>
<IterationLatency>32</IterationLatency>
<PipelineDepth>32</PipelineDepth>
<Loop41.1.1>
<Name>Loop 41.1.1</Name>
<TripCount>3</TripCount>
<Latency>30</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<Loop41.1.1.1>
<Name>Loop 41.1.1.1</Name>
<TripCount>2</TripCount>
<Latency>8</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop41.1.1.1>
</Loop41.1.1>
</Loop41.1>
</Loop41>
<Loop42>
<Name>Loop 42</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop42.1>
<Name>Loop 42.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop42.1>
</Loop42>
<Loop43>
<Name>Loop 43</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop43.1>
<Name>Loop 43.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop43.1.1>
<Name>Loop 43.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop43.1.1>
</Loop43.1>
</Loop43>
<Loop44>
<Name>Loop 44</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop44.1>
<Name>Loop 44.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop44.1>
</Loop44>
<Loop45>
<Name>Loop 45</Name>
<TripCount>24</TripCount>
<Latency>2352</Latency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<Loop45.1>
<Name>Loop 45.1</Name>
<TripCount>3</TripCount>
<Latency>96</Latency>
<IterationLatency>32</IterationLatency>
<PipelineDepth>32</PipelineDepth>
<Loop45.1.1>
<Name>Loop 45.1.1</Name>
<TripCount>3</TripCount>
<Latency>30</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<Loop45.1.1.1>
<Name>Loop 45.1.1.1</Name>
<TripCount>2</TripCount>
<Latency>8</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop45.1.1.1>
</Loop45.1.1>
</Loop45.1>
</Loop45>
<Loop46>
<Name>Loop 46</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop46.1>
<Name>Loop 46.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop46.1>
</Loop46>
<Loop47>
<Name>Loop 47</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop47.1>
<Name>Loop 47.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop47.1.1>
<Name>Loop 47.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop47.1.1>
</Loop47.1>
</Loop47>
<Loop48>
<Name>Loop 48</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop48.1>
<Name>Loop 48.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop48.1>
</Loop48>
<Loop49>
<Name>Loop 49</Name>
<TripCount>48</TripCount>
<Latency>7008</Latency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<Loop49.1>
<Name>Loop 49.1</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop49.1.1>
<Name>Loop 49.1.1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop49.1.1>
</Loop49.1>
</Loop49>
<Loop50>
<Name>Loop 50</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop50.1>
<Name>Loop 50.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop50.1.1>
<Name>Loop 50.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop50.1.1>
</Loop50.1>
</Loop50>
<Loop51>
<Name>Loop 51</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop51.1>
<Name>Loop 51.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop51.1>
</Loop51>
<Loop52>
<Name>Loop 52</Name>
<TripCount>24</TripCount>
<Latency>2352</Latency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<Loop52.1>
<Name>Loop 52.1</Name>
<TripCount>3</TripCount>
<Latency>96</Latency>
<IterationLatency>32</IterationLatency>
<PipelineDepth>32</PipelineDepth>
<Loop52.1.1>
<Name>Loop 52.1.1</Name>
<TripCount>3</TripCount>
<Latency>30</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<Loop52.1.1.1>
<Name>Loop 52.1.1.1</Name>
<TripCount>2</TripCount>
<Latency>8</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop52.1.1.1>
</Loop52.1.1>
</Loop52.1>
</Loop52>
<Loop53>
<Name>Loop 53</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop53.1>
<Name>Loop 53.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop53.1>
</Loop53>
<Loop54>
<Name>Loop 54</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop54.1>
<Name>Loop 54.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop54.1.1>
<Name>Loop 54.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop54.1.1>
</Loop54.1>
</Loop54>
<Loop55>
<Name>Loop 55</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop55.1>
<Name>Loop 55.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop55.1>
</Loop55>
<Loop56>
<Name>Loop 56</Name>
<TripCount>48</TripCount>
<Latency>7008</Latency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<Loop56.1>
<Name>Loop 56.1</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop56.1.1>
<Name>Loop 56.1.1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop56.1.1>
</Loop56.1>
</Loop56>
<Loop57>
<Name>Loop 57</Name>
<TripCount>48</TripCount>
<Latency>7008</Latency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<Loop57.1>
<Name>Loop 57.1</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop57.1.1>
<Name>Loop 57.1.1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop57.1.1>
</Loop57.1>
</Loop57>
<Loop58>
<Name>Loop 58</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop58.1>
<Name>Loop 58.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop58.1.1>
<Name>Loop 58.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop58.1.1>
</Loop58.1>
</Loop58>
<Loop59>
<Name>Loop 59</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop59.1>
<Name>Loop 59.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop59.1>
</Loop59>
<Loop60>
<Name>Loop 60</Name>
<TripCount>24</TripCount>
<Latency>2352</Latency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<Loop60.1>
<Name>Loop 60.1</Name>
<TripCount>3</TripCount>
<Latency>96</Latency>
<IterationLatency>32</IterationLatency>
<PipelineDepth>32</PipelineDepth>
<Loop60.1.1>
<Name>Loop 60.1.1</Name>
<TripCount>3</TripCount>
<Latency>30</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<Loop60.1.1.1>
<Name>Loop 60.1.1.1</Name>
<TripCount>2</TripCount>
<Latency>8</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop60.1.1.1>
</Loop60.1.1>
</Loop60.1>
</Loop60>
<Loop61>
<Name>Loop 61</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop61.1>
<Name>Loop 61.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop61.1>
</Loop61>
<Loop62>
<Name>Loop 62</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop62.1>
<Name>Loop 62.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop62.1.1>
<Name>Loop 62.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop62.1.1>
</Loop62.1>
</Loop62>
<Loop63>
<Name>Loop 63</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop63.1>
<Name>Loop 63.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop63.1>
</Loop63>
<Loop64>
<Name>Loop 64</Name>
<TripCount>48</TripCount>
<Latency>7008</Latency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<Loop64.1>
<Name>Loop 64.1</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop64.1.1>
<Name>Loop 64.1.1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop64.1.1>
</Loop64.1>
</Loop64>
<Loop65>
<Name>Loop 65</Name>
<TripCount>48</TripCount>
<Latency>7008</Latency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<Loop65.1>
<Name>Loop 65.1</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop65.1.1>
<Name>Loop 65.1.1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop65.1.1>
</Loop65.1>
</Loop65>
<Loop66>
<Name>Loop 66</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop66.1>
<Name>Loop 66.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop66.1.1>
<Name>Loop 66.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop66.1.1>
</Loop66.1>
</Loop66>
<Loop67>
<Name>Loop 67</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop67.1>
<Name>Loop 67.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop67.1>
</Loop67>
<Loop68>
<Name>Loop 68</Name>
<TripCount>24</TripCount>
<Latency>2352</Latency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<Loop68.1>
<Name>Loop 68.1</Name>
<TripCount>3</TripCount>
<Latency>96</Latency>
<IterationLatency>32</IterationLatency>
<PipelineDepth>32</PipelineDepth>
<Loop68.1.1>
<Name>Loop 68.1.1</Name>
<TripCount>3</TripCount>
<Latency>30</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<Loop68.1.1.1>
<Name>Loop 68.1.1.1</Name>
<TripCount>2</TripCount>
<Latency>8</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop68.1.1.1>
</Loop68.1.1>
</Loop68.1>
</Loop68>
<Loop69>
<Name>Loop 69</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop69.1>
<Name>Loop 69.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop69.1>
</Loop69>
<Loop70>
<Name>Loop 70</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop70.1>
<Name>Loop 70.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop70.1.1>
<Name>Loop 70.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop70.1.1>
</Loop70.1>
</Loop70>
<Loop71>
<Name>Loop 71</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop71.1>
<Name>Loop 71.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop71.1>
</Loop71>
<Loop72>
<Name>Loop 72</Name>
<TripCount>48</TripCount>
<Latency>7008</Latency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<Loop72.1>
<Name>Loop 72.1</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop72.1.1>
<Name>Loop 72.1.1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop72.1.1>
</Loop72.1>
</Loop72>
<Loop73>
<Name>Loop 73</Name>
<TripCount>48</TripCount>
<Latency>7008</Latency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<Loop73.1>
<Name>Loop 73.1</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop73.1.1>
<Name>Loop 73.1.1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop73.1.1>
</Loop73.1>
</Loop73>
<Loop74>
<Name>Loop 74</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop74.1>
<Name>Loop 74.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop74.1.1>
<Name>Loop 74.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop74.1.1>
</Loop74.1>
</Loop74>
<Loop75>
<Name>Loop 75</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop75.1>
<Name>Loop 75.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop75.1>
</Loop75>
<Loop76>
<Name>Loop 76</Name>
<TripCount>24</TripCount>
<Latency>2352</Latency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<Loop76.1>
<Name>Loop 76.1</Name>
<TripCount>3</TripCount>
<Latency>96</Latency>
<IterationLatency>32</IterationLatency>
<PipelineDepth>32</PipelineDepth>
<Loop76.1.1>
<Name>Loop 76.1.1</Name>
<TripCount>3</TripCount>
<Latency>30</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<Loop76.1.1.1>
<Name>Loop 76.1.1.1</Name>
<TripCount>2</TripCount>
<Latency>8</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop76.1.1.1>
</Loop76.1.1>
</Loop76.1>
</Loop76>
<Loop77>
<Name>Loop 77</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop77.1>
<Name>Loop 77.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop77.1>
</Loop77>
<Loop78>
<Name>Loop 78</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop78.1>
<Name>Loop 78.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop78.1.1>
<Name>Loop 78.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop78.1.1>
</Loop78.1>
</Loop78>
<Loop79>
<Name>Loop 79</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop79.1>
<Name>Loop 79.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop79.1>
</Loop79>
<Loop80>
<Name>Loop 80</Name>
<TripCount>48</TripCount>
<Latency>7008</Latency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<Loop80.1>
<Name>Loop 80.1</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop80.1.1>
<Name>Loop 80.1.1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop80.1.1>
</Loop80.1>
</Loop80>
<Loop81>
<Name>Loop 81</Name>
<TripCount>48</TripCount>
<Latency>7008</Latency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<Loop81.1>
<Name>Loop 81.1</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop81.1.1>
<Name>Loop 81.1.1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop81.1.1>
</Loop81.1>
</Loop81>
<Loop82>
<Name>Loop 82</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop82.1>
<Name>Loop 82.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop82.1.1>
<Name>Loop 82.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop82.1.1>
</Loop82.1>
</Loop82>
<Loop83>
<Name>Loop 83</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop83.1>
<Name>Loop 83.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop83.1>
</Loop83>
<Loop84>
<Name>Loop 84</Name>
<TripCount>24</TripCount>
<Latency>2352</Latency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<Loop84.1>
<Name>Loop 84.1</Name>
<TripCount>3</TripCount>
<Latency>96</Latency>
<IterationLatency>32</IterationLatency>
<PipelineDepth>32</PipelineDepth>
<Loop84.1.1>
<Name>Loop 84.1.1</Name>
<TripCount>3</TripCount>
<Latency>30</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<Loop84.1.1.1>
<Name>Loop 84.1.1.1</Name>
<TripCount>2</TripCount>
<Latency>8</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop84.1.1.1>
</Loop84.1.1>
</Loop84.1>
</Loop84>
<Loop85>
<Name>Loop 85</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop85.1>
<Name>Loop 85.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop85.1>
</Loop85>
<Loop86>
<Name>Loop 86</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop86.1>
<Name>Loop 86.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop86.1.1>
<Name>Loop 86.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop86.1.1>
</Loop86.1>
</Loop86>
<Loop87>
<Name>Loop 87</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop87.1>
<Name>Loop 87.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop87.1>
</Loop87>
<Loop88>
<Name>Loop 88</Name>
<TripCount>48</TripCount>
<Latency>7008</Latency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<Loop88.1>
<Name>Loop 88.1</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop88.1.1>
<Name>Loop 88.1.1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop88.1.1>
</Loop88.1>
</Loop88>
<Loop89>
<Name>Loop 89</Name>
<TripCount>48</TripCount>
<Latency>7008</Latency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<Loop89.1>
<Name>Loop 89.1</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop89.1.1>
<Name>Loop 89.1.1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop89.1.1>
</Loop89.1>
</Loop89>
<Loop90>
<Name>Loop 90</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop90.1>
<Name>Loop 90.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop90.1.1>
<Name>Loop 90.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop90.1.1>
</Loop90.1>
</Loop90>
<Loop91>
<Name>Loop 91</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop91.1>
<Name>Loop 91.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop91.1>
</Loop91>
<Loop92>
<Name>Loop 92</Name>
<TripCount>24</TripCount>
<Latency>2352</Latency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<Loop92.1>
<Name>Loop 92.1</Name>
<TripCount>3</TripCount>
<Latency>96</Latency>
<IterationLatency>32</IterationLatency>
<PipelineDepth>32</PipelineDepth>
<Loop92.1.1>
<Name>Loop 92.1.1</Name>
<TripCount>3</TripCount>
<Latency>30</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<Loop92.1.1.1>
<Name>Loop 92.1.1.1</Name>
<TripCount>2</TripCount>
<Latency>8</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop92.1.1.1>
</Loop92.1.1>
</Loop92.1>
</Loop92>
<Loop93>
<Name>Loop 93</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop93.1>
<Name>Loop 93.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop93.1>
</Loop93>
<Loop94>
<Name>Loop 94</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop94.1>
<Name>Loop 94.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop94.1.1>
<Name>Loop 94.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop94.1.1>
</Loop94.1>
</Loop94>
<Loop95>
<Name>Loop 95</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop95.1>
<Name>Loop 95.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop95.1>
</Loop95>
<Loop96>
<Name>Loop 96</Name>
<TripCount>48</TripCount>
<Latency>7008</Latency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<Loop96.1>
<Name>Loop 96.1</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop96.1.1>
<Name>Loop 96.1.1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop96.1.1>
</Loop96.1>
</Loop96>
<Loop97>
<Name>Loop 97</Name>
<TripCount>48</TripCount>
<Latency>7008</Latency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<Loop97.1>
<Name>Loop 97.1</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop97.1.1>
<Name>Loop 97.1.1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop97.1.1>
</Loop97.1>
</Loop97>
<Loop98>
<Name>Loop 98</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop98.1>
<Name>Loop 98.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop98.1.1>
<Name>Loop 98.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop98.1.1>
</Loop98.1>
</Loop98>
<Loop99>
<Name>Loop 99</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop99.1>
<Name>Loop 99.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop99.1>
</Loop99>
<Loop100>
<Name>Loop 100</Name>
<TripCount>24</TripCount>
<Latency>2352</Latency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<Loop100.1>
<Name>Loop 100.1</Name>
<TripCount>3</TripCount>
<Latency>96</Latency>
<IterationLatency>32</IterationLatency>
<PipelineDepth>32</PipelineDepth>
<Loop100.1.1>
<Name>Loop 100.1.1</Name>
<TripCount>3</TripCount>
<Latency>30</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<Loop100.1.1.1>
<Name>Loop 100.1.1.1</Name>
<TripCount>2</TripCount>
<Latency>8</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop100.1.1.1>
</Loop100.1.1>
</Loop100.1>
</Loop100>
<Loop101>
<Name>Loop 101</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop101.1>
<Name>Loop 101.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop101.1>
</Loop101>
<Loop102>
<Name>Loop 102</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop102.1>
<Name>Loop 102.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop102.1.1>
<Name>Loop 102.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop102.1.1>
</Loop102.1>
</Loop102>
<Loop103>
<Name>Loop 103</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop103.1>
<Name>Loop 103.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop103.1>
</Loop103>
<Loop104>
<Name>Loop 104</Name>
<TripCount>48</TripCount>
<Latency>7008</Latency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<Loop104.1>
<Name>Loop 104.1</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop104.1.1>
<Name>Loop 104.1.1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop104.1.1>
</Loop104.1>
</Loop104>
<Loop105>
<Name>Loop 105</Name>
<TripCount>48</TripCount>
<Latency>7008</Latency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<Loop105.1>
<Name>Loop 105.1</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop105.1.1>
<Name>Loop 105.1.1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop105.1.1>
</Loop105.1>
</Loop105>
<Loop106>
<Name>Loop 106</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop106.1>
<Name>Loop 106.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop106.1.1>
<Name>Loop 106.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop106.1.1>
</Loop106.1>
</Loop106>
<Loop107>
<Name>Loop 107</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop107.1>
<Name>Loop 107.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop107.1>
</Loop107>
<Loop108>
<Name>Loop 108</Name>
<TripCount>24</TripCount>
<Latency>2352</Latency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<Loop108.1>
<Name>Loop 108.1</Name>
<TripCount>3</TripCount>
<Latency>96</Latency>
<IterationLatency>32</IterationLatency>
<PipelineDepth>32</PipelineDepth>
<Loop108.1.1>
<Name>Loop 108.1.1</Name>
<TripCount>3</TripCount>
<Latency>30</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<Loop108.1.1.1>
<Name>Loop 108.1.1.1</Name>
<TripCount>2</TripCount>
<Latency>8</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop108.1.1.1>
</Loop108.1.1>
</Loop108.1>
</Loop108>
<Loop109>
<Name>Loop 109</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop109.1>
<Name>Loop 109.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop109.1>
</Loop109>
<Loop110>
<Name>Loop 110</Name>
<TripCount>24</TripCount>
<Latency>8112</Latency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<Loop110.1>
<Name>Loop 110.1</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop110.1.1>
<Name>Loop 110.1.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop110.1.1>
</Loop110.1>
</Loop110>
<Loop111>
<Name>Loop 111</Name>
<TripCount>24</TripCount>
<Latency>192</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Loop111.1>
<Name>Loop 111.1</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop111.1>
</Loop111>
<Loop112>
<Name>Loop 112</Name>
<TripCount>48</TripCount>
<Latency>7008</Latency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<Loop112.1>
<Name>Loop 112.1</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop112.1.1>
<Name>Loop 112.1.1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop112.1.1>
</Loop112.1>
</Loop112>
<Loop113>
<Name>Loop 113</Name>
<TripCount>24</TripCount>
<Latency>28848</Latency>
<IterationLatency>1202</IterationLatency>
<PipelineDepth>1202</PipelineDepth>
<Loop113.1>
<Name>Loop 113.1</Name>
<TripCount>24</TripCount>
<Latency>1200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<Loop113.1.1>
<Name>Loop 113.1.1</Name>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop113.1.1>
</Loop113.1>
</Loop113>
<Loop114>
<Name>Loop 114</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop114.1>
<Name>Loop 114.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop114.1>
</Loop114>
<Loop115>
<Name>Loop 115</Name>
<TripCount>24</TripCount>
<Latency>4080</Latency>
<IterationLatency>170</IterationLatency>
<PipelineDepth>170</PipelineDepth>
<Loop115.1>
<Name>Loop 115.1</Name>
<TripCount>3</TripCount>
<Latency>168</Latency>
<IterationLatency>56</IterationLatency>
<PipelineDepth>56</PipelineDepth>
<Loop115.1.1>
<Name>Loop 115.1.1</Name>
<TripCount>3</TripCount>
<Latency>54</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop115.1.1.1>
<Name>Loop 115.1.1.1</Name>
<TripCount>4</TripCount>
<Latency>16</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop115.1.1.1>
</Loop115.1.1>
</Loop115.1>
</Loop115>
<Loop116>
<Name>Loop 116</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop116.1>
<Name>Loop 116.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop116.1>
</Loop116>
<Loop117>
<Name>Loop 117</Name>
<TripCount>24</TripCount>
<Latency>28848</Latency>
<IterationLatency>1202</IterationLatency>
<PipelineDepth>1202</PipelineDepth>
<Loop117.1>
<Name>Loop 117.1</Name>
<TripCount>24</TripCount>
<Latency>1200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<Loop117.1.1>
<Name>Loop 117.1.1</Name>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop117.1.1>
</Loop117.1>
</Loop117>
<Loop118>
<Name>Loop 118</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop118.1>
<Name>Loop 118.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop118.1>
</Loop118>
<Loop119>
<Name>Loop 119</Name>
<TripCount>24</TripCount>
<Latency>4080</Latency>
<IterationLatency>170</IterationLatency>
<PipelineDepth>170</PipelineDepth>
<Loop119.1>
<Name>Loop 119.1</Name>
<TripCount>3</TripCount>
<Latency>168</Latency>
<IterationLatency>56</IterationLatency>
<PipelineDepth>56</PipelineDepth>
<Loop119.1.1>
<Name>Loop 119.1.1</Name>
<TripCount>3</TripCount>
<Latency>54</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop119.1.1.1>
<Name>Loop 119.1.1.1</Name>
<TripCount>4</TripCount>
<Latency>16</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop119.1.1.1>
</Loop119.1.1>
</Loop119.1>
</Loop119>
<Loop120>
<Name>Loop 120</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop120.1>
<Name>Loop 120.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop120.1>
</Loop120>
<Loop121>
<Name>Loop 121</Name>
<TripCount>24</TripCount>
<Latency>28848</Latency>
<IterationLatency>1202</IterationLatency>
<PipelineDepth>1202</PipelineDepth>
<Loop121.1>
<Name>Loop 121.1</Name>
<TripCount>24</TripCount>
<Latency>1200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<Loop121.1.1>
<Name>Loop 121.1.1</Name>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop121.1.1>
</Loop121.1>
</Loop121>
<Loop122>
<Name>Loop 122</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop122.1>
<Name>Loop 122.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop122.1>
</Loop122>
<Loop123>
<Name>Loop 123</Name>
<TripCount>96</TripCount>
<Latency>4032</Latency>
<IterationLatency>42</IterationLatency>
<PipelineDepth>42</PipelineDepth>
<Loop123.1>
<Name>Loop 123.1</Name>
<TripCount>4</TripCount>
<Latency>40</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<Loop123.1.1>
<Name>Loop 123.1.1</Name>
<TripCount>4</TripCount>
<Latency>8</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop123.1.1>
</Loop123.1>
</Loop123>
<Loop124>
<Name>Loop 124</Name>
<TripCount>24</TripCount>
<Latency>28848</Latency>
<IterationLatency>1202</IterationLatency>
<PipelineDepth>1202</PipelineDepth>
<Loop124.1>
<Name>Loop 124.1</Name>
<TripCount>24</TripCount>
<Latency>1200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<Loop124.1.1>
<Name>Loop 124.1.1</Name>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop124.1.1>
</Loop124.1>
</Loop124>
<Loop125>
<Name>Loop 125</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop125.1>
<Name>Loop 125.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop125.1>
</Loop125>
<Loop126>
<Name>Loop 126</Name>
<TripCount>24</TripCount>
<Latency>4080</Latency>
<IterationLatency>170</IterationLatency>
<PipelineDepth>170</PipelineDepth>
<Loop126.1>
<Name>Loop 126.1</Name>
<TripCount>3</TripCount>
<Latency>168</Latency>
<IterationLatency>56</IterationLatency>
<PipelineDepth>56</PipelineDepth>
<Loop126.1.1>
<Name>Loop 126.1.1</Name>
<TripCount>3</TripCount>
<Latency>54</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop126.1.1.1>
<Name>Loop 126.1.1.1</Name>
<TripCount>4</TripCount>
<Latency>16</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop126.1.1.1>
</Loop126.1.1>
</Loop126.1>
</Loop126>
<Loop127>
<Name>Loop 127</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop127.1>
<Name>Loop 127.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop127.1>
</Loop127>
<Loop128>
<Name>Loop 128</Name>
<TripCount>24</TripCount>
<Latency>28848</Latency>
<IterationLatency>1202</IterationLatency>
<PipelineDepth>1202</PipelineDepth>
<Loop128.1>
<Name>Loop 128.1</Name>
<TripCount>24</TripCount>
<Latency>1200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<Loop128.1.1>
<Name>Loop 128.1.1</Name>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop128.1.1>
</Loop128.1>
</Loop128>
<Loop129>
<Name>Loop 129</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop129.1>
<Name>Loop 129.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop129.1>
</Loop129>
<Loop130>
<Name>Loop 130</Name>
<TripCount>96</TripCount>
<Latency>4032</Latency>
<IterationLatency>42</IterationLatency>
<PipelineDepth>42</PipelineDepth>
<Loop130.1>
<Name>Loop 130.1</Name>
<TripCount>4</TripCount>
<Latency>40</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<Loop130.1.1>
<Name>Loop 130.1.1</Name>
<TripCount>4</TripCount>
<Latency>8</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop130.1.1>
</Loop130.1>
</Loop130>
<Loop131>
<Name>Loop 131</Name>
<TripCount>96</TripCount>
<Latency>4032</Latency>
<IterationLatency>42</IterationLatency>
<PipelineDepth>42</PipelineDepth>
<Loop131.1>
<Name>Loop 131.1</Name>
<TripCount>4</TripCount>
<Latency>40</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<Loop131.1.1>
<Name>Loop 131.1.1</Name>
<TripCount>4</TripCount>
<Latency>8</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop131.1.1>
</Loop131.1>
</Loop131>
<Loop132>
<Name>Loop 132</Name>
<TripCount>24</TripCount>
<Latency>28848</Latency>
<IterationLatency>1202</IterationLatency>
<PipelineDepth>1202</PipelineDepth>
<Loop132.1>
<Name>Loop 132.1</Name>
<TripCount>24</TripCount>
<Latency>1200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<Loop132.1.1>
<Name>Loop 132.1.1</Name>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop132.1.1>
</Loop132.1>
</Loop132>
<Loop133>
<Name>Loop 133</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop133.1>
<Name>Loop 133.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop133.1>
</Loop133>
<Loop134>
<Name>Loop 134</Name>
<TripCount>24</TripCount>
<Latency>4080</Latency>
<IterationLatency>170</IterationLatency>
<PipelineDepth>170</PipelineDepth>
<Loop134.1>
<Name>Loop 134.1</Name>
<TripCount>3</TripCount>
<Latency>168</Latency>
<IterationLatency>56</IterationLatency>
<PipelineDepth>56</PipelineDepth>
<Loop134.1.1>
<Name>Loop 134.1.1</Name>
<TripCount>3</TripCount>
<Latency>54</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop134.1.1.1>
<Name>Loop 134.1.1.1</Name>
<TripCount>4</TripCount>
<Latency>16</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop134.1.1.1>
</Loop134.1.1>
</Loop134.1>
</Loop134>
<Loop135>
<Name>Loop 135</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop135.1>
<Name>Loop 135.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop135.1>
</Loop135>
<Loop136>
<Name>Loop 136</Name>
<TripCount>24</TripCount>
<Latency>28848</Latency>
<IterationLatency>1202</IterationLatency>
<PipelineDepth>1202</PipelineDepth>
<Loop136.1>
<Name>Loop 136.1</Name>
<TripCount>24</TripCount>
<Latency>1200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<Loop136.1.1>
<Name>Loop 136.1.1</Name>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop136.1.1>
</Loop136.1>
</Loop136>
<Loop137>
<Name>Loop 137</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop137.1>
<Name>Loop 137.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop137.1>
</Loop137>
<Loop138>
<Name>Loop 138</Name>
<TripCount>96</TripCount>
<Latency>4032</Latency>
<IterationLatency>42</IterationLatency>
<PipelineDepth>42</PipelineDepth>
<Loop138.1>
<Name>Loop 138.1</Name>
<TripCount>4</TripCount>
<Latency>40</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<Loop138.1.1>
<Name>Loop 138.1.1</Name>
<TripCount>4</TripCount>
<Latency>8</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop138.1.1>
</Loop138.1>
</Loop138>
<Loop139>
<Name>Loop 139</Name>
<TripCount>96</TripCount>
<Latency>4032</Latency>
<IterationLatency>42</IterationLatency>
<PipelineDepth>42</PipelineDepth>
<Loop139.1>
<Name>Loop 139.1</Name>
<TripCount>4</TripCount>
<Latency>40</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<Loop139.1.1>
<Name>Loop 139.1.1</Name>
<TripCount>4</TripCount>
<Latency>8</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop139.1.1>
</Loop139.1>
</Loop139>
<Loop140>
<Name>Loop 140</Name>
<TripCount>24</TripCount>
<Latency>28848</Latency>
<IterationLatency>1202</IterationLatency>
<PipelineDepth>1202</PipelineDepth>
<Loop140.1>
<Name>Loop 140.1</Name>
<TripCount>24</TripCount>
<Latency>1200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<Loop140.1.1>
<Name>Loop 140.1.1</Name>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop140.1.1>
</Loop140.1>
</Loop140>
<Loop141>
<Name>Loop 141</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop141.1>
<Name>Loop 141.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop141.1>
</Loop141>
<Loop142>
<Name>Loop 142</Name>
<TripCount>24</TripCount>
<Latency>4080</Latency>
<IterationLatency>170</IterationLatency>
<PipelineDepth>170</PipelineDepth>
<Loop142.1>
<Name>Loop 142.1</Name>
<TripCount>3</TripCount>
<Latency>168</Latency>
<IterationLatency>56</IterationLatency>
<PipelineDepth>56</PipelineDepth>
<Loop142.1.1>
<Name>Loop 142.1.1</Name>
<TripCount>3</TripCount>
<Latency>54</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop142.1.1.1>
<Name>Loop 142.1.1.1</Name>
<TripCount>4</TripCount>
<Latency>16</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop142.1.1.1>
</Loop142.1.1>
</Loop142.1>
</Loop142>
<Loop143>
<Name>Loop 143</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop143.1>
<Name>Loop 143.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop143.1>
</Loop143>
<Loop144>
<Name>Loop 144</Name>
<TripCount>24</TripCount>
<Latency>28848</Latency>
<IterationLatency>1202</IterationLatency>
<PipelineDepth>1202</PipelineDepth>
<Loop144.1>
<Name>Loop 144.1</Name>
<TripCount>24</TripCount>
<Latency>1200</Latency>
<IterationLatency>50</IterationLatency>
<PipelineDepth>50</PipelineDepth>
<Loop144.1.1>
<Name>Loop 144.1.1</Name>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop144.1.1>
</Loop144.1>
</Loop144>
<Loop145>
<Name>Loop 145</Name>
<TripCount>24</TripCount>
<Latency>336</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<Loop145.1>
<Name>Loop 145.1</Name>
<TripCount>4</TripCount>
<Latency>12</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop145.1>
</Loop145>
<Loop146>
<Name>Loop 146</Name>
<TripCount>96</TripCount>
<Latency>4032</Latency>
<IterationLatency>42</IterationLatency>
<PipelineDepth>42</PipelineDepth>
<Loop146.1>
<Name>Loop 146.1</Name>
<TripCount>4</TripCount>
<Latency>40</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<Loop146.1.1>
<Name>Loop 146.1.1</Name>
<TripCount>4</TripCount>
<Latency>8</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop146.1.1>
</Loop146.1>
</Loop146>
<Loop147>
<Name>Loop 147</Name>
<TripCount>192</TripCount>
<Latency>8064</Latency>
<IterationLatency>42</IterationLatency>
<PipelineDepth>42</PipelineDepth>
<Loop147.1>
<Name>Loop 147.1</Name>
<TripCount>4</TripCount>
<Latency>40</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<Loop147.1.1>
<Name>Loop 147.1.1</Name>
<TripCount>4</TripCount>
<Latency>8</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop147.1.1>
</Loop147.1>
</Loop147>
<Loop148>
<Name>Loop 148</Name>
<TripCount>10</TripCount>
<Latency>56410</Latency>
<IterationLatency>5641</IterationLatency>
<PipelineDepth>5641</PipelineDepth>
<Loop148.1>
<Name>Loop 148.1</Name>
<TripCount>512</TripCount>
<Latency>5632</Latency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
</Loop148.1>
</Loop148>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>834</BRAM_18K>
<DSP48E>80</DSP48E>
<FF>63802</FF>
<LUT>50444</LUT>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>ShuffleNetV2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>ShuffleNetV2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>ShuffleNetV2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>ShuffleNetV2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>ShuffleNetV2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>ShuffleNetV2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>image_r_address0</name>
<Object>image_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>image_r_ce0</name>
<Object>image_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>image_r_q0</name>
<Object>image_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_weight_address0</name>
<Object>conv1_weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_weight_ce0</name>
<Object>conv1_weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_weight_q0</name>
<Object>conv1_weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>shuffle_conv_3x3_address0</name>
<Object>shuffle_conv_3x3</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>shuffle_conv_3x3_ce0</name>
<Object>shuffle_conv_3x3</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>shuffle_conv_3x3_q0</name>
<Object>shuffle_conv_3x3</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>shuffle_conv_1x1_address0</name>
<Object>shuffle_conv_1x1</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>shuffle_conv_1x1_ce0</name>
<Object>shuffle_conv_1x1</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>shuffle_conv_1x1_q0</name>
<Object>shuffle_conv_1x1</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_last_weight_address0</name>
<Object>conv_last_weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>17</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_last_weight_ce0</name>
<Object>conv_last_weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_last_weight_q0</name>
<Object>conv_last_weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>fc_weight_address0</name>
<Object>fc_weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>fc_weight_ce0</name>
<Object>fc_weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>fc_weight_q0</name>
<Object>fc_weight</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>bias_address0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>bias_ce0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>bias_q0</name>
<Object>bias</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>fc_output_address0</name>
<Object>fc_output</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>fc_output_ce0</name>
<Object>fc_output</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>fc_output_we0</name>
<Object>fc_output</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>fc_output_d0</name>
<Object>fc_output</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
