# do Ceas.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:03 on Feb 15,2023
# vcom -work work Num0_12.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package arriaii_atom_pack
# -- Loading package arriaii_components
# -- Compiling entity SchemaFinala
# -- Compiling architecture structure of SchemaFinala
# End time: 14:30:03 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:03 on Feb 15,2023
# vcom -work work SimulareFinala.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SchemaFinala_vhd_vec_tst
# -- Compiling architecture SchemaFinala_arch of SchemaFinala_vhd_vec_tst
# End time: 14:30:03 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -sdfmax "SchemaFinala_vhd_vec_tst/i1=Num0_12_vhd.sdo" -L arriaii -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.SchemaFinala_vhd_vec_tst 
# Start time: 14:30:03 on Feb 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.schemafinala_vhd_vec_tst(schemafinala_arch)
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading arriaii.arriaii_atom_pack(body)
# Loading arriaii.arriaii_components
# Loading work.schemafinala(structure)
# Loading ieee.std_logic_arith(body)
# Loading arriaii.arriaii_io_obuf(arch)
# Loading arriaii.arriaii_io_ibuf(arch)
# Loading arriaii.arriaii_clkena(vital_clkena)
# Loading arriaii.arriaii_ena_reg(behave)
# Loading arriaii.arriaii_and2(altvital)
# Loading arriaii.arriaii_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# Loading instances from Num0_12_vhd.sdo
# Loading timing data from Num0_12_vhd.sdo
# ** Warning: Design size of 30829 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /schemafinala_vhd_vec_tst File: SimulareFinala.vwf.vht
# after#33
# Simulation time: 3837855 ps
# Simulation time: 3837855 ps
# Simulation time: 3837855 ps
# Simulation time: 3837855 ps
# Simulation time: 3837855 ps
# Simulation time: 3837855 ps
# Simulation time: 3837855 ps
# Simulation time: 3837855 ps
# Simulation time: 60277914 ps
# Simulation time: 60277914 ps
# Simulation time: 60277914 ps
# Simulation time: 60277914 ps
# Simulation time: 60277914 ps
# Simulation time: 60277914 ps
# End time: 14:30:39 on Feb 15,2023, Elapsed time: 0:00:36
# Errors: 0, Warnings: 1
