ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"UDS.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/UDS.c"
  20              		.section	.text.getSID,"ax",%progbits
  21              		.align	1
  22              		.global	getSID
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	getSID:
  28              	.LVL0:
  29              	.LFB137:
   1:Core/Src/UDS.c **** #include "UDS.h"
   2:Core/Src/UDS.c **** 
   3:Core/Src/UDS.c **** #define NRC 0x7F
   4:Core/Src/UDS.c **** #define INVALID_LENGTH 0x13
   5:Core/Src/UDS.c **** #define INVALID_DID 0x31
   6:Core/Src/UDS.c **** #define WRONG_KEY 0x35
   7:Core/Src/UDS.c **** #define ACCESS_DENIED 0x33
   8:Core/Src/UDS.c **** 
   9:Core/Src/UDS.c **** uint8_t Seed[4] = {0x01, 0x08, 0x82, 0x21};
  10:Core/Src/UDS.c **** uint8_t Key[4] =   {0x00, 0x00, 0x00, 0x00};
  11:Core/Src/UDS.c **** 
  12:Core/Src/UDS.c **** uint8_t flag_SeedProvided = 0;
  13:Core/Src/UDS.c **** uint8_t flag_SecurityUnlocked = 0;
  14:Core/Src/UDS.c **** 
  15:Core/Src/UDS.c **** uint16_t newStdId = 0x0000;
  16:Core/Src/UDS.c **** 
  17:Core/Src/UDS.c **** uint8_t getSID(uint8_t data[])
  18:Core/Src/UDS.c **** {
  30              		.loc 1 18 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  19:Core/Src/UDS.c ****     return data[1];
  35              		.loc 1 19 5 view .LVU1
  20:Core/Src/UDS.c **** }
  36              		.loc 1 20 1 is_stmt 0 view .LVU2
  37 0000 4078     		ldrb	r0, [r0, #1]	@ zero_extendqisi2
  38              	.LVL1:
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 2


  39              		.loc 1 20 1 view .LVU3
  40 0002 7047     		bx	lr
  41              		.cfi_endproc
  42              	.LFE137:
  44              		.section	.text.getDID,"ax",%progbits
  45              		.align	1
  46              		.global	getDID
  47              		.syntax unified
  48              		.thumb
  49              		.thumb_func
  51              	getDID:
  52              	.LVL2:
  53              	.LFB138:
  21:Core/Src/UDS.c **** 
  22:Core/Src/UDS.c **** uint16_t getDID(uint8_t data[])
  23:Core/Src/UDS.c **** {
  54              		.loc 1 23 1 is_stmt 1 view -0
  55              		.cfi_startproc
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 0, uses_anonymous_args = 0
  58              		@ link register save eliminated.
  24:Core/Src/UDS.c ****     uint16_t tmp = 0x0000;
  59              		.loc 1 24 5 view .LVU5
  25:Core/Src/UDS.c ****     tmp = data[2];
  60              		.loc 1 25 5 view .LVU6
  61              		.loc 1 25 15 is_stmt 0 view .LVU7
  62 0000 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
  63              	.LVL3:
  26:Core/Src/UDS.c ****     tmp <<= 8;
  64              		.loc 1 26 5 is_stmt 1 view .LVU8
  27:Core/Src/UDS.c ****     tmp += data[3];
  65              		.loc 1 27 5 view .LVU9
  66              		.loc 1 27 16 is_stmt 0 view .LVU10
  67 0002 C078     		ldrb	r0, [r0, #3]	@ zero_extendqisi2
  68              	.LVL4:
  69              		.loc 1 27 9 view .LVU11
  70 0004 00EB0320 		add	r0, r0, r3, lsl #8
  71              	.LVL5:
  28:Core/Src/UDS.c ****     return tmp;
  72              		.loc 1 28 5 is_stmt 1 view .LVU12
  29:Core/Src/UDS.c **** }
  73              		.loc 1 29 1 is_stmt 0 view .LVU13
  74 0008 80B2     		uxth	r0, r0
  75              		.loc 1 29 1 view .LVU14
  76 000a 7047     		bx	lr
  77              		.cfi_endproc
  78              	.LFE138:
  80              		.section	.text.CAN1_Send,"ax",%progbits
  81              		.align	1
  82              		.global	CAN1_Send
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  87              	CAN1_Send:
  88              	.LFB139:
  30:Core/Src/UDS.c **** 
  31:Core/Src/UDS.c **** 
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 3


  32:Core/Src/UDS.c **** void CAN1_Send()
  33:Core/Src/UDS.c **** {
  89              		.loc 1 33 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93 0000 38B5     		push	{r3, r4, r5, lr}
  94              		.cfi_def_cfa_offset 16
  95              		.cfi_offset 3, -16
  96              		.cfi_offset 4, -12
  97              		.cfi_offset 5, -8
  98              		.cfi_offset 14, -4
  34:Core/Src/UDS.c ****   PrintCANLog(CAN1_pHeader.StdId, CAN1_DATA_TX);
  99              		.loc 1 34 3 view .LVU16
 100              		.loc 1 34 27 is_stmt 0 view .LVU17
 101 0002 084C     		ldr	r4, .L7
 102              		.loc 1 34 3 view .LVU18
 103 0004 084D     		ldr	r5, .L7+4
 104 0006 2946     		mov	r1, r5
 105 0008 2088     		ldrh	r0, [r4]
 106 000a FFF7FEFF 		bl	PrintCANLog
 107              	.LVL6:
  35:Core/Src/UDS.c ****   if (HAL_CAN_AddTxMessage(&hcan1, &CAN1_pHeader, CAN1_DATA_TX,
 108              		.loc 1 35 3 is_stmt 1 view .LVU19
 109              		.loc 1 35 7 is_stmt 0 view .LVU20
 110 000e 074B     		ldr	r3, .L7+8
 111 0010 2A46     		mov	r2, r5
 112 0012 2146     		mov	r1, r4
 113 0014 0648     		ldr	r0, .L7+12
 114 0016 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 115              	.LVL7:
 116              		.loc 1 35 6 discriminator 1 view .LVU21
 117 001a 00B9     		cbnz	r0, .L6
 118              	.L3:
  36:Core/Src/UDS.c ****                            &CAN1_pTxMailbox) != HAL_OK)
  37:Core/Src/UDS.c ****   {
  38:Core/Src/UDS.c ****     Error_Handler();
  39:Core/Src/UDS.c ****   }
  40:Core/Src/UDS.c **** }
 119              		.loc 1 40 1 view .LVU22
 120 001c 38BD     		pop	{r3, r4, r5, pc}
 121              	.L6:
 122              	.LBB2:
  38:Core/Src/UDS.c ****   }
 123              		.loc 1 38 5 is_stmt 1 view .LVU23
 124 001e FFF7FEFF 		bl	Error_Handler
 125              	.LVL8:
 126              	.LBE2:
 127              		.loc 1 40 1 is_stmt 0 view .LVU24
 128 0022 FBE7     		b	.L3
 129              	.L8:
 130              		.align	2
 131              	.L7:
 132 0024 00000000 		.word	CAN1_pHeader
 133 0028 00000000 		.word	CAN1_DATA_TX
 134 002c 00000000 		.word	CAN1_pTxMailbox
 135 0030 00000000 		.word	hcan1
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 4


 136              		.cfi_endproc
 137              	.LFE139:
 139              		.section	.text.CAN2_Send,"ax",%progbits
 140              		.align	1
 141              		.global	CAN2_Send
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 146              	CAN2_Send:
 147              	.LFB140:
  41:Core/Src/UDS.c **** 
  42:Core/Src/UDS.c **** void CAN2_Send()
  43:Core/Src/UDS.c **** {
 148              		.loc 1 43 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 0
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152 0000 38B5     		push	{r3, r4, r5, lr}
 153              		.cfi_def_cfa_offset 16
 154              		.cfi_offset 3, -16
 155              		.cfi_offset 4, -12
 156              		.cfi_offset 5, -8
 157              		.cfi_offset 14, -4
  44:Core/Src/UDS.c ****   PrintCANLog(CAN2_pHeader.StdId, CAN2_DATA_TX);
 158              		.loc 1 44 3 view .LVU26
 159              		.loc 1 44 27 is_stmt 0 view .LVU27
 160 0002 084C     		ldr	r4, .L13
 161              		.loc 1 44 3 view .LVU28
 162 0004 084D     		ldr	r5, .L13+4
 163 0006 2946     		mov	r1, r5
 164 0008 2088     		ldrh	r0, [r4]
 165 000a FFF7FEFF 		bl	PrintCANLog
 166              	.LVL9:
  45:Core/Src/UDS.c ****   if (HAL_CAN_AddTxMessage(&hcan2, &CAN2_pHeader, CAN2_DATA_TX,
 167              		.loc 1 45 3 is_stmt 1 view .LVU29
 168              		.loc 1 45 7 is_stmt 0 view .LVU30
 169 000e 074B     		ldr	r3, .L13+8
 170 0010 2A46     		mov	r2, r5
 171 0012 2146     		mov	r1, r4
 172 0014 0648     		ldr	r0, .L13+12
 173 0016 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 174              	.LVL10:
 175              		.loc 1 45 6 discriminator 1 view .LVU31
 176 001a 00B9     		cbnz	r0, .L12
 177              	.L9:
  46:Core/Src/UDS.c ****                            &CAN2_pTxMailbox) != HAL_OK)
  47:Core/Src/UDS.c ****   {
  48:Core/Src/UDS.c ****     Error_Handler();
  49:Core/Src/UDS.c ****   }
  50:Core/Src/UDS.c **** }
 178              		.loc 1 50 1 view .LVU32
 179 001c 38BD     		pop	{r3, r4, r5, pc}
 180              	.L12:
 181              	.LBB3:
  48:Core/Src/UDS.c ****   }
 182              		.loc 1 48 5 is_stmt 1 view .LVU33
 183 001e FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 5


 184              	.LVL11:
 185              	.LBE3:
 186              		.loc 1 50 1 is_stmt 0 view .LVU34
 187 0022 FBE7     		b	.L9
 188              	.L14:
 189              		.align	2
 190              	.L13:
 191 0024 00000000 		.word	CAN2_pHeader
 192 0028 00000000 		.word	CAN2_DATA_TX
 193 002c 00000000 		.word	CAN2_pTxMailbox
 194 0030 00000000 		.word	hcan2
 195              		.cfi_endproc
 196              	.LFE140:
 198              		.section	.text.FormatCANFrame,"ax",%progbits
 199              		.align	1
 200              		.global	FormatCANFrame
 201              		.syntax unified
 202              		.thumb
 203              		.thumb_func
 205              	FormatCANFrame:
 206              	.LVL12:
 207              	.LFB141:
  51:Core/Src/UDS.c **** 
  52:Core/Src/UDS.c **** void FormatCANFrame(uint8_t data[])
  53:Core/Src/UDS.c **** {
 208              		.loc 1 53 1 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		@ link register save eliminated.
  54:Core/Src/UDS.c ****     for (uint8_t loopIndx = data[0] + 1; loopIndx < 8; loopIndx++)
 213              		.loc 1 54 5 view .LVU36
 214              	.LBB4:
 215              		.loc 1 54 10 view .LVU37
 216              		.loc 1 54 33 is_stmt 0 view .LVU38
 217 0000 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 218              		.loc 1 54 18 view .LVU39
 219 0002 0133     		adds	r3, r3, #1
 220 0004 DBB2     		uxtb	r3, r3
 221              	.LVL13:
 222              		.loc 1 54 5 view .LVU40
 223 0006 01E0     		b	.L16
 224              	.L17:
 225              		.loc 1 54 64 is_stmt 1 discriminator 2 view .LVU41
 226 0008 0133     		adds	r3, r3, #1
 227              	.LVL14:
 228              		.loc 1 54 64 is_stmt 0 discriminator 2 view .LVU42
 229 000a DBB2     		uxtb	r3, r3
 230              	.LVL15:
 231              	.L16:
 232              		.loc 1 54 51 is_stmt 1 discriminator 1 view .LVU43
 233 000c 072B     		cmp	r3, #7
 234 000e 05D8     		bhi	.L19
  55:Core/Src/UDS.c ****     {
  56:Core/Src/UDS.c ****         if (data[loopIndx] == 0x00)
 235              		.loc 1 56 9 view .LVU44
 236              		.loc 1 56 17 is_stmt 0 view .LVU45
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 6


 237 0010 C25C     		ldrb	r2, [r0, r3]	@ zero_extendqisi2
 238              		.loc 1 56 12 view .LVU46
 239 0012 002A     		cmp	r2, #0
 240 0014 F8D1     		bne	.L17
  57:Core/Src/UDS.c ****         {
  58:Core/Src/UDS.c ****             data[loopIndx] = 0x55;
 241              		.loc 1 58 13 is_stmt 1 view .LVU47
 242              		.loc 1 58 28 is_stmt 0 view .LVU48
 243 0016 5522     		movs	r2, #85
 244 0018 C254     		strb	r2, [r0, r3]
 245 001a F5E7     		b	.L17
 246              	.L19:
 247              		.loc 1 58 28 view .LVU49
 248              	.LBE4:
  59:Core/Src/UDS.c ****         }
  60:Core/Src/UDS.c ****     }
  61:Core/Src/UDS.c **** }
 249              		.loc 1 61 1 view .LVU50
 250 001c 7047     		bx	lr
 251              		.cfi_endproc
 252              	.LFE141:
 254              		.section	.text.calculate_key_from_seed,"ax",%progbits
 255              		.align	1
 256              		.global	calculate_key_from_seed
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 261              	calculate_key_from_seed:
 262              	.LVL16:
 263              	.LFB142:
  62:Core/Src/UDS.c **** 
  63:Core/Src/UDS.c **** 
  64:Core/Src/UDS.c **** void calculate_key_from_seed(uint8_t *input, uint8_t *output)
  65:Core/Src/UDS.c **** {
 264              		.loc 1 65 1 is_stmt 1 view -0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268              		@ link register save eliminated.
  66:Core/Src/UDS.c ****     output[0] = input[0] ^ input[1];
 269              		.loc 1 66 5 view .LVU52
 270              		.loc 1 66 22 is_stmt 0 view .LVU53
 271 0000 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 272              		.loc 1 66 33 view .LVU54
 273 0002 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
 274              		.loc 1 66 15 view .LVU55
 275 0004 5340     		eors	r3, r3, r2
 276 0006 0B70     		strb	r3, [r1]
  67:Core/Src/UDS.c ****     output[1] = input[1] + input[2];
 277              		.loc 1 67 5 is_stmt 1 view .LVU56
 278              		.loc 1 67 22 is_stmt 0 view .LVU57
 279 0008 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 280              		.loc 1 67 33 view .LVU58
 281 000a 8278     		ldrb	r2, [r0, #2]	@ zero_extendqisi2
 282              		.loc 1 67 26 view .LVU59
 283 000c 1344     		add	r3, r3, r2
 284              		.loc 1 67 15 view .LVU60
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 7


 285 000e 4B70     		strb	r3, [r1, #1]
  68:Core/Src/UDS.c ****     output[2] = input[2] ^ input[3];
 286              		.loc 1 68 5 is_stmt 1 view .LVU61
 287              		.loc 1 68 22 is_stmt 0 view .LVU62
 288 0010 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 289              		.loc 1 68 33 view .LVU63
 290 0012 C278     		ldrb	r2, [r0, #3]	@ zero_extendqisi2
 291              		.loc 1 68 15 view .LVU64
 292 0014 5340     		eors	r3, r3, r2
 293 0016 8B70     		strb	r3, [r1, #2]
  69:Core/Src/UDS.c ****     output[3] = input[3] + input[0];
 294              		.loc 1 69 5 is_stmt 1 view .LVU65
 295              		.loc 1 69 22 is_stmt 0 view .LVU66
 296 0018 C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 297              		.loc 1 69 33 view .LVU67
 298 001a 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 299              		.loc 1 69 26 view .LVU68
 300 001c 1344     		add	r3, r3, r2
 301              		.loc 1 69 15 view .LVU69
 302 001e CB70     		strb	r3, [r1, #3]
  70:Core/Src/UDS.c **** }
 303              		.loc 1 70 1 view .LVU70
 304 0020 7047     		bx	lr
 305              		.cfi_endproc
 306              	.LFE142:
 308              		.section	.text.cmp_key,"ax",%progbits
 309              		.align	1
 310              		.global	cmp_key
 311              		.syntax unified
 312              		.thumb
 313              		.thumb_func
 315              	cmp_key:
 316              	.LVL17:
 317              	.LFB143:
  71:Core/Src/UDS.c **** 
  72:Core/Src/UDS.c **** bool cmp_key(uint8_t *key1, uint8_t *key2, uint8_t len)
  73:Core/Src/UDS.c **** {
 318              		.loc 1 73 1 is_stmt 1 view -0
 319              		.cfi_startproc
 320              		@ args = 0, pretend = 0, frame = 0
 321              		@ frame_needed = 0, uses_anonymous_args = 0
  74:Core/Src/UDS.c ****     for(uint8_t i = 0; i < len; i++)
 322              		.loc 1 74 5 view .LVU72
 323              	.LBB5:
 324              		.loc 1 74 9 view .LVU73
 325              		.loc 1 74 17 is_stmt 0 view .LVU74
 326 0000 0023     		movs	r3, #0
 327              	.LVL18:
 328              		.loc 1 74 26 is_stmt 1 discriminator 1 view .LVU75
 329 0002 9342     		cmp	r3, r2
 330 0004 0FD2     		bcs	.L30
 331              	.LBE5:
  73:Core/Src/UDS.c ****     for(uint8_t i = 0; i < len; i++)
 332              		.loc 1 73 1 is_stmt 0 view .LVU76
 333 0006 00B5     		push	{lr}
 334              		.cfi_def_cfa_offset 4
 335              		.cfi_offset 14, -4
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 8


 336              	.L24:
 337              	.LBB6:
  75:Core/Src/UDS.c ****     {
  76:Core/Src/UDS.c ****         if (key1[i] != key2[i])
 338              		.loc 1 76 9 is_stmt 1 view .LVU77
 339              		.loc 1 76 17 is_stmt 0 view .LVU78
 340 0008 10F803E0 		ldrb	lr, [r0, r3]	@ zero_extendqisi2
 341              		.loc 1 76 28 view .LVU79
 342 000c 11F803C0 		ldrb	ip, [r1, r3]	@ zero_extendqisi2
 343              		.loc 1 76 12 view .LVU80
 344 0010 E645     		cmp	lr, ip
 345 0012 06D1     		bne	.L25
  74:Core/Src/UDS.c ****     {
 346              		.loc 1 74 34 is_stmt 1 discriminator 2 view .LVU81
 347 0014 0133     		adds	r3, r3, #1
 348              	.LVL19:
  74:Core/Src/UDS.c ****     {
 349              		.loc 1 74 34 is_stmt 0 discriminator 2 view .LVU82
 350 0016 DBB2     		uxtb	r3, r3
 351              	.LVL20:
  74:Core/Src/UDS.c ****     {
 352              		.loc 1 74 26 is_stmt 1 discriminator 1 view .LVU83
 353 0018 9342     		cmp	r3, r2
 354 001a F5D3     		bcc	.L24
 355              	.LBE6:
  77:Core/Src/UDS.c ****         {
  78:Core/Src/UDS.c ****             return false;
  79:Core/Src/UDS.c ****         }
  80:Core/Src/UDS.c ****     }
  81:Core/Src/UDS.c ****     return true;
 356              		.loc 1 81 12 is_stmt 0 view .LVU84
 357 001c 0120     		movs	r0, #1
 358              	.LVL21:
 359              	.L23:
  82:Core/Src/UDS.c **** }
 360              		.loc 1 82 1 view .LVU85
 361 001e 5DF804FB 		ldr	pc, [sp], #4
 362              	.LVL22:
 363              	.L25:
 364              	.LBB7:
  78:Core/Src/UDS.c ****         }
 365              		.loc 1 78 20 view .LVU86
 366 0022 0020     		movs	r0, #0
 367              	.LVL23:
  78:Core/Src/UDS.c ****         }
 368              		.loc 1 78 20 view .LVU87
 369 0024 FBE7     		b	.L23
 370              	.LVL24:
 371              	.L30:
 372              		.cfi_def_cfa_offset 0
 373              		.cfi_restore 14
  78:Core/Src/UDS.c ****         }
 374              		.loc 1 78 20 view .LVU88
 375              	.LBE7:
  81:Core/Src/UDS.c **** }
 376              		.loc 1 81 12 view .LVU89
 377 0026 0120     		movs	r0, #1
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 9


 378              	.LVL25:
 379              		.loc 1 82 1 view .LVU90
 380 0028 7047     		bx	lr
 381              		.cfi_endproc
 382              	.LFE143:
 384              		.section	.rodata.checkFormat.str1.4,"aMS",%progbits,1
 385              		.align	2
 386              	.LC0:
 387 0000 496E7661 		.ascii	"Invalid Service ID\012\000"
 387      6C696420 
 387      53657276 
 387      69636520 
 387      49440A00 
 388              		.section	.text.checkFormat,"ax",%progbits
 389              		.align	1
 390              		.global	checkFormat
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 395              	checkFormat:
 396              	.LVL26:
 397              	.LFB144:
  83:Core/Src/UDS.c **** 
  84:Core/Src/UDS.c **** 
  85:Core/Src/UDS.c **** bool checkFormat(uint8_t data[])
  86:Core/Src/UDS.c **** {
 398              		.loc 1 86 1 is_stmt 1 view -0
 399              		.cfi_startproc
 400              		@ args = 0, pretend = 0, frame = 0
 401              		@ frame_needed = 0, uses_anonymous_args = 0
 402              		.loc 1 86 1 is_stmt 0 view .LVU92
 403 0000 08B5     		push	{r3, lr}
 404              		.cfi_def_cfa_offset 8
 405              		.cfi_offset 3, -8
 406              		.cfi_offset 14, -4
  87:Core/Src/UDS.c ****     //data[1] is the Service ID
  88:Core/Src/UDS.c ****     //data[0] is the length of the data
  89:Core/Src/UDS.c ****     switch (data[1]) 
 407              		.loc 1 89 5 is_stmt 1 view .LVU93
 408              		.loc 1 89 17 is_stmt 0 view .LVU94
 409 0002 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 410              		.loc 1 89 5 view .LVU95
 411 0004 272B     		cmp	r3, #39
 412 0006 08D0     		beq	.L32
 413 0008 2E2B     		cmp	r3, #46
 414 000a 0DD0     		beq	.L33
 415 000c 222B     		cmp	r3, #34
 416 000e 10D1     		bne	.L34
  90:Core/Src/UDS.c ****     {
  91:Core/Src/UDS.c ****     case 0x22:
  92:Core/Src/UDS.c ****         if (data[0] == 0x03) 
 417              		.loc 1 92 9 is_stmt 1 view .LVU96
 418              		.loc 1 92 17 is_stmt 0 view .LVU97
 419 0010 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 420              		.loc 1 92 12 view .LVU98
 421 0012 032B     		cmp	r3, #3
 422 0014 12D0     		beq	.L36
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 10


  93:Core/Src/UDS.c ****             return true;
  94:Core/Src/UDS.c ****         return false;
 423              		.loc 1 94 16 view .LVU99
 424 0016 0020     		movs	r0, #0
 425              	.LVL27:
 426              		.loc 1 94 16 view .LVU100
 427 0018 0FE0     		b	.L35
 428              	.LVL28:
 429              	.L32:
  95:Core/Src/UDS.c ****         break;
 430              		.loc 1 95 9 is_stmt 1 view .LVU101
  96:Core/Src/UDS.c ****     case 0x27:
  97:Core/Src/UDS.c ****         if (data[0] == 0x02 || data[0] == 0x06)
 431              		.loc 1 97 9 view .LVU102
 432              		.loc 1 97 17 is_stmt 0 view .LVU103
 433 001a 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 434              		.loc 1 97 12 view .LVU104
 435 001c 022B     		cmp	r3, #2
 436 001e 0FD0     		beq	.L37
 437              		.loc 1 97 29 discriminator 1 view .LVU105
 438 0020 062B     		cmp	r3, #6
 439 0022 0FD0     		beq	.L38
  98:Core/Src/UDS.c ****             return true;
  99:Core/Src/UDS.c ****         return false;
 440              		.loc 1 99 16 view .LVU106
 441 0024 0020     		movs	r0, #0
 442              	.LVL29:
 443              		.loc 1 99 16 view .LVU107
 444 0026 08E0     		b	.L35
 445              	.LVL30:
 446              	.L33:
 100:Core/Src/UDS.c ****         break;
 447              		.loc 1 100 9 is_stmt 1 view .LVU108
 101:Core/Src/UDS.c ****     case 0x2E:
 102:Core/Src/UDS.c ****         if (data[0] == 0x05)
 448              		.loc 1 102 9 view .LVU109
 449              		.loc 1 102 17 is_stmt 0 view .LVU110
 450 0028 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 451              		.loc 1 102 12 view .LVU111
 452 002a 052B     		cmp	r3, #5
 453 002c 0CD0     		beq	.L39
 103:Core/Src/UDS.c ****             return true;
 104:Core/Src/UDS.c ****         return false;
 454              		.loc 1 104 16 view .LVU112
 455 002e 0020     		movs	r0, #0
 456              	.LVL31:
 457              		.loc 1 104 16 view .LVU113
 458 0030 03E0     		b	.L35
 459              	.LVL32:
 460              	.L34:
 105:Core/Src/UDS.c ****     default:
 106:Core/Src/UDS.c ****         USART3_SendString((uint8_t *)"Invalid Service ID\n");
 461              		.loc 1 106 9 is_stmt 1 view .LVU114
 462 0032 0648     		ldr	r0, .L41
 463              	.LVL33:
 464              		.loc 1 106 9 is_stmt 0 view .LVU115
 465 0034 FFF7FEFF 		bl	USART3_SendString
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 11


 466              	.LVL34:
 107:Core/Src/UDS.c ****         return false;
 467              		.loc 1 107 9 is_stmt 1 view .LVU116
 468              		.loc 1 107 16 is_stmt 0 view .LVU117
 469 0038 0020     		movs	r0, #0
 470              	.L35:
 108:Core/Src/UDS.c ****         break;
 471              		.loc 1 108 9 is_stmt 1 view .LVU118
 109:Core/Src/UDS.c ****     }
 110:Core/Src/UDS.c **** }
 472              		.loc 1 110 1 is_stmt 0 view .LVU119
 473 003a 08BD     		pop	{r3, pc}
 474              	.LVL35:
 475              	.L36:
  93:Core/Src/UDS.c ****         return false;
 476              		.loc 1 93 20 view .LVU120
 477 003c 0120     		movs	r0, #1
 478              	.LVL36:
  93:Core/Src/UDS.c ****         return false;
 479              		.loc 1 93 20 view .LVU121
 480 003e FCE7     		b	.L35
 481              	.LVL37:
 482              	.L37:
  98:Core/Src/UDS.c ****         return false;
 483              		.loc 1 98 20 view .LVU122
 484 0040 0120     		movs	r0, #1
 485              	.LVL38:
  98:Core/Src/UDS.c ****         return false;
 486              		.loc 1 98 20 view .LVU123
 487 0042 FAE7     		b	.L35
 488              	.LVL39:
 489              	.L38:
  98:Core/Src/UDS.c ****         return false;
 490              		.loc 1 98 20 view .LVU124
 491 0044 0120     		movs	r0, #1
 492              	.LVL40:
  98:Core/Src/UDS.c ****         return false;
 493              		.loc 1 98 20 view .LVU125
 494 0046 F8E7     		b	.L35
 495              	.LVL41:
 496              	.L39:
 103:Core/Src/UDS.c ****         return false;
 497              		.loc 1 103 20 view .LVU126
 498 0048 0120     		movs	r0, #1
 499              	.LVL42:
 103:Core/Src/UDS.c ****         return false;
 500              		.loc 1 103 20 view .LVU127
 501 004a F6E7     		b	.L35
 502              	.L42:
 503              		.align	2
 504              	.L41:
 505 004c 00000000 		.word	.LC0
 506              		.cfi_endproc
 507              	.LFE144:
 509              		.section	.text.checkDID,"ax",%progbits
 510              		.align	1
 511              		.global	checkDID
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 12


 512              		.syntax unified
 513              		.thumb
 514              		.thumb_func
 516              	checkDID:
 517              	.LVL43:
 518              	.LFB145:
 111:Core/Src/UDS.c **** 
 112:Core/Src/UDS.c **** bool checkDID(uint8_t data[])
 113:Core/Src/UDS.c **** {
 519              		.loc 1 113 1 is_stmt 1 view -0
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 0
 522              		@ frame_needed = 0, uses_anonymous_args = 0
 523              		@ link register save eliminated.
 114:Core/Src/UDS.c ****     if (data[2] == 0x01 && data[3] == 0x23)
 524              		.loc 1 114 5 view .LVU129
 525              		.loc 1 114 13 is_stmt 0 view .LVU130
 526 0000 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 527              		.loc 1 114 8 view .LVU131
 528 0002 012B     		cmp	r3, #1
 529 0004 01D0     		beq	.L47
 115:Core/Src/UDS.c ****         return true;
 116:Core/Src/UDS.c ****     return false;
 530              		.loc 1 116 12 view .LVU132
 531 0006 0020     		movs	r0, #0
 532              	.LVL44:
 533              		.loc 1 116 12 view .LVU133
 534 0008 7047     		bx	lr
 535              	.LVL45:
 536              	.L47:
 114:Core/Src/UDS.c ****     if (data[2] == 0x01 && data[3] == 0x23)
 537              		.loc 1 114 32 discriminator 1 view .LVU134
 538 000a C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 114:Core/Src/UDS.c ****     if (data[2] == 0x01 && data[3] == 0x23)
 539              		.loc 1 114 25 discriminator 1 view .LVU135
 540 000c 232B     		cmp	r3, #35
 541 000e 01D0     		beq	.L46
 542              		.loc 1 116 12 view .LVU136
 543 0010 0020     		movs	r0, #0
 544              	.LVL46:
 545              		.loc 1 116 12 view .LVU137
 546 0012 7047     		bx	lr
 547              	.LVL47:
 548              	.L46:
 115:Core/Src/UDS.c ****         return true;
 549              		.loc 1 115 16 view .LVU138
 550 0014 0120     		movs	r0, #1
 551              	.LVL48:
 117:Core/Src/UDS.c **** }
 552              		.loc 1 117 1 view .LVU139
 553 0016 7047     		bx	lr
 554              		.cfi_endproc
 555              	.LFE145:
 557              		.section	.rodata.UART_ReadString.str1.4,"aMS",%progbits,1
 558              		.align	2
 559              	.LC1:
 560 0000 496E7661 		.ascii	"Invalid Input\012\000"
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 13


 560      6C696420 
 560      496E7075 
 560      740A00
 561              		.section	.text.UART_ReadString,"ax",%progbits
 562              		.align	1
 563              		.global	UART_ReadString
 564              		.syntax unified
 565              		.thumb
 566              		.thumb_func
 568              	UART_ReadString:
 569              	.LVL49:
 570              	.LFB146:
 118:Core/Src/UDS.c **** 
 119:Core/Src/UDS.c **** 
 120:Core/Src/UDS.c **** 
 121:Core/Src/UDS.c **** void UART_ReadString(uint8_t *buf, uint8_t *data, uint8_t len)
 122:Core/Src/UDS.c **** {
 571              		.loc 1 122 1 is_stmt 1 view -0
 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 0
 574              		@ frame_needed = 0, uses_anonymous_args = 0
 575              		.loc 1 122 1 is_stmt 0 view .LVU141
 576 0000 08B5     		push	{r3, lr}
 577              		.cfi_def_cfa_offset 8
 578              		.cfi_offset 3, -8
 579              		.cfi_offset 14, -4
 580 0002 8446     		mov	ip, r0
 123:Core/Src/UDS.c ****     if(buf[0] != 0)
 581              		.loc 1 123 5 is_stmt 1 view .LVU142
 582              		.loc 1 123 11 is_stmt 0 view .LVU143
 583 0004 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 584              		.loc 1 123 7 view .LVU144
 585 0006 C3B1     		cbz	r3, .L49
 586 0008 0846     		mov	r0, r1
 587              	.LVL50:
 124:Core/Src/UDS.c ****     {
 125:Core/Src/UDS.c ****         data[0] = len;
 588              		.loc 1 125 9 is_stmt 1 view .LVU145
 589              		.loc 1 125 17 is_stmt 0 view .LVU146
 590 000a 0A70     		strb	r2, [r1]
 126:Core/Src/UDS.c ****         for(uint8_t i = 1; i <= len; i++)
 591              		.loc 1 126 9 is_stmt 1 view .LVU147
 592              	.LBB8:
 593              		.loc 1 126 13 view .LVU148
 594              	.LVL51:
 595              		.loc 1 126 21 is_stmt 0 view .LVU149
 596 000c 0123     		movs	r3, #1
 597              		.loc 1 126 9 view .LVU150
 598 000e 06E0     		b	.L50
 599              	.LVL52:
 600              	.L51:
 127:Core/Src/UDS.c ****         {
 128:Core/Src/UDS.c ****             data[i] = buf[i - 1];
 601              		.loc 1 128 13 is_stmt 1 view .LVU151
 602              		.loc 1 128 26 is_stmt 0 view .LVU152
 603 0010 0CEB0301 		add	r1, ip, r3
 604 0014 11F8011C 		ldrb	r1, [r1, #-1]	@ zero_extendqisi2
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 14


 605              		.loc 1 128 21 view .LVU153
 606 0018 C154     		strb	r1, [r0, r3]
 126:Core/Src/UDS.c ****         for(uint8_t i = 1; i <= len; i++)
 607              		.loc 1 126 39 is_stmt 1 discriminator 3 view .LVU154
 608 001a 0133     		adds	r3, r3, #1
 609              	.LVL53:
 126:Core/Src/UDS.c ****         for(uint8_t i = 1; i <= len; i++)
 610              		.loc 1 126 39 is_stmt 0 discriminator 3 view .LVU155
 611 001c DBB2     		uxtb	r3, r3
 612              	.LVL54:
 613              	.L50:
 126:Core/Src/UDS.c ****         for(uint8_t i = 1; i <= len; i++)
 614              		.loc 1 126 30 is_stmt 1 discriminator 1 view .LVU156
 615 001e 9342     		cmp	r3, r2
 616 0020 F6D9     		bls	.L51
 617              	.LBE8:
 129:Core/Src/UDS.c ****         }
 130:Core/Src/UDS.c ****         for(uint8_t i = len + 1; i < 8; i++)
 618              		.loc 1 130 9 view .LVU157
 619              	.LBB9:
 620              		.loc 1 130 13 view .LVU158
 621              		.loc 1 130 21 is_stmt 0 view .LVU159
 622 0022 0132     		adds	r2, r2, #1
 623              	.LVL55:
 624              		.loc 1 130 21 view .LVU160
 625 0024 D3B2     		uxtb	r3, r2
 626              	.LVL56:
 627              		.loc 1 130 9 view .LVU161
 628 0026 03E0     		b	.L52
 629              	.L53:
 131:Core/Src/UDS.c ****         {
 132:Core/Src/UDS.c ****             data[i] = 0x00;
 630              		.loc 1 132 13 is_stmt 1 view .LVU162
 631              		.loc 1 132 21 is_stmt 0 view .LVU163
 632 0028 0022     		movs	r2, #0
 633 002a C254     		strb	r2, [r0, r3]
 130:Core/Src/UDS.c ****         {
 634              		.loc 1 130 42 is_stmt 1 discriminator 3 view .LVU164
 635 002c 0133     		adds	r3, r3, #1
 636              	.LVL57:
 130:Core/Src/UDS.c ****         {
 637              		.loc 1 130 42 is_stmt 0 discriminator 3 view .LVU165
 638 002e DBB2     		uxtb	r3, r3
 639              	.LVL58:
 640              	.L52:
 130:Core/Src/UDS.c ****         {
 641              		.loc 1 130 36 is_stmt 1 discriminator 1 view .LVU166
 642 0030 072B     		cmp	r3, #7
 643 0032 F9D9     		bls	.L53
 130:Core/Src/UDS.c ****         {
 644              		.loc 1 130 36 is_stmt 0 discriminator 1 view .LVU167
 645              	.LBE9:
 133:Core/Src/UDS.c ****         }
 134:Core/Src/UDS.c ****         FormatCANFrame(data);
 646              		.loc 1 134 9 is_stmt 1 view .LVU168
 647 0034 FFF7FEFF 		bl	FormatCANFrame
 648              	.LVL59:
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 15


 135:Core/Src/UDS.c ****         return;
 649              		.loc 1 135 9 view .LVU169
 650              	.L48:
 136:Core/Src/UDS.c ****     }
 137:Core/Src/UDS.c ****     USART3_SendString((uint8_t *)"Invalid Input\n");
 138:Core/Src/UDS.c **** }
 651              		.loc 1 138 1 is_stmt 0 view .LVU170
 652 0038 08BD     		pop	{r3, pc}
 653              	.LVL60:
 654              	.L49:
 137:Core/Src/UDS.c **** }
 655              		.loc 1 137 5 is_stmt 1 view .LVU171
 656 003a 0248     		ldr	r0, .L56
 657              	.LVL61:
 137:Core/Src/UDS.c **** }
 658              		.loc 1 137 5 is_stmt 0 view .LVU172
 659 003c FFF7FEFF 		bl	USART3_SendString
 660              	.LVL62:
 137:Core/Src/UDS.c **** }
 661              		.loc 1 137 5 view .LVU173
 662 0040 FAE7     		b	.L48
 663              	.L57:
 664 0042 00BF     		.align	2
 665              	.L56:
 666 0044 00000000 		.word	.LC1
 667              		.cfi_endproc
 668              	.LFE146:
 670              		.section	.text.SID22_Practice,"ax",%progbits
 671              		.align	1
 672              		.global	SID22_Practice
 673              		.syntax unified
 674              		.thumb
 675              		.thumb_func
 677              	SID22_Practice:
 678              	.LVL63:
 679              	.LFB147:
 139:Core/Src/UDS.c **** 
 140:Core/Src/UDS.c **** 
 141:Core/Src/UDS.c **** void SID22_Practice(uint8_t *data_tx, uint8_t *data_rx)
 142:Core/Src/UDS.c **** {
 680              		.loc 1 142 1 is_stmt 1 view -0
 681              		.cfi_startproc
 682              		@ args = 0, pretend = 0, frame = 0
 683              		@ frame_needed = 0, uses_anonymous_args = 0
 684              		.loc 1 142 1 is_stmt 0 view .LVU175
 685 0000 38B5     		push	{r3, r4, r5, lr}
 686              		.cfi_def_cfa_offset 16
 687              		.cfi_offset 3, -16
 688              		.cfi_offset 4, -12
 689              		.cfi_offset 5, -8
 690              		.cfi_offset 14, -4
 691 0002 0446     		mov	r4, r0
 692 0004 0D46     		mov	r5, r1
 143:Core/Src/UDS.c ****     if(checkFormat(data_rx)) //check length returned true
 693              		.loc 1 143 5 is_stmt 1 view .LVU176
 694              		.loc 1 143 8 is_stmt 0 view .LVU177
 695 0006 0846     		mov	r0, r1
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 16


 696              	.LVL64:
 697              		.loc 1 143 8 view .LVU178
 698 0008 FFF7FEFF 		bl	checkFormat
 699              	.LVL65:
 700              		.loc 1 143 7 discriminator 1 view .LVU179
 701 000c 48B3     		cbz	r0, .L59
 144:Core/Src/UDS.c ****     {
 145:Core/Src/UDS.c ****         if(checkDID(data_rx)) //check DID returned true, CAN2 Receive Correct message
 702              		.loc 1 145 9 is_stmt 1 view .LVU180
 703              		.loc 1 145 12 is_stmt 0 view .LVU181
 704 000e 2846     		mov	r0, r5
 705 0010 FFF7FEFF 		bl	checkDID
 706              	.LVL66:
 707              		.loc 1 145 11 discriminator 1 view .LVU182
 708 0014 48B9     		cbnz	r0, .L67
 146:Core/Src/UDS.c ****         {
 147:Core/Src/UDS.c ****         //Case 1 in excel, $22 normal flow
 148:Core/Src/UDS.c ****             data_tx[0] = 0x05;
 149:Core/Src/UDS.c ****             data_tx[1] = data_rx[1] + 0x40;
 150:Core/Src/UDS.c ****             data_tx[2] = data_rx[2];
 151:Core/Src/UDS.c ****             data_tx[3] = data_rx[3];
 152:Core/Src/UDS.c ****             data_tx[4] = 0x00;
 153:Core/Src/UDS.c ****             data_tx[5] = 0x78;
 154:Core/Src/UDS.c ****             data_tx[6] = 0x00;
 155:Core/Src/UDS.c ****             data_tx[7] = 0x00;
 156:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 157:Core/Src/UDS.c ****             //Expected Res: 05 62 01 23 00 78 55 55
 158:Core/Src/UDS.c ****         }
 159:Core/Src/UDS.c ****         //Case 3 in excel, Invalid DID
 160:Core/Src/UDS.c ****         else
 161:Core/Src/UDS.c ****         {
 162:Core/Src/UDS.c ****             data_tx[0] = 0x03;
 709              		.loc 1 162 13 is_stmt 1 view .LVU183
 710              		.loc 1 162 24 is_stmt 0 view .LVU184
 711 0016 0323     		movs	r3, #3
 712 0018 2370     		strb	r3, [r4]
 163:Core/Src/UDS.c ****             data_tx[1] = NRC;
 713              		.loc 1 163 13 is_stmt 1 view .LVU185
 714              		.loc 1 163 24 is_stmt 0 view .LVU186
 715 001a 7F23     		movs	r3, #127
 716 001c 6370     		strb	r3, [r4, #1]
 164:Core/Src/UDS.c ****             data_tx[2] = 0x22;
 717              		.loc 1 164 13 is_stmt 1 view .LVU187
 718              		.loc 1 164 24 is_stmt 0 view .LVU188
 719 001e 2223     		movs	r3, #34
 720 0020 A370     		strb	r3, [r4, #2]
 165:Core/Src/UDS.c ****             data_tx[3] = INVALID_DID;
 721              		.loc 1 165 13 is_stmt 1 view .LVU189
 722              		.loc 1 165 24 is_stmt 0 view .LVU190
 723 0022 3123     		movs	r3, #49
 724 0024 E370     		strb	r3, [r4, #3]
 166:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 725              		.loc 1 166 13 is_stmt 1 view .LVU191
 726              	.LBB10:
 727              		.loc 1 166 18 view .LVU192
 728              	.LVL67:
 729              		.loc 1 166 22 is_stmt 0 view .LVU193
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 17


 730 0026 0423     		movs	r3, #4
 731              		.loc 1 166 13 view .LVU194
 732 0028 15E0     		b	.L62
 733              	.LVL68:
 734              	.L67:
 735              		.loc 1 166 13 view .LVU195
 736              	.LBE10:
 148:Core/Src/UDS.c ****             data_tx[1] = data_rx[1] + 0x40;
 737              		.loc 1 148 13 is_stmt 1 view .LVU196
 148:Core/Src/UDS.c ****             data_tx[1] = data_rx[1] + 0x40;
 738              		.loc 1 148 24 is_stmt 0 view .LVU197
 739 002a 0523     		movs	r3, #5
 740 002c 2370     		strb	r3, [r4]
 149:Core/Src/UDS.c ****             data_tx[2] = data_rx[2];
 741              		.loc 1 149 13 is_stmt 1 view .LVU198
 149:Core/Src/UDS.c ****             data_tx[2] = data_rx[2];
 742              		.loc 1 149 33 is_stmt 0 view .LVU199
 743 002e 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 149:Core/Src/UDS.c ****             data_tx[2] = data_rx[2];
 744              		.loc 1 149 37 view .LVU200
 745 0030 4033     		adds	r3, r3, #64
 149:Core/Src/UDS.c ****             data_tx[2] = data_rx[2];
 746              		.loc 1 149 24 view .LVU201
 747 0032 6370     		strb	r3, [r4, #1]
 150:Core/Src/UDS.c ****             data_tx[3] = data_rx[3];
 748              		.loc 1 150 13 is_stmt 1 view .LVU202
 150:Core/Src/UDS.c ****             data_tx[3] = data_rx[3];
 749              		.loc 1 150 24 is_stmt 0 view .LVU203
 750 0034 AB78     		ldrb	r3, [r5, #2]	@ zero_extendqisi2
 751 0036 A370     		strb	r3, [r4, #2]
 151:Core/Src/UDS.c ****             data_tx[4] = 0x00;
 752              		.loc 1 151 13 is_stmt 1 view .LVU204
 151:Core/Src/UDS.c ****             data_tx[4] = 0x00;
 753              		.loc 1 151 24 is_stmt 0 view .LVU205
 754 0038 EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
 755 003a E370     		strb	r3, [r4, #3]
 152:Core/Src/UDS.c ****             data_tx[5] = 0x78;
 756              		.loc 1 152 13 is_stmt 1 view .LVU206
 152:Core/Src/UDS.c ****             data_tx[5] = 0x78;
 757              		.loc 1 152 24 is_stmt 0 view .LVU207
 758 003c 0023     		movs	r3, #0
 759 003e 2371     		strb	r3, [r4, #4]
 153:Core/Src/UDS.c ****             data_tx[6] = 0x00;
 760              		.loc 1 153 13 is_stmt 1 view .LVU208
 153:Core/Src/UDS.c ****             data_tx[6] = 0x00;
 761              		.loc 1 153 24 is_stmt 0 view .LVU209
 762 0040 7822     		movs	r2, #120
 763 0042 6271     		strb	r2, [r4, #5]
 154:Core/Src/UDS.c ****             data_tx[7] = 0x00;
 764              		.loc 1 154 13 is_stmt 1 view .LVU210
 154:Core/Src/UDS.c ****             data_tx[7] = 0x00;
 765              		.loc 1 154 24 is_stmt 0 view .LVU211
 766 0044 A371     		strb	r3, [r4, #6]
 155:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 767              		.loc 1 155 13 is_stmt 1 view .LVU212
 155:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 768              		.loc 1 155 24 is_stmt 0 view .LVU213
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 18


 769 0046 E371     		strb	r3, [r4, #7]
 156:Core/Src/UDS.c ****             //Expected Res: 05 62 01 23 00 78 55 55
 770              		.loc 1 156 13 is_stmt 1 view .LVU214
 771 0048 2046     		mov	r0, r4
 772 004a FFF7FEFF 		bl	FormatCANFrame
 773              	.LVL69:
 774 004e 1AE0     		b	.L61
 775              	.LVL70:
 776              	.L63:
 777              	.LBB11:
 167:Core/Src/UDS.c ****             {
 168:Core/Src/UDS.c ****                 data_tx[i] = 0x00;
 778              		.loc 1 168 17 view .LVU215
 779              		.loc 1 168 28 is_stmt 0 view .LVU216
 780 0050 0022     		movs	r2, #0
 781 0052 E254     		strb	r2, [r4, r3]
 166:Core/Src/UDS.c ****             {
 782              		.loc 1 166 37 is_stmt 1 discriminator 3 view .LVU217
 783 0054 0133     		adds	r3, r3, #1
 784              	.LVL71:
 785              	.L62:
 166:Core/Src/UDS.c ****             {
 786              		.loc 1 166 31 discriminator 1 view .LVU218
 787 0056 072B     		cmp	r3, #7
 788 0058 FADD     		ble	.L63
 789              	.LBE11:
 169:Core/Src/UDS.c ****             }
 170:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 790              		.loc 1 170 13 view .LVU219
 791 005a 2046     		mov	r0, r4
 792 005c FFF7FEFF 		bl	FormatCANFrame
 793              	.LVL72:
 794              		.loc 1 170 13 is_stmt 0 view .LVU220
 795 0060 11E0     		b	.L61
 796              	.LVL73:
 797              	.L59:
 171:Core/Src/UDS.c ****             //Expected Res: 03 7F 22 31 55 55 55 55
 172:Core/Src/UDS.c ****         }
 173:Core/Src/UDS.c ****     }
 174:Core/Src/UDS.c ****     //Case 2 in excel, Invalid Length
 175:Core/Src/UDS.c ****     else
 176:Core/Src/UDS.c ****     {
 177:Core/Src/UDS.c ****         data_tx[0] = 0x03;
 798              		.loc 1 177 9 is_stmt 1 view .LVU221
 799              		.loc 1 177 20 is_stmt 0 view .LVU222
 800 0062 0323     		movs	r3, #3
 801 0064 2370     		strb	r3, [r4]
 178:Core/Src/UDS.c ****         data_tx[1] = NRC;
 802              		.loc 1 178 9 is_stmt 1 view .LVU223
 803              		.loc 1 178 20 is_stmt 0 view .LVU224
 804 0066 7F23     		movs	r3, #127
 805 0068 6370     		strb	r3, [r4, #1]
 179:Core/Src/UDS.c ****         data_tx[2] = 0x22;
 806              		.loc 1 179 9 is_stmt 1 view .LVU225
 807              		.loc 1 179 20 is_stmt 0 view .LVU226
 808 006a 2223     		movs	r3, #34
 809 006c A370     		strb	r3, [r4, #2]
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 19


 180:Core/Src/UDS.c ****         data_tx[3] = INVALID_LENGTH;
 810              		.loc 1 180 9 is_stmt 1 view .LVU227
 811              		.loc 1 180 20 is_stmt 0 view .LVU228
 812 006e 1323     		movs	r3, #19
 813 0070 E370     		strb	r3, [r4, #3]
 181:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 814              		.loc 1 181 9 is_stmt 1 view .LVU229
 815              	.LBB12:
 816              		.loc 1 181 14 view .LVU230
 817              	.LVL74:
 818              		.loc 1 181 18 is_stmt 0 view .LVU231
 819 0072 0423     		movs	r3, #4
 820              		.loc 1 181 9 view .LVU232
 821 0074 02E0     		b	.L64
 822              	.LVL75:
 823              	.L65:
 182:Core/Src/UDS.c ****         {
 183:Core/Src/UDS.c ****             data_tx[i] = 0x00;
 824              		.loc 1 183 13 is_stmt 1 view .LVU233
 825              		.loc 1 183 24 is_stmt 0 view .LVU234
 826 0076 0022     		movs	r2, #0
 827 0078 E254     		strb	r2, [r4, r3]
 181:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 828              		.loc 1 181 33 is_stmt 1 discriminator 3 view .LVU235
 829 007a 0133     		adds	r3, r3, #1
 830              	.LVL76:
 831              	.L64:
 181:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 832              		.loc 1 181 27 discriminator 1 view .LVU236
 833 007c 072B     		cmp	r3, #7
 834 007e FADD     		ble	.L65
 835              	.LBE12:
 184:Core/Src/UDS.c ****         }
 185:Core/Src/UDS.c ****         FormatCANFrame(data_tx);
 836              		.loc 1 185 9 view .LVU237
 837 0080 2046     		mov	r0, r4
 838 0082 FFF7FEFF 		bl	FormatCANFrame
 839              	.LVL77:
 840              	.L61:
 186:Core/Src/UDS.c ****         //Expected Res: 03 7F 22 13 55 55 55 55
 187:Core/Src/UDS.c ****     }
 188:Core/Src/UDS.c **** 
 189:Core/Src/UDS.c ****     HAL_CAN_AddTxMessage(&hcan2, &CAN2_pHeader, data_tx, &CAN2_pTxMailbox);
 841              		.loc 1 189 5 view .LVU238
 842 0086 034B     		ldr	r3, .L68
 843 0088 2246     		mov	r2, r4
 844 008a 0349     		ldr	r1, .L68+4
 845 008c 0348     		ldr	r0, .L68+8
 846 008e FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 847              	.LVL78:
 190:Core/Src/UDS.c **** }
 848              		.loc 1 190 1 is_stmt 0 view .LVU239
 849 0092 38BD     		pop	{r3, r4, r5, pc}
 850              	.LVL79:
 851              	.L69:
 852              		.loc 1 190 1 view .LVU240
 853              		.align	2
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 20


 854              	.L68:
 855 0094 00000000 		.word	CAN2_pTxMailbox
 856 0098 00000000 		.word	CAN2_pHeader
 857 009c 00000000 		.word	hcan2
 858              		.cfi_endproc
 859              	.LFE147:
 861              		.section	.rodata.SID27_Practice.str1.4,"aMS",%progbits,1
 862              		.align	2
 863              	.LC2:
 864 0000 53657373 		.ascii	"Session Unlocked\000"
 864      696F6E20 
 864      556E6C6F 
 864      636B6564 
 864      00
 865              		.section	.text.SID27_Practice,"ax",%progbits
 866              		.align	1
 867              		.global	SID27_Practice
 868              		.syntax unified
 869              		.thumb
 870              		.thumb_func
 872              	SID27_Practice:
 873              	.LVL80:
 874              	.LFB148:
 191:Core/Src/UDS.c **** 
 192:Core/Src/UDS.c **** void SID27_Practice(uint8_t *data_tx, uint8_t *data_rx)
 193:Core/Src/UDS.c **** {
 875              		.loc 1 193 1 is_stmt 1 view -0
 876              		.cfi_startproc
 877              		@ args = 0, pretend = 0, frame = 0
 878              		@ frame_needed = 0, uses_anonymous_args = 0
 879              		.loc 1 193 1 is_stmt 0 view .LVU242
 880 0000 38B5     		push	{r3, r4, r5, lr}
 881              		.cfi_def_cfa_offset 16
 882              		.cfi_offset 3, -16
 883              		.cfi_offset 4, -12
 884              		.cfi_offset 5, -8
 885              		.cfi_offset 14, -4
 886 0002 0446     		mov	r4, r0
 887 0004 0D46     		mov	r5, r1
 194:Core/Src/UDS.c ****     HAL_Delay(100);
 888              		.loc 1 194 5 is_stmt 1 view .LVU243
 889 0006 6420     		movs	r0, #100
 890              	.LVL81:
 891              		.loc 1 194 5 is_stmt 0 view .LVU244
 892 0008 FFF7FEFF 		bl	HAL_Delay
 893              	.LVL82:
 195:Core/Src/UDS.c ****     switch (data_rx[2])
 894              		.loc 1 195 5 is_stmt 1 view .LVU245
 895              		.loc 1 195 20 is_stmt 0 view .LVU246
 896 000c AB78     		ldrb	r3, [r5, #2]	@ zero_extendqisi2
 897              		.loc 1 195 5 view .LVU247
 898 000e 012B     		cmp	r3, #1
 899 0010 0FD0     		beq	.L71
 900 0012 022B     		cmp	r3, #2
 901 0014 40D0     		beq	.L72
 196:Core/Src/UDS.c ****     {
 197:Core/Src/UDS.c ****     case 0x01: // Request Seed
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 21


 198:Core/Src/UDS.c ****         if(data_rx[0] == 0x02)
 199:Core/Src/UDS.c ****         {
 200:Core/Src/UDS.c ****             data_tx[0] = 0x06;
 201:Core/Src/UDS.c ****             data_tx[1] = data_rx[1] + 0x40;
 202:Core/Src/UDS.c ****             data_tx[2] = 0x01;
 203:Core/Src/UDS.c ****             for(int i = 3; i < 7; i++)
 204:Core/Src/UDS.c ****             {
 205:Core/Src/UDS.c ****                 data_tx[i] = Seed[i - 3];
 206:Core/Src/UDS.c ****             }
 207:Core/Src/UDS.c ****             data_tx[7] = 0x00;
 208:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 209:Core/Src/UDS.c ****             calculate_key_from_seed(Seed, Key);
 210:Core/Src/UDS.c ****             flag_SeedProvided = 1;
 211:Core/Src/UDS.c ****             //Expected Res: 06 67 01 55 55 55 55 55
 212:Core/Src/UDS.c ****         }
 213:Core/Src/UDS.c ****         else
 214:Core/Src/UDS.c ****         {
 215:Core/Src/UDS.c ****             data_tx[0] = 0x03;
 216:Core/Src/UDS.c ****             data_tx[1] = NRC;
 217:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 218:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 219:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 220:Core/Src/UDS.c ****             {
 221:Core/Src/UDS.c ****                 data_tx[i] = 0x00;
 222:Core/Src/UDS.c ****             }
 223:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 224:Core/Src/UDS.c ****             //Expected Res: 03 7F 27 13 55 55 55 55
 225:Core/Src/UDS.c ****         }
 226:Core/Src/UDS.c ****         break;
 227:Core/Src/UDS.c ****     case 0x02: // Send Key
 228:Core/Src/UDS.c ****         if(data_rx[0] == 0x06)
 229:Core/Src/UDS.c ****         {
 230:Core/Src/UDS.c ****             if(cmp_key(Key, &data_rx[3], 4) == 1 && flag_SeedProvided == 1 && flag_SecurityUnlocked
 231:Core/Src/UDS.c ****             {
 232:Core/Src/UDS.c ****                 HAL_TIM_Base_Start_IT(&htim2);
 233:Core/Src/UDS.c ****                 flag_SecurityUnlocked = 1;
 234:Core/Src/UDS.c ****                 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 235:Core/Src/UDS.c **** 
 236:Core/Src/UDS.c ****                 USART3_SendString((uint8_t*) "Session Unlocked");
 237:Core/Src/UDS.c **** 
 238:Core/Src/UDS.c ****                 data_tx[0] = 0x02;
 239:Core/Src/UDS.c ****                 data_tx[1] = data_rx[1] + 0x40;
 240:Core/Src/UDS.c ****                 data_tx[2] = 0x02;
 241:Core/Src/UDS.c ****                 for(int i = 3; i < 8; ++i)
 242:Core/Src/UDS.c ****                     data_tx[i] = 0x00;
 243:Core/Src/UDS.c ****                 FormatCANFrame(data_tx);
 244:Core/Src/UDS.c **** 
 245:Core/Src/UDS.c ****                 flag_SeedProvided = 0;
 246:Core/Src/UDS.c ****             }
 247:Core/Src/UDS.c **** 
 248:Core/Src/UDS.c ****             else if(cmp_key(Key, &data_rx[3], 4) == 0)
 249:Core/Src/UDS.c ****             {
 250:Core/Src/UDS.c ****                 data_tx[0] = 0x03;
 251:Core/Src/UDS.c ****                 data_tx[1] = NRC;
 252:Core/Src/UDS.c ****                 data_tx[2] = 0x27;
 253:Core/Src/UDS.c ****                 data_tx[3] = WRONG_KEY;
 254:Core/Src/UDS.c ****                 for(int i = 4; i < 8; i++)
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 22


 255:Core/Src/UDS.c ****                 {
 256:Core/Src/UDS.c ****                     data_tx[i] = 0x00;
 257:Core/Src/UDS.c ****                 }
 258:Core/Src/UDS.c ****                 FormatCANFrame(data_tx);
 259:Core/Src/UDS.c ****             }
 260:Core/Src/UDS.c ****         }
 261:Core/Src/UDS.c ****         if(data_rx[0] != 0x06)
 262:Core/Src/UDS.c ****         {
 263:Core/Src/UDS.c ****             data_tx[0] = 0x03;
 264:Core/Src/UDS.c ****             data_tx[1] = NRC;
 265:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 266:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 267:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 268:Core/Src/UDS.c ****             {
 269:Core/Src/UDS.c ****                 data_tx[i] = 0x00;
 270:Core/Src/UDS.c ****             }
 271:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 272:Core/Src/UDS.c ****         }
 273:Core/Src/UDS.c ****         else 
 274:Core/Src/UDS.c ****             return;
 275:Core/Src/UDS.c ****         break;
 276:Core/Src/UDS.c ****     
 277:Core/Src/UDS.c ****     default:
 278:Core/Src/UDS.c ****         if(data_rx[0])
 902              		.loc 1 278 9 is_stmt 1 view .LVU248
 903              		.loc 1 278 19 is_stmt 0 view .LVU249
 904 0016 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 905              		.loc 1 278 11 view .LVU250
 906 0018 002B     		cmp	r3, #0
 907 001a 00F0A380 		beq	.L70
 279:Core/Src/UDS.c ****         {
 280:Core/Src/UDS.c ****             data_tx[0] = 0x03;
 908              		.loc 1 280 13 is_stmt 1 view .LVU251
 909              		.loc 1 280 24 is_stmt 0 view .LVU252
 910 001e 0323     		movs	r3, #3
 911 0020 2370     		strb	r3, [r4]
 281:Core/Src/UDS.c ****             data_tx[1] = NRC;
 912              		.loc 1 281 13 is_stmt 1 view .LVU253
 913              		.loc 1 281 24 is_stmt 0 view .LVU254
 914 0022 7F23     		movs	r3, #127
 915 0024 6370     		strb	r3, [r4, #1]
 282:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 916              		.loc 1 282 13 is_stmt 1 view .LVU255
 917              		.loc 1 282 24 is_stmt 0 view .LVU256
 918 0026 2723     		movs	r3, #39
 919 0028 A370     		strb	r3, [r4, #2]
 283:Core/Src/UDS.c ****             data_tx[3] = INVALID_DID;
 920              		.loc 1 283 13 is_stmt 1 view .LVU257
 921              		.loc 1 283 24 is_stmt 0 view .LVU258
 922 002a 3123     		movs	r3, #49
 923 002c E370     		strb	r3, [r4, #3]
 284:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 924              		.loc 1 284 13 is_stmt 1 view .LVU259
 925              	.LBB13:
 926              		.loc 1 284 18 view .LVU260
 927              	.LVL83:
 928              		.loc 1 284 22 is_stmt 0 view .LVU261
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 23


 929 002e 0423     		movs	r3, #4
 930              		.loc 1 284 13 view .LVU262
 931 0030 9CE0     		b	.L89
 932              	.LVL84:
 933              	.L71:
 934              		.loc 1 284 13 view .LVU263
 935              	.LBE13:
 198:Core/Src/UDS.c ****         {
 936              		.loc 1 198 9 is_stmt 1 view .LVU264
 198:Core/Src/UDS.c ****         {
 937              		.loc 1 198 19 is_stmt 0 view .LVU265
 938 0032 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 198:Core/Src/UDS.c ****         {
 939              		.loc 1 198 11 view .LVU266
 940 0034 022B     		cmp	r3, #2
 941 0036 09D0     		beq	.L93
 215:Core/Src/UDS.c ****             data_tx[1] = NRC;
 942              		.loc 1 215 13 is_stmt 1 view .LVU267
 215:Core/Src/UDS.c ****             data_tx[1] = NRC;
 943              		.loc 1 215 24 is_stmt 0 view .LVU268
 944 0038 0323     		movs	r3, #3
 945 003a 2370     		strb	r3, [r4]
 216:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 946              		.loc 1 216 13 is_stmt 1 view .LVU269
 216:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 947              		.loc 1 216 24 is_stmt 0 view .LVU270
 948 003c 7F23     		movs	r3, #127
 949 003e 6370     		strb	r3, [r4, #1]
 217:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 950              		.loc 1 217 13 is_stmt 1 view .LVU271
 217:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 951              		.loc 1 217 24 is_stmt 0 view .LVU272
 952 0040 2723     		movs	r3, #39
 953 0042 A370     		strb	r3, [r4, #2]
 218:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 954              		.loc 1 218 13 is_stmt 1 view .LVU273
 218:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 955              		.loc 1 218 24 is_stmt 0 view .LVU274
 956 0044 1323     		movs	r3, #19
 957 0046 E370     		strb	r3, [r4, #3]
 219:Core/Src/UDS.c ****             {
 958              		.loc 1 219 13 is_stmt 1 view .LVU275
 959              	.LBB14:
 219:Core/Src/UDS.c ****             {
 960              		.loc 1 219 18 view .LVU276
 961              	.LVL85:
 219:Core/Src/UDS.c ****             {
 962              		.loc 1 219 22 is_stmt 0 view .LVU277
 963 0048 0423     		movs	r3, #4
 219:Core/Src/UDS.c ****             {
 964              		.loc 1 219 13 view .LVU278
 965 004a 1FE0     		b	.L78
 966              	.LVL86:
 967              	.L93:
 219:Core/Src/UDS.c ****             {
 968              		.loc 1 219 13 view .LVU279
 969              	.LBE14:
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 24


 200:Core/Src/UDS.c ****             data_tx[1] = data_rx[1] + 0x40;
 970              		.loc 1 200 13 is_stmt 1 view .LVU280
 200:Core/Src/UDS.c ****             data_tx[1] = data_rx[1] + 0x40;
 971              		.loc 1 200 24 is_stmt 0 view .LVU281
 972 004c 0623     		movs	r3, #6
 973 004e 2370     		strb	r3, [r4]
 201:Core/Src/UDS.c ****             data_tx[2] = 0x01;
 974              		.loc 1 201 13 is_stmt 1 view .LVU282
 201:Core/Src/UDS.c ****             data_tx[2] = 0x01;
 975              		.loc 1 201 33 is_stmt 0 view .LVU283
 976 0050 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 201:Core/Src/UDS.c ****             data_tx[2] = 0x01;
 977              		.loc 1 201 37 view .LVU284
 978 0052 4033     		adds	r3, r3, #64
 201:Core/Src/UDS.c ****             data_tx[2] = 0x01;
 979              		.loc 1 201 24 view .LVU285
 980 0054 6370     		strb	r3, [r4, #1]
 202:Core/Src/UDS.c ****             for(int i = 3; i < 7; i++)
 981              		.loc 1 202 13 is_stmt 1 view .LVU286
 202:Core/Src/UDS.c ****             for(int i = 3; i < 7; i++)
 982              		.loc 1 202 24 is_stmt 0 view .LVU287
 983 0056 0123     		movs	r3, #1
 984 0058 A370     		strb	r3, [r4, #2]
 203:Core/Src/UDS.c ****             {
 985              		.loc 1 203 13 is_stmt 1 view .LVU288
 986              	.LBB15:
 203:Core/Src/UDS.c ****             {
 987              		.loc 1 203 17 view .LVU289
 988              	.LVL87:
 203:Core/Src/UDS.c ****             {
 989              		.loc 1 203 21 is_stmt 0 view .LVU290
 990 005a 0323     		movs	r3, #3
 203:Core/Src/UDS.c ****             {
 991              		.loc 1 203 13 view .LVU291
 992 005c 04E0     		b	.L75
 993              	.LVL88:
 994              	.L76:
 205:Core/Src/UDS.c ****             }
 995              		.loc 1 205 17 is_stmt 1 view .LVU292
 205:Core/Src/UDS.c ****             }
 996              		.loc 1 205 37 is_stmt 0 view .LVU293
 997 005e DA1E     		subs	r2, r3, #3
 205:Core/Src/UDS.c ****             }
 998              		.loc 1 205 34 view .LVU294
 999 0060 4549     		ldr	r1, .L96
 1000 0062 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 205:Core/Src/UDS.c ****             }
 1001              		.loc 1 205 28 view .LVU295
 1002 0064 E254     		strb	r2, [r4, r3]
 203:Core/Src/UDS.c ****             {
 1003              		.loc 1 203 36 is_stmt 1 discriminator 3 view .LVU296
 1004 0066 0133     		adds	r3, r3, #1
 1005              	.LVL89:
 1006              	.L75:
 203:Core/Src/UDS.c ****             {
 1007              		.loc 1 203 30 discriminator 1 view .LVU297
 1008 0068 062B     		cmp	r3, #6
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 25


 1009 006a F8DD     		ble	.L76
 1010              	.LBE15:
 207:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 1011              		.loc 1 207 13 view .LVU298
 207:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 1012              		.loc 1 207 24 is_stmt 0 view .LVU299
 1013 006c 0023     		movs	r3, #0
 1014              	.LVL90:
 207:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 1015              		.loc 1 207 24 view .LVU300
 1016 006e E371     		strb	r3, [r4, #7]
 208:Core/Src/UDS.c ****             calculate_key_from_seed(Seed, Key);
 1017              		.loc 1 208 13 is_stmt 1 view .LVU301
 1018 0070 2046     		mov	r0, r4
 1019 0072 FFF7FEFF 		bl	FormatCANFrame
 1020              	.LVL91:
 209:Core/Src/UDS.c ****             flag_SeedProvided = 1;
 1021              		.loc 1 209 13 view .LVU302
 1022 0076 4149     		ldr	r1, .L96+4
 1023 0078 3F48     		ldr	r0, .L96
 1024 007a FFF7FEFF 		bl	calculate_key_from_seed
 1025              	.LVL92:
 210:Core/Src/UDS.c ****             //Expected Res: 06 67 01 55 55 55 55 55
 1026              		.loc 1 210 13 view .LVU303
 210:Core/Src/UDS.c ****             //Expected Res: 06 67 01 55 55 55 55 55
 1027              		.loc 1 210 31 is_stmt 0 view .LVU304
 1028 007e 404B     		ldr	r3, .L96+8
 1029 0080 0122     		movs	r2, #1
 1030 0082 1A70     		strb	r2, [r3]
 1031 0084 65E0     		b	.L77
 1032              	.LVL93:
 1033              	.L79:
 1034              	.LBB16:
 221:Core/Src/UDS.c ****             }
 1035              		.loc 1 221 17 is_stmt 1 view .LVU305
 221:Core/Src/UDS.c ****             }
 1036              		.loc 1 221 28 is_stmt 0 view .LVU306
 1037 0086 0022     		movs	r2, #0
 1038 0088 E254     		strb	r2, [r4, r3]
 219:Core/Src/UDS.c ****             {
 1039              		.loc 1 219 37 is_stmt 1 discriminator 3 view .LVU307
 1040 008a 0133     		adds	r3, r3, #1
 1041              	.LVL94:
 1042              	.L78:
 219:Core/Src/UDS.c ****             {
 1043              		.loc 1 219 31 discriminator 1 view .LVU308
 1044 008c 072B     		cmp	r3, #7
 1045 008e FADD     		ble	.L79
 1046              	.LBE16:
 223:Core/Src/UDS.c ****             //Expected Res: 03 7F 27 13 55 55 55 55
 1047              		.loc 1 223 13 view .LVU309
 1048 0090 2046     		mov	r0, r4
 1049 0092 FFF7FEFF 		bl	FormatCANFrame
 1050              	.LVL95:
 223:Core/Src/UDS.c ****             //Expected Res: 03 7F 27 13 55 55 55 55
 1051              		.loc 1 223 13 is_stmt 0 view .LVU310
 1052 0096 5CE0     		b	.L77
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 26


 1053              	.LVL96:
 1054              	.L72:
 228:Core/Src/UDS.c ****         {
 1055              		.loc 1 228 9 is_stmt 1 view .LVU311
 228:Core/Src/UDS.c ****         {
 1056              		.loc 1 228 19 is_stmt 0 view .LVU312
 1057 0098 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 228:Core/Src/UDS.c ****         {
 1058              		.loc 1 228 11 view .LVU313
 1059 009a 062B     		cmp	r3, #6
 1060 009c 0CD0     		beq	.L94
 1061              	.L80:
 261:Core/Src/UDS.c ****         {
 1062              		.loc 1 261 9 is_stmt 1 view .LVU314
 261:Core/Src/UDS.c ****         {
 1063              		.loc 1 261 19 is_stmt 0 view .LVU315
 1064 009e 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 261:Core/Src/UDS.c ****         {
 1065              		.loc 1 261 11 view .LVU316
 1066 00a0 062B     		cmp	r3, #6
 1067 00a2 5FD0     		beq	.L70
 263:Core/Src/UDS.c ****             data_tx[1] = NRC;
 1068              		.loc 1 263 13 is_stmt 1 view .LVU317
 263:Core/Src/UDS.c ****             data_tx[1] = NRC;
 1069              		.loc 1 263 24 is_stmt 0 view .LVU318
 1070 00a4 0323     		movs	r3, #3
 1071 00a6 2370     		strb	r3, [r4]
 264:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 1072              		.loc 1 264 13 is_stmt 1 view .LVU319
 264:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 1073              		.loc 1 264 24 is_stmt 0 view .LVU320
 1074 00a8 7F23     		movs	r3, #127
 1075 00aa 6370     		strb	r3, [r4, #1]
 265:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 1076              		.loc 1 265 13 is_stmt 1 view .LVU321
 265:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 1077              		.loc 1 265 24 is_stmt 0 view .LVU322
 1078 00ac 2723     		movs	r3, #39
 1079 00ae A370     		strb	r3, [r4, #2]
 266:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 1080              		.loc 1 266 13 is_stmt 1 view .LVU323
 266:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 1081              		.loc 1 266 24 is_stmt 0 view .LVU324
 1082 00b0 1323     		movs	r3, #19
 1083 00b2 E370     		strb	r3, [r4, #3]
 267:Core/Src/UDS.c ****             {
 1084              		.loc 1 267 13 is_stmt 1 view .LVU325
 1085              	.LBB17:
 267:Core/Src/UDS.c ****             {
 1086              		.loc 1 267 18 view .LVU326
 1087              	.LVL97:
 267:Core/Src/UDS.c ****             {
 1088              		.loc 1 267 22 is_stmt 0 view .LVU327
 1089 00b4 0423     		movs	r3, #4
 267:Core/Src/UDS.c ****             {
 1090              		.loc 1 267 13 view .LVU328
 1091 00b6 47E0     		b	.L87
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 27


 1092              	.LVL98:
 1093              	.L94:
 267:Core/Src/UDS.c ****             {
 1094              		.loc 1 267 13 view .LVU329
 1095              	.LBE17:
 230:Core/Src/UDS.c ****             {
 1096              		.loc 1 230 13 is_stmt 1 view .LVU330
 230:Core/Src/UDS.c ****             {
 1097              		.loc 1 230 16 is_stmt 0 view .LVU331
 1098 00b8 0422     		movs	r2, #4
 1099 00ba E91C     		adds	r1, r5, #3
 1100 00bc 2F48     		ldr	r0, .L96+4
 1101 00be FFF7FEFF 		bl	cmp_key
 1102              	.LVL99:
 230:Core/Src/UDS.c ****             {
 1103              		.loc 1 230 15 discriminator 1 view .LVU332
 1104 00c2 0346     		mov	r3, r0
 1105 00c4 18B1     		cbz	r0, .L81
 230:Core/Src/UDS.c ****             {
 1106              		.loc 1 230 71 discriminator 1 view .LVU333
 1107 00c6 2E4A     		ldr	r2, .L96+8
 1108 00c8 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 230:Core/Src/UDS.c ****             {
 1109              		.loc 1 230 50 discriminator 1 view .LVU334
 1110 00ca 012A     		cmp	r2, #1
 1111 00cc 0BD0     		beq	.L95
 1112              	.L81:
 248:Core/Src/UDS.c ****             {
 1113              		.loc 1 248 18 is_stmt 1 view .LVU335
 248:Core/Src/UDS.c ****             {
 1114              		.loc 1 248 20 is_stmt 0 discriminator 1 view .LVU336
 1115 00ce 002B     		cmp	r3, #0
 1116 00d0 E5D1     		bne	.L80
 250:Core/Src/UDS.c ****                 data_tx[1] = NRC;
 1117              		.loc 1 250 17 is_stmt 1 view .LVU337
 250:Core/Src/UDS.c ****                 data_tx[1] = NRC;
 1118              		.loc 1 250 28 is_stmt 0 view .LVU338
 1119 00d2 0323     		movs	r3, #3
 1120 00d4 2370     		strb	r3, [r4]
 251:Core/Src/UDS.c ****                 data_tx[2] = 0x27;
 1121              		.loc 1 251 17 is_stmt 1 view .LVU339
 251:Core/Src/UDS.c ****                 data_tx[2] = 0x27;
 1122              		.loc 1 251 28 is_stmt 0 view .LVU340
 1123 00d6 7F23     		movs	r3, #127
 1124 00d8 6370     		strb	r3, [r4, #1]
 252:Core/Src/UDS.c ****                 data_tx[3] = WRONG_KEY;
 1125              		.loc 1 252 17 is_stmt 1 view .LVU341
 252:Core/Src/UDS.c ****                 data_tx[3] = WRONG_KEY;
 1126              		.loc 1 252 28 is_stmt 0 view .LVU342
 1127 00da 2723     		movs	r3, #39
 1128 00dc A370     		strb	r3, [r4, #2]
 253:Core/Src/UDS.c ****                 for(int i = 4; i < 8; i++)
 1129              		.loc 1 253 17 is_stmt 1 view .LVU343
 253:Core/Src/UDS.c ****                 for(int i = 4; i < 8; i++)
 1130              		.loc 1 253 28 is_stmt 0 view .LVU344
 1131 00de 3523     		movs	r3, #53
 1132 00e0 E370     		strb	r3, [r4, #3]
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 28


 254:Core/Src/UDS.c ****                 {
 1133              		.loc 1 254 17 is_stmt 1 view .LVU345
 1134              	.LBB18:
 254:Core/Src/UDS.c ****                 {
 1135              		.loc 1 254 21 view .LVU346
 1136              	.LVL100:
 254:Core/Src/UDS.c ****                 {
 1137              		.loc 1 254 25 is_stmt 0 view .LVU347
 1138 00e2 0423     		movs	r3, #4
 254:Core/Src/UDS.c ****                 {
 1139              		.loc 1 254 17 view .LVU348
 1140 00e4 27E0     		b	.L84
 1141              	.LVL101:
 1142              	.L95:
 254:Core/Src/UDS.c ****                 {
 1143              		.loc 1 254 17 view .LVU349
 1144              	.LBE18:
 230:Core/Src/UDS.c ****             {
 1145              		.loc 1 230 101 discriminator 2 view .LVU350
 1146 00e6 274A     		ldr	r2, .L96+12
 1147 00e8 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 230:Core/Src/UDS.c ****             {
 1148              		.loc 1 230 76 discriminator 2 view .LVU351
 1149 00ea 002A     		cmp	r2, #0
 1150 00ec EFD1     		bne	.L81
 232:Core/Src/UDS.c ****                 flag_SecurityUnlocked = 1;
 1151              		.loc 1 232 17 is_stmt 1 view .LVU352
 1152 00ee 2648     		ldr	r0, .L96+16
 1153 00f0 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1154              	.LVL102:
 233:Core/Src/UDS.c ****                 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 1155              		.loc 1 233 17 view .LVU353
 233:Core/Src/UDS.c ****                 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 1156              		.loc 1 233 39 is_stmt 0 view .LVU354
 1157 00f4 0121     		movs	r1, #1
 1158 00f6 234B     		ldr	r3, .L96+12
 1159 00f8 1970     		strb	r1, [r3]
 234:Core/Src/UDS.c **** 
 1160              		.loc 1 234 17 is_stmt 1 view .LVU355
 1161 00fa 0A46     		mov	r2, r1
 1162 00fc 2348     		ldr	r0, .L96+20
 1163 00fe FFF7FEFF 		bl	HAL_GPIO_WritePin
 1164              	.LVL103:
 236:Core/Src/UDS.c **** 
 1165              		.loc 1 236 17 view .LVU356
 1166 0102 2348     		ldr	r0, .L96+24
 1167 0104 FFF7FEFF 		bl	USART3_SendString
 1168              	.LVL104:
 238:Core/Src/UDS.c ****                 data_tx[1] = data_rx[1] + 0x40;
 1169              		.loc 1 238 17 view .LVU357
 238:Core/Src/UDS.c ****                 data_tx[1] = data_rx[1] + 0x40;
 1170              		.loc 1 238 28 is_stmt 0 view .LVU358
 1171 0108 0222     		movs	r2, #2
 1172 010a 2270     		strb	r2, [r4]
 239:Core/Src/UDS.c ****                 data_tx[2] = 0x02;
 1173              		.loc 1 239 17 is_stmt 1 view .LVU359
 239:Core/Src/UDS.c ****                 data_tx[2] = 0x02;
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 29


 1174              		.loc 1 239 37 is_stmt 0 view .LVU360
 1175 010c 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 239:Core/Src/UDS.c ****                 data_tx[2] = 0x02;
 1176              		.loc 1 239 41 view .LVU361
 1177 010e 4033     		adds	r3, r3, #64
 239:Core/Src/UDS.c ****                 data_tx[2] = 0x02;
 1178              		.loc 1 239 28 view .LVU362
 1179 0110 6370     		strb	r3, [r4, #1]
 240:Core/Src/UDS.c ****                 for(int i = 3; i < 8; ++i)
 1180              		.loc 1 240 17 is_stmt 1 view .LVU363
 240:Core/Src/UDS.c ****                 for(int i = 3; i < 8; ++i)
 1181              		.loc 1 240 28 is_stmt 0 view .LVU364
 1182 0112 A270     		strb	r2, [r4, #2]
 241:Core/Src/UDS.c ****                     data_tx[i] = 0x00;
 1183              		.loc 1 241 17 is_stmt 1 view .LVU365
 1184              	.LBB19:
 241:Core/Src/UDS.c ****                     data_tx[i] = 0x00;
 1185              		.loc 1 241 21 view .LVU366
 1186              	.LVL105:
 241:Core/Src/UDS.c ****                     data_tx[i] = 0x00;
 1187              		.loc 1 241 25 is_stmt 0 view .LVU367
 1188 0114 0323     		movs	r3, #3
 241:Core/Src/UDS.c ****                     data_tx[i] = 0x00;
 1189              		.loc 1 241 17 view .LVU368
 1190 0116 02E0     		b	.L82
 1191              	.LVL106:
 1192              	.L83:
 242:Core/Src/UDS.c ****                 FormatCANFrame(data_tx);
 1193              		.loc 1 242 21 is_stmt 1 view .LVU369
 242:Core/Src/UDS.c ****                 FormatCANFrame(data_tx);
 1194              		.loc 1 242 32 is_stmt 0 view .LVU370
 1195 0118 0022     		movs	r2, #0
 1196 011a E254     		strb	r2, [r4, r3]
 241:Core/Src/UDS.c ****                     data_tx[i] = 0x00;
 1197              		.loc 1 241 39 is_stmt 1 discriminator 3 view .LVU371
 1198 011c 0133     		adds	r3, r3, #1
 1199              	.LVL107:
 1200              	.L82:
 241:Core/Src/UDS.c ****                     data_tx[i] = 0x00;
 1201              		.loc 1 241 34 discriminator 1 view .LVU372
 1202 011e 072B     		cmp	r3, #7
 1203 0120 FADD     		ble	.L83
 1204              	.LBE19:
 243:Core/Src/UDS.c **** 
 1205              		.loc 1 243 17 view .LVU373
 1206 0122 2046     		mov	r0, r4
 1207 0124 FFF7FEFF 		bl	FormatCANFrame
 1208              	.LVL108:
 245:Core/Src/UDS.c ****             }
 1209              		.loc 1 245 17 view .LVU374
 245:Core/Src/UDS.c ****             }
 1210              		.loc 1 245 35 is_stmt 0 view .LVU375
 1211 0128 154B     		ldr	r3, .L96+8
 1212 012a 0022     		movs	r2, #0
 1213 012c 1A70     		strb	r2, [r3]
 1214 012e B6E7     		b	.L80
 1215              	.LVL109:
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 30


 1216              	.L85:
 1217              	.LBB20:
 256:Core/Src/UDS.c ****                 }
 1218              		.loc 1 256 21 is_stmt 1 view .LVU376
 256:Core/Src/UDS.c ****                 }
 1219              		.loc 1 256 32 is_stmt 0 view .LVU377
 1220 0130 0022     		movs	r2, #0
 1221 0132 E254     		strb	r2, [r4, r3]
 254:Core/Src/UDS.c ****                 {
 1222              		.loc 1 254 40 is_stmt 1 discriminator 3 view .LVU378
 1223 0134 0133     		adds	r3, r3, #1
 1224              	.LVL110:
 1225              	.L84:
 254:Core/Src/UDS.c ****                 {
 1226              		.loc 1 254 34 discriminator 1 view .LVU379
 1227 0136 072B     		cmp	r3, #7
 1228 0138 FADD     		ble	.L85
 1229              	.LBE20:
 258:Core/Src/UDS.c ****             }
 1230              		.loc 1 258 17 view .LVU380
 1231 013a 2046     		mov	r0, r4
 1232 013c FFF7FEFF 		bl	FormatCANFrame
 1233              	.LVL111:
 258:Core/Src/UDS.c ****             }
 1234              		.loc 1 258 17 is_stmt 0 view .LVU381
 1235 0140 ADE7     		b	.L80
 1236              	.LVL112:
 1237              	.L88:
 1238              	.LBB21:
 269:Core/Src/UDS.c ****             }
 1239              		.loc 1 269 17 is_stmt 1 view .LVU382
 269:Core/Src/UDS.c ****             }
 1240              		.loc 1 269 28 is_stmt 0 view .LVU383
 1241 0142 0022     		movs	r2, #0
 1242 0144 E254     		strb	r2, [r4, r3]
 267:Core/Src/UDS.c ****             {
 1243              		.loc 1 267 37 is_stmt 1 discriminator 3 view .LVU384
 1244 0146 0133     		adds	r3, r3, #1
 1245              	.LVL113:
 1246              	.L87:
 267:Core/Src/UDS.c ****             {
 1247              		.loc 1 267 31 discriminator 1 view .LVU385
 1248 0148 072B     		cmp	r3, #7
 1249 014a FADD     		ble	.L88
 1250              	.LBE21:
 271:Core/Src/UDS.c ****         }
 1251              		.loc 1 271 13 view .LVU386
 1252 014c 2046     		mov	r0, r4
 1253 014e FFF7FEFF 		bl	FormatCANFrame
 1254              	.LVL114:
 275:Core/Src/UDS.c ****     
 1255              		.loc 1 275 9 view .LVU387
 1256              	.L77:
 285:Core/Src/UDS.c ****             {
 286:Core/Src/UDS.c ****                 data_tx[i] = 0x00;
 287:Core/Src/UDS.c ****             }
 288:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 31


 289:Core/Src/UDS.c ****         }
 290:Core/Src/UDS.c ****         return;
 291:Core/Src/UDS.c ****         break;
 1257              		.loc 1 291 9 view .LVU388
 292:Core/Src/UDS.c ****     }
 293:Core/Src/UDS.c ****     HAL_CAN_AddTxMessage(&hcan2, &CAN2_pHeader, data_tx, &CAN2_pTxMailbox);
 1258              		.loc 1 293 5 view .LVU389
 1259 0152 104B     		ldr	r3, .L96+28
 1260 0154 2246     		mov	r2, r4
 1261 0156 1049     		ldr	r1, .L96+32
 1262 0158 1048     		ldr	r0, .L96+36
 1263 015a FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 1264              	.LVL115:
 294:Core/Src/UDS.c ****     HAL_Delay(100);
 1265              		.loc 1 294 5 view .LVU390
 1266 015e 6420     		movs	r0, #100
 1267 0160 FFF7FEFF 		bl	HAL_Delay
 1268              	.LVL116:
 1269              	.L70:
 295:Core/Src/UDS.c **** }
 1270              		.loc 1 295 1 is_stmt 0 view .LVU391
 1271 0164 38BD     		pop	{r3, r4, r5, pc}
 1272              	.LVL117:
 1273              	.L90:
 1274              	.LBB22:
 286:Core/Src/UDS.c ****             }
 1275              		.loc 1 286 17 is_stmt 1 view .LVU392
 286:Core/Src/UDS.c ****             }
 1276              		.loc 1 286 28 is_stmt 0 view .LVU393
 1277 0166 0022     		movs	r2, #0
 1278 0168 E254     		strb	r2, [r4, r3]
 284:Core/Src/UDS.c ****             {
 1279              		.loc 1 284 37 is_stmt 1 discriminator 3 view .LVU394
 1280 016a 0133     		adds	r3, r3, #1
 1281              	.LVL118:
 1282              	.L89:
 284:Core/Src/UDS.c ****             {
 1283              		.loc 1 284 31 discriminator 1 view .LVU395
 1284 016c 072B     		cmp	r3, #7
 1285 016e FADD     		ble	.L90
 1286              	.LBE22:
 288:Core/Src/UDS.c ****         }
 1287              		.loc 1 288 13 view .LVU396
 1288 0170 2046     		mov	r0, r4
 1289 0172 FFF7FEFF 		bl	FormatCANFrame
 1290              	.LVL119:
 288:Core/Src/UDS.c ****         }
 1291              		.loc 1 288 13 is_stmt 0 view .LVU397
 1292 0176 F5E7     		b	.L70
 1293              	.L97:
 1294              		.align	2
 1295              	.L96:
 1296 0178 00000000 		.word	Seed
 1297 017c 00000000 		.word	Key
 1298 0180 00000000 		.word	flag_SeedProvided
 1299 0184 00000000 		.word	flag_SecurityUnlocked
 1300 0188 00000000 		.word	htim2
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 32


 1301 018c 00040240 		.word	1073873920
 1302 0190 00000000 		.word	.LC2
 1303 0194 00000000 		.word	CAN2_pTxMailbox
 1304 0198 00000000 		.word	CAN2_pHeader
 1305 019c 00000000 		.word	hcan2
 1306              		.cfi_endproc
 1307              	.LFE148:
 1309              		.section	.text.SID2E_Practice,"ax",%progbits
 1310              		.align	1
 1311              		.global	SID2E_Practice
 1312              		.syntax unified
 1313              		.thumb
 1314              		.thumb_func
 1316              	SID2E_Practice:
 1317              	.LVL120:
 1318              	.LFB149:
 296:Core/Src/UDS.c **** 
 297:Core/Src/UDS.c **** void SID2E_Practice(uint8_t *data_tx, uint8_t *data_rx)
 298:Core/Src/UDS.c **** {
 1319              		.loc 1 298 1 is_stmt 1 view -0
 1320              		.cfi_startproc
 1321              		@ args = 0, pretend = 0, frame = 0
 1322              		@ frame_needed = 0, uses_anonymous_args = 0
 1323              		.loc 1 298 1 is_stmt 0 view .LVU399
 1324 0000 38B5     		push	{r3, r4, r5, lr}
 1325              		.cfi_def_cfa_offset 16
 1326              		.cfi_offset 3, -16
 1327              		.cfi_offset 4, -12
 1328              		.cfi_offset 5, -8
 1329              		.cfi_offset 14, -4
 1330 0002 0446     		mov	r4, r0
 1331 0004 0D46     		mov	r5, r1
 299:Core/Src/UDS.c ****     HAL_Delay(100);
 1332              		.loc 1 299 5 is_stmt 1 view .LVU400
 1333 0006 6420     		movs	r0, #100
 1334              	.LVL121:
 1335              		.loc 1 299 5 is_stmt 0 view .LVU401
 1336 0008 FFF7FEFF 		bl	HAL_Delay
 1337              	.LVL122:
 300:Core/Src/UDS.c ****     if(checkFormat(data_rx))
 1338              		.loc 1 300 5 is_stmt 1 view .LVU402
 1339              		.loc 1 300 8 is_stmt 0 view .LVU403
 1340 000c 2846     		mov	r0, r5
 1341 000e FFF7FEFF 		bl	checkFormat
 1342              	.LVL123:
 1343              		.loc 1 300 7 discriminator 1 view .LVU404
 1344 0012 0028     		cmp	r0, #0
 1345 0014 3FD0     		beq	.L99
 301:Core/Src/UDS.c ****     {
 302:Core/Src/UDS.c ****         if(checkDID(data_rx))
 1346              		.loc 1 302 9 is_stmt 1 view .LVU405
 1347              		.loc 1 302 12 is_stmt 0 view .LVU406
 1348 0016 2846     		mov	r0, r5
 1349 0018 FFF7FEFF 		bl	checkDID
 1350              	.LVL124:
 1351              		.loc 1 302 11 discriminator 1 view .LVU407
 1352 001c 40B3     		cbz	r0, .L100
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 33


 303:Core/Src/UDS.c ****         {
 304:Core/Src/UDS.c ****             if(flag_SecurityUnlocked == 1) //Normal Flow
 1353              		.loc 1 304 13 is_stmt 1 view .LVU408
 1354              		.loc 1 304 38 is_stmt 0 view .LVU409
 1355 001e 304B     		ldr	r3, .L112
 1356 0020 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1357              		.loc 1 304 15 view .LVU410
 1358 0022 012B     		cmp	r3, #1
 1359 0024 09D0     		beq	.L110
 305:Core/Src/UDS.c ****             {
 306:Core/Src/UDS.c ****                 data_tx[0] = 0x03;
 307:Core/Src/UDS.c ****                 data_tx[1] = data_rx[1] + 0x40;
 308:Core/Src/UDS.c ****                 data_tx[2] = data_rx[2];
 309:Core/Src/UDS.c ****                 data_tx[3] = data_rx[3];
 310:Core/Src/UDS.c ****                 data_tx[4] = 0x00;
 311:Core/Src/UDS.c ****                 data_tx[5] = 0x00;
 312:Core/Src/UDS.c ****                 data_tx[6] = 0x00;
 313:Core/Src/UDS.c ****                 data_tx[7] = 0x00;
 314:Core/Src/UDS.c ****                 FormatCANFrame(data_tx);
 315:Core/Src/UDS.c ****                 //Expected Res: 03 6E 01 23 55 55 55 55
 316:Core/Src/UDS.c ****             }
 317:Core/Src/UDS.c ****             else //Access Denied because ECU is locked
 318:Core/Src/UDS.c ****             {
 319:Core/Src/UDS.c ****                 data_tx[0] = 0x03;
 1360              		.loc 1 319 17 is_stmt 1 view .LVU411
 1361              		.loc 1 319 28 is_stmt 0 view .LVU412
 1362 0026 0323     		movs	r3, #3
 1363 0028 2370     		strb	r3, [r4]
 320:Core/Src/UDS.c ****                 data_tx[1] = NRC;
 1364              		.loc 1 320 17 is_stmt 1 view .LVU413
 1365              		.loc 1 320 28 is_stmt 0 view .LVU414
 1366 002a 7F23     		movs	r3, #127
 1367 002c 6370     		strb	r3, [r4, #1]
 321:Core/Src/UDS.c ****                 data_tx[2] = 0x2E;
 1368              		.loc 1 321 17 is_stmt 1 view .LVU415
 1369              		.loc 1 321 28 is_stmt 0 view .LVU416
 1370 002e 2E23     		movs	r3, #46
 1371 0030 A370     		strb	r3, [r4, #2]
 322:Core/Src/UDS.c ****                 data_tx[3] = ACCESS_DENIED;
 1372              		.loc 1 322 17 is_stmt 1 view .LVU417
 1373              		.loc 1 322 28 is_stmt 0 view .LVU418
 1374 0032 3323     		movs	r3, #51
 1375 0034 E370     		strb	r3, [r4, #3]
 323:Core/Src/UDS.c ****                 for (int i = 4; i < 8; i++)
 1376              		.loc 1 323 17 is_stmt 1 view .LVU419
 1377              	.LBB23:
 1378              		.loc 1 323 22 view .LVU420
 1379              	.LVL125:
 1380              		.loc 1 323 26 is_stmt 0 view .LVU421
 1381 0036 0423     		movs	r3, #4
 1382              		.loc 1 323 17 view .LVU422
 1383 0038 14E0     		b	.L103
 1384              	.LVL126:
 1385              	.L110:
 1386              		.loc 1 323 17 view .LVU423
 1387              	.LBE23:
 306:Core/Src/UDS.c ****                 data_tx[1] = data_rx[1] + 0x40;
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 34


 1388              		.loc 1 306 17 is_stmt 1 view .LVU424
 306:Core/Src/UDS.c ****                 data_tx[1] = data_rx[1] + 0x40;
 1389              		.loc 1 306 28 is_stmt 0 view .LVU425
 1390 003a 0323     		movs	r3, #3
 1391 003c 2370     		strb	r3, [r4]
 307:Core/Src/UDS.c ****                 data_tx[2] = data_rx[2];
 1392              		.loc 1 307 17 is_stmt 1 view .LVU426
 307:Core/Src/UDS.c ****                 data_tx[2] = data_rx[2];
 1393              		.loc 1 307 37 is_stmt 0 view .LVU427
 1394 003e 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 307:Core/Src/UDS.c ****                 data_tx[2] = data_rx[2];
 1395              		.loc 1 307 41 view .LVU428
 1396 0040 4033     		adds	r3, r3, #64
 307:Core/Src/UDS.c ****                 data_tx[2] = data_rx[2];
 1397              		.loc 1 307 28 view .LVU429
 1398 0042 6370     		strb	r3, [r4, #1]
 308:Core/Src/UDS.c ****                 data_tx[3] = data_rx[3];
 1399              		.loc 1 308 17 is_stmt 1 view .LVU430
 308:Core/Src/UDS.c ****                 data_tx[3] = data_rx[3];
 1400              		.loc 1 308 28 is_stmt 0 view .LVU431
 1401 0044 AB78     		ldrb	r3, [r5, #2]	@ zero_extendqisi2
 1402 0046 A370     		strb	r3, [r4, #2]
 309:Core/Src/UDS.c ****                 data_tx[4] = 0x00;
 1403              		.loc 1 309 17 is_stmt 1 view .LVU432
 309:Core/Src/UDS.c ****                 data_tx[4] = 0x00;
 1404              		.loc 1 309 28 is_stmt 0 view .LVU433
 1405 0048 EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
 1406 004a E370     		strb	r3, [r4, #3]
 310:Core/Src/UDS.c ****                 data_tx[5] = 0x00;
 1407              		.loc 1 310 17 is_stmt 1 view .LVU434
 310:Core/Src/UDS.c ****                 data_tx[5] = 0x00;
 1408              		.loc 1 310 28 is_stmt 0 view .LVU435
 1409 004c 0023     		movs	r3, #0
 1410 004e 2371     		strb	r3, [r4, #4]
 311:Core/Src/UDS.c ****                 data_tx[6] = 0x00;
 1411              		.loc 1 311 17 is_stmt 1 view .LVU436
 311:Core/Src/UDS.c ****                 data_tx[6] = 0x00;
 1412              		.loc 1 311 28 is_stmt 0 view .LVU437
 1413 0050 6371     		strb	r3, [r4, #5]
 312:Core/Src/UDS.c ****                 data_tx[7] = 0x00;
 1414              		.loc 1 312 17 is_stmt 1 view .LVU438
 312:Core/Src/UDS.c ****                 data_tx[7] = 0x00;
 1415              		.loc 1 312 28 is_stmt 0 view .LVU439
 1416 0052 A371     		strb	r3, [r4, #6]
 313:Core/Src/UDS.c ****                 FormatCANFrame(data_tx);
 1417              		.loc 1 313 17 is_stmt 1 view .LVU440
 313:Core/Src/UDS.c ****                 FormatCANFrame(data_tx);
 1418              		.loc 1 313 28 is_stmt 0 view .LVU441
 1419 0054 E371     		strb	r3, [r4, #7]
 314:Core/Src/UDS.c ****                 //Expected Res: 03 6E 01 23 55 55 55 55
 1420              		.loc 1 314 17 is_stmt 1 view .LVU442
 1421 0056 2046     		mov	r0, r4
 1422 0058 FFF7FEFF 		bl	FormatCANFrame
 1423              	.LVL127:
 1424 005c 35E0     		b	.L102
 1425              	.LVL128:
 1426              	.L104:
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 35


 1427              	.LBB24:
 324:Core/Src/UDS.c ****                 {
 325:Core/Src/UDS.c ****                     data_tx[i] = 0x00;
 1428              		.loc 1 325 21 view .LVU443
 1429              		.loc 1 325 32 is_stmt 0 view .LVU444
 1430 005e 0022     		movs	r2, #0
 1431 0060 E254     		strb	r2, [r4, r3]
 323:Core/Src/UDS.c ****                 {
 1432              		.loc 1 323 41 is_stmt 1 discriminator 3 view .LVU445
 1433 0062 0133     		adds	r3, r3, #1
 1434              	.LVL129:
 1435              	.L103:
 323:Core/Src/UDS.c ****                 {
 1436              		.loc 1 323 35 discriminator 1 view .LVU446
 1437 0064 072B     		cmp	r3, #7
 1438 0066 FADD     		ble	.L104
 1439              	.LBE24:
 326:Core/Src/UDS.c ****                 }
 327:Core/Src/UDS.c ****                 FormatCANFrame(data_tx);
 1440              		.loc 1 327 17 view .LVU447
 1441 0068 2046     		mov	r0, r4
 1442 006a FFF7FEFF 		bl	FormatCANFrame
 1443              	.LVL130:
 1444              		.loc 1 327 17 is_stmt 0 view .LVU448
 1445 006e 2CE0     		b	.L102
 1446              	.LVL131:
 1447              	.L100:
 328:Core/Src/UDS.c ****                 //Expected Res: 03 7F 2E 33 55 55 55 55
 329:Core/Src/UDS.c ****             }
 330:Core/Src/UDS.c ****         }
 331:Core/Src/UDS.c ****         else
 332:Core/Src/UDS.c ****         {
 333:Core/Src/UDS.c ****             data_tx[0] = 0x03;
 1448              		.loc 1 333 13 is_stmt 1 view .LVU449
 1449              		.loc 1 333 24 is_stmt 0 view .LVU450
 1450 0070 0323     		movs	r3, #3
 1451 0072 2370     		strb	r3, [r4]
 334:Core/Src/UDS.c ****             data_tx[1] = NRC;
 1452              		.loc 1 334 13 is_stmt 1 view .LVU451
 1453              		.loc 1 334 24 is_stmt 0 view .LVU452
 1454 0074 7F23     		movs	r3, #127
 1455 0076 6370     		strb	r3, [r4, #1]
 335:Core/Src/UDS.c ****             data_tx[2] = 0x2E;
 1456              		.loc 1 335 13 is_stmt 1 view .LVU453
 1457              		.loc 1 335 24 is_stmt 0 view .LVU454
 1458 0078 2E23     		movs	r3, #46
 1459 007a A370     		strb	r3, [r4, #2]
 336:Core/Src/UDS.c ****             data_tx[3] = INVALID_DID;
 1460              		.loc 1 336 13 is_stmt 1 view .LVU455
 1461              		.loc 1 336 24 is_stmt 0 view .LVU456
 1462 007c 3123     		movs	r3, #49
 1463 007e E370     		strb	r3, [r4, #3]
 337:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 1464              		.loc 1 337 13 is_stmt 1 view .LVU457
 1465              	.LBB25:
 1466              		.loc 1 337 18 view .LVU458
 1467              	.LVL132:
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 36


 1468              		.loc 1 337 22 is_stmt 0 view .LVU459
 1469 0080 0423     		movs	r3, #4
 1470              	.LVL133:
 1471              	.L105:
 1472              		.loc 1 337 31 is_stmt 1 discriminator 1 view .LVU460
 1473 0082 072B     		cmp	r3, #7
 1474 0084 03DC     		bgt	.L111
 338:Core/Src/UDS.c ****             {
 339:Core/Src/UDS.c ****                 data_tx[i] = 0x00;
 1475              		.loc 1 339 17 view .LVU461
 1476              		.loc 1 339 28 is_stmt 0 view .LVU462
 1477 0086 0022     		movs	r2, #0
 1478 0088 E254     		strb	r2, [r4, r3]
 337:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 1479              		.loc 1 337 37 is_stmt 1 discriminator 3 view .LVU463
 1480 008a 0133     		adds	r3, r3, #1
 1481              	.LVL134:
 337:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 1482              		.loc 1 337 37 is_stmt 0 discriminator 3 view .LVU464
 1483 008c F9E7     		b	.L105
 1484              	.L111:
 337:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 1485              		.loc 1 337 37 discriminator 3 view .LVU465
 1486              	.LBE25:
 340:Core/Src/UDS.c ****             }
 341:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 1487              		.loc 1 341 13 is_stmt 1 view .LVU466
 1488 008e 2046     		mov	r0, r4
 1489 0090 FFF7FEFF 		bl	FormatCANFrame
 1490              	.LVL135:
 1491              		.loc 1 341 13 is_stmt 0 view .LVU467
 1492 0094 19E0     		b	.L102
 1493              	.LVL136:
 1494              	.L99:
 342:Core/Src/UDS.c ****             //Expected Res: 03 7F 2E 31 55 55 55 55
 343:Core/Src/UDS.c ****         }
 344:Core/Src/UDS.c ****     }
 345:Core/Src/UDS.c ****     else
 346:Core/Src/UDS.c ****     {
 347:Core/Src/UDS.c ****         newStdId = ((data_rx[4] << 8) | data_rx[5]) & 0x7FF; 
 1495              		.loc 1 347 9 is_stmt 1 view .LVU468
 1496              		.loc 1 347 29 is_stmt 0 view .LVU469
 1497 0096 2A79     		ldrb	r2, [r5, #4]	@ zero_extendqisi2
 1498              		.loc 1 347 48 view .LVU470
 1499 0098 6B79     		ldrb	r3, [r5, #5]	@ zero_extendqisi2
 1500              		.loc 1 347 39 view .LVU471
 1501 009a 43EA0223 		orr	r3, r3, r2, lsl #8
 1502              		.loc 1 347 53 view .LVU472
 1503 009e C3F30A03 		ubfx	r3, r3, #0, #11
 1504              		.loc 1 347 18 view .LVU473
 1505 00a2 104A     		ldr	r2, .L112+4
 1506 00a4 1380     		strh	r3, [r2]	@ movhi
 348:Core/Src/UDS.c ****         data_tx[0] = 0x03;
 1507              		.loc 1 348 9 is_stmt 1 view .LVU474
 1508              		.loc 1 348 20 is_stmt 0 view .LVU475
 1509 00a6 0323     		movs	r3, #3
 1510 00a8 2370     		strb	r3, [r4]
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 37


 349:Core/Src/UDS.c ****         data_tx[1] = NRC;
 1511              		.loc 1 349 9 is_stmt 1 view .LVU476
 1512              		.loc 1 349 20 is_stmt 0 view .LVU477
 1513 00aa 7F23     		movs	r3, #127
 1514 00ac 6370     		strb	r3, [r4, #1]
 350:Core/Src/UDS.c ****         data_tx[2] = 0x2E;
 1515              		.loc 1 350 9 is_stmt 1 view .LVU478
 1516              		.loc 1 350 20 is_stmt 0 view .LVU479
 1517 00ae 2E23     		movs	r3, #46
 1518 00b0 A370     		strb	r3, [r4, #2]
 351:Core/Src/UDS.c ****         data_tx[3] = INVALID_LENGTH;
 1519              		.loc 1 351 9 is_stmt 1 view .LVU480
 1520              		.loc 1 351 20 is_stmt 0 view .LVU481
 1521 00b2 1323     		movs	r3, #19
 1522 00b4 E370     		strb	r3, [r4, #3]
 352:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 1523              		.loc 1 352 9 is_stmt 1 view .LVU482
 1524              	.LBB26:
 1525              		.loc 1 352 14 view .LVU483
 1526              	.LVL137:
 1527              		.loc 1 352 18 is_stmt 0 view .LVU484
 1528 00b6 0423     		movs	r3, #4
 1529              		.loc 1 352 9 view .LVU485
 1530 00b8 02E0     		b	.L107
 1531              	.LVL138:
 1532              	.L108:
 353:Core/Src/UDS.c ****         {
 354:Core/Src/UDS.c ****             data_tx[i] = 0x00;
 1533              		.loc 1 354 13 is_stmt 1 view .LVU486
 1534              		.loc 1 354 24 is_stmt 0 view .LVU487
 1535 00ba 0022     		movs	r2, #0
 1536 00bc E254     		strb	r2, [r4, r3]
 352:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 1537              		.loc 1 352 33 is_stmt 1 discriminator 3 view .LVU488
 1538 00be 0133     		adds	r3, r3, #1
 1539              	.LVL139:
 1540              	.L107:
 352:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 1541              		.loc 1 352 27 discriminator 1 view .LVU489
 1542 00c0 072B     		cmp	r3, #7
 1543 00c2 FADD     		ble	.L108
 1544              	.LBE26:
 355:Core/Src/UDS.c ****         }
 356:Core/Src/UDS.c ****         FormatCANFrame(data_tx);
 1545              		.loc 1 356 9 view .LVU490
 1546 00c4 2046     		mov	r0, r4
 1547 00c6 FFF7FEFF 		bl	FormatCANFrame
 1548              	.LVL140:
 1549              	.L102:
 357:Core/Src/UDS.c ****     }
 358:Core/Src/UDS.c ****     HAL_CAN_AddTxMessage(&hcan2, &CAN2_pHeader, data_tx, &CAN2_pTxMailbox);
 1550              		.loc 1 358 5 view .LVU491
 1551 00ca 074B     		ldr	r3, .L112+8
 1552 00cc 2246     		mov	r2, r4
 1553 00ce 0749     		ldr	r1, .L112+12
 1554 00d0 0748     		ldr	r0, .L112+16
 1555 00d2 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 38


 1556              	.LVL141:
 359:Core/Src/UDS.c ****     HAL_Delay(1000);
 1557              		.loc 1 359 5 view .LVU492
 1558 00d6 4FF47A70 		mov	r0, #1000
 1559 00da FFF7FEFF 		bl	HAL_Delay
 1560              	.LVL142:
 360:Core/Src/UDS.c **** }
 1561              		.loc 1 360 1 is_stmt 0 view .LVU493
 1562 00de 38BD     		pop	{r3, r4, r5, pc}
 1563              	.LVL143:
 1564              	.L113:
 1565              		.loc 1 360 1 view .LVU494
 1566              		.align	2
 1567              	.L112:
 1568 00e0 00000000 		.word	flag_SecurityUnlocked
 1569 00e4 00000000 		.word	newStdId
 1570 00e8 00000000 		.word	CAN2_pTxMailbox
 1571 00ec 00000000 		.word	CAN2_pHeader
 1572 00f0 00000000 		.word	hcan2
 1573              		.cfi_endproc
 1574              	.LFE149:
 1576              		.section	.rodata.HAL_TIM_PeriodElapsedCallback.str1.4,"aMS",%progbits,1
 1577              		.align	2
 1578              	.LC3:
 1579 0000 53657373 		.ascii	"Session Locked\000"
 1579      696F6E20 
 1579      4C6F636B 
 1579      656400
 1580              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 1581              		.align	1
 1582              		.global	HAL_TIM_PeriodElapsedCallback
 1583              		.syntax unified
 1584              		.thumb
 1585              		.thumb_func
 1587              	HAL_TIM_PeriodElapsedCallback:
 1588              	.LVL144:
 1589              	.LFB150:
 361:Core/Src/UDS.c **** 
 362:Core/Src/UDS.c **** 
 363:Core/Src/UDS.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 364:Core/Src/UDS.c **** {
 1590              		.loc 1 364 1 is_stmt 1 view -0
 1591              		.cfi_startproc
 1592              		@ args = 0, pretend = 0, frame = 0
 1593              		@ frame_needed = 0, uses_anonymous_args = 0
 1594              		.loc 1 364 1 is_stmt 0 view .LVU496
 1595 0000 08B5     		push	{r3, lr}
 1596              		.cfi_def_cfa_offset 8
 1597              		.cfi_offset 3, -8
 1598              		.cfi_offset 14, -4
 365:Core/Src/UDS.c ****     if(htim == &htim2)
 1599              		.loc 1 365 5 is_stmt 1 view .LVU497
 1600              		.loc 1 365 7 is_stmt 0 view .LVU498
 1601 0002 0B4B     		ldr	r3, .L118
 1602 0004 8342     		cmp	r3, r0
 1603 0006 00D0     		beq	.L117
 1604              	.LVL145:
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 39


 1605              	.L114:
 366:Core/Src/UDS.c ****     {
 367:Core/Src/UDS.c ****         if(flag_SecurityUnlocked == 0)
 368:Core/Src/UDS.c ****             return;
 369:Core/Src/UDS.c ****         else
 370:Core/Src/UDS.c ****         {
 371:Core/Src/UDS.c ****             HAL_TIM_Base_Stop_IT(&htim2);
 372:Core/Src/UDS.c ****             flag_SecurityUnlocked = 0;
 373:Core/Src/UDS.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 374:Core/Src/UDS.c ****             USART3_SendString((uint8_t*) "Session Locked");
 375:Core/Src/UDS.c ****         }
 376:Core/Src/UDS.c ****     }
 377:Core/Src/UDS.c **** }...
 1606              		.loc 1 377 1 view .LVU499
 1607 0008 08BD     		pop	{r3, pc}
 1608              	.LVL146:
 1609              	.L117:
 367:Core/Src/UDS.c ****         if(flag_SecurityUnlocked == 0)
 1610              		.loc 1 367 9 is_stmt 1 view .LVU500
 367:Core/Src/UDS.c ****         if(flag_SecurityUnlocked == 0)
 1611              		.loc 1 367 34 is_stmt 0 view .LVU501
 1612 000a 0A4B     		ldr	r3, .L118+4
 1613 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 367:Core/Src/UDS.c ****         if(flag_SecurityUnlocked == 0)
 1614              		.loc 1 367 11 view .LVU502
 1615 000e 002B     		cmp	r3, #0
 1616 0010 FAD0     		beq	.L114
 371:Core/Src/UDS.c ****             HAL_TIM_Base_Stop_IT(&htim2);
 1617              		.loc 1 371 13 is_stmt 1 view .LVU503
 1618 0012 0748     		ldr	r0, .L118
 1619              	.LVL147:
 371:Core/Src/UDS.c ****             HAL_TIM_Base_Stop_IT(&htim2);
 1620              		.loc 1 371 13 is_stmt 0 view .LVU504
 1621 0014 FFF7FEFF 		bl	HAL_TIM_Base_Stop_IT
 1622              	.LVL148:
 372:Core/Src/UDS.c ****             flag_SecurityUnlocked = 0;
 1623              		.loc 1 372 13 is_stmt 1 view .LVU505
 372:Core/Src/UDS.c ****             flag_SecurityUnlocked = 0;
 1624              		.loc 1 372 35 is_stmt 0 view .LVU506
 1625 0018 0022     		movs	r2, #0
 1626 001a 064B     		ldr	r3, .L118+4
 1627 001c 1A70     		strb	r2, [r3]
 373:Core/Src/UDS.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 1628              		.loc 1 373 13 is_stmt 1 view .LVU507
 1629 001e 0121     		movs	r1, #1
 1630 0020 0548     		ldr	r0, .L118+8
 1631 0022 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1632              	.LVL149:
 374:Core/Src/UDS.c ****             USART3_SendString((uint8_t*) "Session Locked");
 1633              		.loc 1 374 13 view .LVU508
 1634 0026 0548     		ldr	r0, .L118+12
 1635 0028 FFF7FEFF 		bl	USART3_SendString
 1636              	.LVL150:
 1637 002c ECE7     		b	.L114
 1638              	.L119:
 1639 002e 00BF     		.align	2
 1640              	.L118:
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 40


 1641 0030 00000000 		.word	htim2
 1642 0034 00000000 		.word	flag_SecurityUnlocked
 1643 0038 00040240 		.word	1073873920
 1644 003c 00000000 		.word	.LC3
 1645              		.cfi_endproc
 1646              	.LFE150:
 1648              		.global	newStdId
 1649              		.section	.bss.newStdId,"aw",%nobits
 1650              		.align	1
 1653              	newStdId:
 1654 0000 0000     		.space	2
 1655              		.global	flag_SecurityUnlocked
 1656              		.section	.bss.flag_SecurityUnlocked,"aw",%nobits
 1659              	flag_SecurityUnlocked:
 1660 0000 00       		.space	1
 1661              		.global	flag_SeedProvided
 1662              		.section	.bss.flag_SeedProvided,"aw",%nobits
 1665              	flag_SeedProvided:
 1666 0000 00       		.space	1
 1667              		.global	Key
 1668              		.section	.bss.Key,"aw",%nobits
 1669              		.align	2
 1672              	Key:
 1673 0000 00000000 		.space	4
 1674              		.global	Seed
 1675              		.section	.data.Seed,"aw"
 1676              		.align	2
 1679              	Seed:
 1680 0000 01088221 		.ascii	"\001\010\202!"
 1681              		.text
 1682              	.Letext0:
 1683              		.file 2 "C:/Users/PC/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools
 1684              		.file 3 "C:/Users/PC/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools
 1685              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 1686              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1687              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1688              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1689              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1690              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 1691              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1692              		.file 11 "Core/Inc/UDS.h"
 1693              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 41


DEFINED SYMBOLS
                            *ABS*:00000000 UDS.c
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:21     .text.getSID:00000000 $t
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:27     .text.getSID:00000000 getSID
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:45     .text.getDID:00000000 $t
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:51     .text.getDID:00000000 getDID
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:81     .text.CAN1_Send:00000000 $t
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:87     .text.CAN1_Send:00000000 CAN1_Send
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:132    .text.CAN1_Send:00000024 $d
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:140    .text.CAN2_Send:00000000 $t
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:146    .text.CAN2_Send:00000000 CAN2_Send
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:191    .text.CAN2_Send:00000024 $d
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:199    .text.FormatCANFrame:00000000 $t
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:205    .text.FormatCANFrame:00000000 FormatCANFrame
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:255    .text.calculate_key_from_seed:00000000 $t
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:261    .text.calculate_key_from_seed:00000000 calculate_key_from_seed
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:309    .text.cmp_key:00000000 $t
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:315    .text.cmp_key:00000000 cmp_key
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:385    .rodata.checkFormat.str1.4:00000000 $d
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:389    .text.checkFormat:00000000 $t
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:395    .text.checkFormat:00000000 checkFormat
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:505    .text.checkFormat:0000004c $d
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:510    .text.checkDID:00000000 $t
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:516    .text.checkDID:00000000 checkDID
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:558    .rodata.UART_ReadString.str1.4:00000000 $d
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:562    .text.UART_ReadString:00000000 $t
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:568    .text.UART_ReadString:00000000 UART_ReadString
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:666    .text.UART_ReadString:00000044 $d
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:671    .text.SID22_Practice:00000000 $t
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:677    .text.SID22_Practice:00000000 SID22_Practice
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:855    .text.SID22_Practice:00000094 $d
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:862    .rodata.SID27_Practice.str1.4:00000000 $d
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:866    .text.SID27_Practice:00000000 $t
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:872    .text.SID27_Practice:00000000 SID27_Practice
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:1296   .text.SID27_Practice:00000178 $d
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:1679   .data.Seed:00000000 Seed
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:1672   .bss.Key:00000000 Key
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:1665   .bss.flag_SeedProvided:00000000 flag_SeedProvided
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:1659   .bss.flag_SecurityUnlocked:00000000 flag_SecurityUnlocked
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:1310   .text.SID2E_Practice:00000000 $t
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:1316   .text.SID2E_Practice:00000000 SID2E_Practice
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:1568   .text.SID2E_Practice:000000e0 $d
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:1653   .bss.newStdId:00000000 newStdId
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:1577   .rodata.HAL_TIM_PeriodElapsedCallback.str1.4:00000000 $d
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:1581   .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:1587   .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:1641   .text.HAL_TIM_PeriodElapsedCallback:00000030 $d
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:1650   .bss.newStdId:00000000 $d
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:1660   .bss.flag_SecurityUnlocked:00000000 $d
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:1666   .bss.flag_SeedProvided:00000000 $d
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:1669   .bss.Key:00000000 $d
C:\Users\PC\AppData\Local\Temp\cccCX5vx.s:1676   .data.Seed:00000000 $d

UNDEFINED SYMBOLS
PrintCANLog
HAL_CAN_AddTxMessage
Error_Handler
ARM GAS  C:\Users\PC\AppData\Local\Temp\cccCX5vx.s 			page 42


CAN1_pHeader
CAN1_DATA_TX
CAN1_pTxMailbox
hcan1
CAN2_pHeader
CAN2_DATA_TX
CAN2_pTxMailbox
hcan2
USART3_SendString
HAL_Delay
HAL_TIM_Base_Start_IT
HAL_GPIO_WritePin
htim2
HAL_TIM_Base_Stop_IT
