Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Mon Dec  4 19:21:14 2017
| Host             : DESKTOP-L3OJFFP running 64-bit major release  (build 9200)
| Command          : report_power -file cnc_controller_design_1_wrapper_power_routed.rpt -pb cnc_controller_design_1_wrapper_power_summary_routed.pb -rpx cnc_controller_design_1_wrapper_power_routed.rpx
| Design           : cnc_controller_design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.757 |
| Dynamic (W)              | 1.625 |
| Device Static (W)        | 0.132 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.7  |
| Junction Temperature (C) | 45.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.027 |        5 |       --- |             --- |
| Slice Logic              |     0.007 |    17649 |       --- |             --- |
|   LUT as Logic           |     0.006 |     5827 |     17600 |           33.11 |
|   CARRY4                 |    <0.001 |      343 |      4400 |            7.80 |
|   Register               |    <0.001 |     9124 |     35200 |           25.92 |
|   LUT as Distributed RAM |    <0.001 |       98 |      6000 |            1.63 |
|   F7/F8 Muxes            |    <0.001 |      413 |     17600 |            2.35 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Shift Register  |    <0.001 |      202 |      6000 |            3.37 |
|   Others                 |     0.000 |      654 |       --- |             --- |
| Signals                  |     0.013 |    13721 |       --- |             --- |
| Block RAM                |     0.013 |        8 |        60 |           13.33 |
| I/O                      |     0.004 |       27 |       100 |           27.00 |
| PS7                      |     1.561 |        1 |       --- |             --- |
| Static Power             |     0.132 |          |           |                 |
| Total                    |     1.757 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.067 |       0.059 |      0.008 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.738 |       0.707 |      0.031 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------+---------+-----------------+
| Clock   | Domain  | Constraint (ns) |
+---------+---------+-----------------+
| CLK_100 | CLK_100 |             8.0 |
+---------+---------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                            | Power (W) |
+-------------------------------------------------------------------------------------------------+-----------+
| cnc_controller_design_1_wrapper                                                                 |     1.625 |
|   cnc_controller_design_1_i                                                                     |     1.624 |
|     axi_dma_0                                                                                   |     0.011 |
|       U0                                                                                        |     0.011 |
|         GEN_SG_ENGINE.I_SG_ENGINE                                                               |     0.003 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                      |    <0.001 |
|             I_UPDT_CMDSTS_IF                                                                    |    <0.001 |
|             I_UPDT_SG                                                                           |    <0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                     |    <0.001 |
|             GEN_QUEUE.I_UPDT_DESC_QUEUE                                                         |    <0.001 |
|           GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                   |    <0.001 |
|           I_SG_AXI_DATAMOVER                                                                    |    <0.001 |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                 |    <0.001 |
|               I_ADDR_CNTL                                                                       |    <0.001 |
|               I_CMD_STATUS                                                                      |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                              |    <0.001 |
|                 I_CMD_FIFO                                                                      |    <0.001 |
|               I_MSTR_SCC                                                                        |    <0.001 |
|               I_RD_DATA_CNTL                                                                    |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                 |    <0.001 |
|               I_RESET                                                                           |    <0.001 |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                 |    <0.001 |
|               I_ADDR_CNTL                                                                       |    <0.001 |
|               I_CMD_STATUS                                                                      |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                              |    <0.001 |
|                 I_CMD_FIFO                                                                      |    <0.001 |
|               I_MSTR_SCC                                                                        |    <0.001 |
|               I_WR_DATA_CNTL                                                                    |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                 |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                      |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                            |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                   |    <0.001 |
|                       DYNSHREG_F_I                                                              |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                             |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                      |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                            |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                   |    <0.001 |
|                       DYNSHREG_F_I                                                              |    <0.001 |
|           I_SG_FETCH_MNGR                                                                       |    <0.001 |
|             I_FTCH_CMDSTS_IF                                                                    |    <0.001 |
|             I_FTCH_PNTR_MNGR                                                                    |    <0.001 |
|             I_FTCH_SG                                                                           |    <0.001 |
|           I_SG_FETCH_QUEUE                                                                      |    <0.001 |
|             GEN_QUEUE.FTCH_QUEUE_I                                                              |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                          |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                             |    <0.001 |
|             GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO                               |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                 DYNSHREG_F_I                                                                    |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                                |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                    |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                  |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                        |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                    |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                         |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                       |     0.008 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                     |     0.008 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                    |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                         |     0.006 |
|               I_DATA_FIFO                                                                       |     0.006 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                     |     0.006 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                             |     0.006 |
|                     inst_fifo_gen                                                               |     0.006 |
|                       gconvfifo.rf                                                              |     0.006 |
|                         grf.rf                                                                  |     0.006 |
|                           gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                             gr1.gr1_int.rfwft                                                   |    <0.001 |
|                             grss.gdc.dc                                                         |    <0.001 |
|                               gsym_dc.dc                                                        |    <0.001 |
|                             grss.rsts                                                           |    <0.001 |
|                               c1                                                                |    <0.001 |
|                               c2                                                                |     0.000 |
|                             rpntr                                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                             gwss.wsts                                                           |    <0.001 |
|                               c0                                                                |    <0.001 |
|                               c1                                                                |     0.000 |
|                             wpntr                                                               |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                 |     0.006 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                            |     0.006 |
|                               inst_blk_mem_gen                                                  |     0.006 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                            |     0.006 |
|                                   valid.cstr                                                    |     0.006 |
|                                     ramloop[0].ram.r                                            |     0.001 |
|                                       prim_noinit.ram                                           |     0.001 |
|                                     ramloop[1].ram.r                                            |     0.002 |
|                                       prim_noinit.ram                                           |     0.002 |
|                                     ramloop[2].ram.r                                            |     0.002 |
|                                       prim_noinit.ram                                           |     0.002 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|             I_ADDR_CNTL                                                                         |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                     DYNSHREG_F_I                                                                |    <0.001 |
|             I_CMD_STATUS                                                                        |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|               I_CMD_FIFO                                                                        |    <0.001 |
|             I_MSTR_PCC                                                                          |    <0.001 |
|             I_RD_DATA_CNTL                                                                      |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                     DYNSHREG_F_I                                                                |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                   |    <0.001 |
|             I_RESET                                                                             |    <0.001 |
|         I_RST_MODULE                                                                            |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                            |    <0.001 |
|           REG_HRD_RST                                                                           |    <0.001 |
|           REG_HRD_RST_OUT                                                                       |    <0.001 |
|     axi_interconnect_0                                                                          |     0.005 |
|       s00_couplers                                                                              |     0.005 |
|         auto_pc                                                                                 |     0.005 |
|           inst                                                                                  |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                |     0.005 |
|               RD.ar_channel_0                                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               RD.r_channel_0                                                                    |    <0.001 |
|                 rd_data_fifo_0                                                                  |    <0.001 |
|                 transaction_fifo_0                                                              |    <0.001 |
|               SI_REG                                                                            |     0.002 |
|                 ar_pipe                                                                         |    <0.001 |
|                 aw_pipe                                                                         |    <0.001 |
|                 b_pipe                                                                          |    <0.001 |
|                 r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                   |     0.001 |
|                 aw_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               WR.b_channel_0                                                                    |    <0.001 |
|                 bid_fifo_0                                                                      |    <0.001 |
|                 bresp_fifo_0                                                                    |    <0.001 |
|       xbar                                                                                      |    <0.001 |
|         inst                                                                                    |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                              |    <0.001 |
|             addr_arbiter_inst                                                                   |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                        |    <0.001 |
|             reg_slice_r                                                                         |    <0.001 |
|             splitter_ar                                                                         |    <0.001 |
|             splitter_aw                                                                         |    <0.001 |
|     axi_interconnect_1                                                                          |     0.017 |
|       m00_couplers                                                                              |     0.011 |
|         auto_pc                                                                                 |     0.002 |
|           inst                                                                                  |     0.002 |
|             gen_axi4_axi3.axi3_conv_inst                                                        |     0.002 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                               |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                         |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst          |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                             |    <0.001 |
|               USE_WRITE.write_addr_inst                                                         |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                            |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst          |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                       |    <0.001 |
|                   inst                                                                          |    <0.001 |
|                     fifo_gen_inst                                                               |    <0.001 |
|                       inst_fifo_gen                                                             |    <0.001 |
|                         gconvfifo.rf                                                            |    <0.001 |
|                           grf.rf                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                               gr1.gr1_int.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                         |    <0.001 |
|                               rpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                               gwss.wsts                                                         |    <0.001 |
|                               wpntr                                                             |    <0.001 |
|                             gntv_or_sync_fifo.mem                                               |    <0.001 |
|                               gdm.dm_gen.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                |    <0.001 |
|                             rstblk                                                              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst          |    <0.001 |
|               USE_WRITE.write_data_inst                                                         |    <0.001 |
|         m00_data_fifo                                                                           |     0.009 |
|           inst                                                                                  |     0.009 |
|             gen_fifo.fifo_gen_inst                                                              |     0.009 |
|               inst_fifo_gen                                                                     |     0.009 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                         |     0.001 |
|                   grf.rf                                                                        |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                                         |    <0.001 |
|                       grss.rsts                                                                 |    <0.001 |
|                       rpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                       gwss.wsts                                                                 |    <0.001 |
|                       wpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                       gdm.dm_gen.dm                                                             |    <0.001 |
|                         RAM_reg_0_31_0_5                                                        |    <0.001 |
|                         RAM_reg_0_31_12_17                                                      |    <0.001 |
|                         RAM_reg_0_31_18_23                                                      |    <0.001 |
|                         RAM_reg_0_31_24_29                                                      |    <0.001 |
|                         RAM_reg_0_31_30_35                                                      |    <0.001 |
|                         RAM_reg_0_31_36_41                                                      |    <0.001 |
|                         RAM_reg_0_31_42_47                                                      |    <0.001 |
|                         RAM_reg_0_31_48_53                                                      |    <0.001 |
|                         RAM_reg_0_31_54_59                                                      |    <0.001 |
|                         RAM_reg_0_31_60_62                                                      |    <0.001 |
|                         RAM_reg_0_31_6_11                                                       |    <0.001 |
|                     rstblk                                                                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                    |    <0.001 |
|                   rstblk                                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                         |     0.003 |
|                   grf.rf                                                                        |     0.003 |
|                     gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                                         |    <0.001 |
|                       grss.rsts                                                                 |    <0.001 |
|                         c1                                                                      |    <0.001 |
|                         c2                                                                      |    <0.001 |
|                       rpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                       gwss.wsts                                                                 |    <0.001 |
|                         c0                                                                      |    <0.001 |
|                         c1                                                                      |    <0.001 |
|                       wpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                       |     0.002 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                  |     0.002 |
|                         inst_blk_mem_gen                                                        |     0.002 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                  |     0.002 |
|                             valid.cstr                                                          |     0.002 |
|                               ramloop[0].ram.r                                                  |     0.002 |
|                                 prim_noinit.ram                                                 |     0.002 |
|                     rstblk                                                                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                  |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                        |    <0.001 |
|                   grf.rf                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                                         |    <0.001 |
|                       grss.rsts                                                                 |    <0.001 |
|                       rpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                       gwss.wsts                                                                 |    <0.001 |
|                       wpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                       gdm.dm_gen.dm                                                             |    <0.001 |
|                         RAM_reg_0_31_0_5                                                        |    <0.001 |
|                         RAM_reg_0_31_12_17                                                      |    <0.001 |
|                         RAM_reg_0_31_18_23                                                      |    <0.001 |
|                         RAM_reg_0_31_24_29                                                      |    <0.001 |
|                         RAM_reg_0_31_30_35                                                      |    <0.001 |
|                         RAM_reg_0_31_36_41                                                      |    <0.001 |
|                         RAM_reg_0_31_42_47                                                      |    <0.001 |
|                         RAM_reg_0_31_48_53                                                      |    <0.001 |
|                         RAM_reg_0_31_54_59                                                      |    <0.001 |
|                         RAM_reg_0_31_60_62                                                      |    <0.001 |
|                         RAM_reg_0_31_6_11                                                       |    <0.001 |
|                     rstblk                                                                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice              |    <0.001 |
|                   rstblk                                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                        |     0.003 |
|                   grf.rf                                                                        |     0.003 |
|                     gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                                         |    <0.001 |
|                       grss.rsts                                                                 |    <0.001 |
|                         c1                                                                      |    <0.001 |
|                         c2                                                                      |    <0.001 |
|                       rpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                       gwss.wsts                                                                 |    <0.001 |
|                         c0                                                                      |    <0.001 |
|                         c1                                                                      |    <0.001 |
|                       wpntr                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                       |     0.003 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                  |     0.003 |
|                         inst_blk_mem_gen                                                        |     0.003 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                  |     0.003 |
|                             valid.cstr                                                          |     0.003 |
|                               ramloop[0].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[1].ram.r                                                  |     0.002 |
|                                 prim_noinit.ram                                                 |     0.002 |
|                     rstblk                                                                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                  |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                                          |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                      |    <0.001 |
|       s00_couplers                                                                              |     0.001 |
|         auto_us                                                                                 |     0.001 |
|           inst                                                                                  |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                       |     0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                            |    <0.001 |
|                 r_pipe                                                                          |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                    |    <0.001 |
|               USE_READ.read_addr_inst                                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                         |    <0.001 |
|               si_register_slice_inst                                                            |    <0.001 |
|                 ar_pipe                                                                         |    <0.001 |
|       s01_couplers                                                                              |     0.002 |
|         auto_us                                                                                 |     0.002 |
|           inst                                                                                  |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                       |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                            |    <0.001 |
|                 r_pipe                                                                          |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                    |    <0.001 |
|               USE_READ.read_addr_inst                                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                         |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                  |    <0.001 |
|               USE_WRITE.write_addr_inst                                                         |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                         |    <0.001 |
|               si_register_slice_inst                                                            |    <0.001 |
|                 ar_pipe                                                                         |    <0.001 |
|                 aw_pipe                                                                         |    <0.001 |
|       xbar                                                                                      |     0.002 |
|         inst                                                                                    |     0.002 |
|           gen_samd.crossbar_samd                                                                |     0.002 |
|             addr_arbiter_ar                                                                     |    <0.001 |
|             addr_arbiter_aw                                                                     |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                  |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                        |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                             |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                  |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                    |     0.001 |
|               b_pipe                                                                            |    <0.001 |
|               r_pipe                                                                            |     0.001 |
|             gen_master_slots[1].reg_slice_mi                                                    |    <0.001 |
|               b_pipe                                                                            |    <0.001 |
|             gen_master_slots[2].gen_mi_write.wdata_mux_w                                        |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                             |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                  |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                    |    <0.001 |
|               b_pipe                                                                            |    <0.001 |
|               r_pipe                                                                            |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                     |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                                     |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                    |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                      |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                      |    <0.001 |
|               wrouter_aw_fifo                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                  |    <0.001 |
|             splitter_aw_mi                                                                      |    <0.001 |
|     hdmi_interface_0                                                                            |     0.010 |
|       U0                                                                                        |     0.010 |
|         hdmi_interface_v1_0_hdmi_interface_inst                                                 |     0.010 |
|           hdmi_interface_inst                                                                   |     0.007 |
|             DVID                                                                                |    <0.001 |
|               TMDS_encoder_BLUE                                                                 |    <0.001 |
|               TMDS_encoder_GREEN                                                                |    <0.001 |
|               TMDS_encoder_RED                                                                  |    <0.001 |
|             VGA                                                                                 |    <0.001 |
|               VGA_pg                                                                            |    <0.001 |
|             frame_fifo                                                                          |     0.004 |
|     pl_gpio_0                                                                                   |     0.003 |
|       U0                                                                                        |     0.001 |
|         pl_gpio_v1_0_pl_gpio_inst                                                               |     0.001 |
|           pl_gpio_inst                                                                          |    <0.001 |
|       gpio_pins_IOBUF[0]_inst                                                                   |    <0.001 |
|       gpio_pins_IOBUF[1]_inst                                                                   |    <0.001 |
|       gpio_pins_IOBUF[2]_inst                                                                   |    <0.001 |
|       gpio_pins_IOBUF[3]_inst                                                                   |    <0.001 |
|       gpio_pins_IOBUF[4]_inst                                                                   |    <0.001 |
|       gpio_pins_IOBUF[5]_inst                                                                   |    <0.001 |
|       gpio_pins_IOBUF[6]_inst                                                                   |    <0.001 |
|       gpio_pins_IOBUF[7]_inst                                                                   |    <0.001 |
|     pl_interrupt_manager_0                                                                      |     0.001 |
|       U0                                                                                        |     0.001 |
|         pl_interrupt_manager_v1_0_pl_interrupt_manager_inst                                     |     0.001 |
|     pl_pwm_0                                                                                    |     0.009 |
|       U0                                                                                        |     0.009 |
|         pl_pwm_v1_0_S00_AXI_inst                                                                |     0.009 |
|           pwm_controller_inst                                                                   |     0.004 |
|             gen_1[1].pwm_channel_i                                                              |    <0.001 |
|             gen_1[2].pwm_channel_i                                                              |    <0.001 |
|             gen_1[3].pwm_channel_i                                                              |    <0.001 |
|             gen_1[4].pwm_channel_i                                                              |    <0.001 |
|             gen_1[5].pwm_channel_i                                                              |    <0.001 |
|             gen_1[6].pwm_channel_i                                                              |    <0.001 |
|             gen_1[7].pwm_channel_i                                                              |    <0.001 |
|             gen_1[8].pwm_channel_i                                                              |    <0.001 |
|     processing_system7_0                                                                        |     1.567 |
|       inst                                                                                      |     1.567 |
|     rst_ps7_0_100M                                                                              |    <0.001 |
|       U0                                                                                        |    <0.001 |
|         EXT_LPF                                                                                 |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                             |    <0.001 |
|         SEQ                                                                                     |    <0.001 |
|           SEQ_COUNTER                                                                           |    <0.001 |
|     xlconcat_0                                                                                  |     0.000 |
+-------------------------------------------------------------------------------------------------+-----------+


