{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586435609963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586435609965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 09 20:33:18 2020 " "Processing started: Thu Apr 09 20:33:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586435609965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435609965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cm3 -c cm3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cm3 -c cm3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435609965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586435610419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586435610419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/peripheral/cmsdk_fpga_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/peripheral/cmsdk_fpga_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_fpga_sram " "Found entity 1: cmsdk_fpga_sram" {  } { { "../RTL/peripheral/cmsdk_fpga_sram.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/peripheral/cmsdk_fpga_sram.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/peripheral/cmsdk_apb_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/peripheral/cmsdk_apb_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_uart " "Found entity 1: cmsdk_apb_uart" {  } { { "../RTL/peripheral/cmsdk_apb_uart.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/peripheral/cmsdk_apb_uart.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/peripheral/cmsdk_ahb_to_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/peripheral/cmsdk_ahb_to_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_sram " "Found entity 1: cmsdk_ahb_to_sram" {  } { { "../RTL/peripheral/cmsdk_ahb_to_sram.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/peripheral/cmsdk_ahb_to_sram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/peripheral/cmsdk_ahb_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/peripheral/cmsdk_ahb_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_default_slave " "Found entity 1: cmsdk_ahb_default_slave" {  } { { "../RTL/peripheral/cmsdk_ahb_default_slave.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/peripheral/cmsdk_ahb_default_slave.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/core/cortexm3ds_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/core/cortexm3ds_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm3ds_logic " "Found entity 1: cortexm3ds_logic" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_apb/cmsdk_apb_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_apb/cmsdk_apb_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_slave_mux " "Found entity 1: cmsdk_apb_slave_mux" {  } { { "../RTL/bus/sys_apb/cmsdk_apb_slave_mux.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_apb/cmsdk_apb_slave_mux.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_apb/cmsdk_ahb_to_apb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_apb/cmsdk_ahb_to_apb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb " "Found entity 1: cmsdk_ahb_to_apb" {  } { { "../RTL/bus/sys_apb/cmsdk_ahb_to_apb.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_apb/cmsdk_ahb_to_apb.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_ahb_sync_error_canc " "Found entity 1: cmsdk_ahb_to_ahb_sync_error_canc" {  } { { "../RTL/bus/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/cmsdk_ahb_to_ahb_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/cmsdk_ahb_to_ahb_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_ahb_sync " "Found entity 1: cmsdk_ahb_to_ahb_sync" {  } { { "../RTL/bus/sys_ahb/cmsdk_ahb_to_ahb_sync.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/cmsdk_ahb_to_ahb_sync.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahboutstg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahboutstg.v" { { "Info" "ISGN_ENTITY_NAME" "1 L2AhbOutStg " "Found entity 1: L2AhbOutStg" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbOutStg.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbOutStg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahbmtx_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahbmtx_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 L2AhbMtx_lite " "Found entity 1: L2AhbMtx_lite" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx_lite.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx_lite.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahbmtx_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahbmtx_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 L2AhbMtx_default_slave " "Found entity 1: L2AhbMtx_default_slave" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx_default_slave.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx_default_slave.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahbmtx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahbmtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 L2AhbMtx " "Found entity 1: L2AhbMtx" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahbinstg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahbinstg.v" { { "Info" "ISGN_ENTITY_NAME" "1 L2AhbInStg " "Found entity 1: L2AhbInStg" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahbdecs0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahbdecs0.v" { { "Info" "ISGN_ENTITY_NAME" "1 L2AhbDecS0 " "Found entity 1: L2AhbDecS0" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbDecS0.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbDecS0.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619376 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_IDLE ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 114 L2AhbArb.v(79) " "Verilog HDL macro warning at L2AhbArb.v(79): overriding existing definition for macro \"TRN_IDLE\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 114" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" 79 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619378 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_BUSY ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 115 L2AhbArb.v(80) " "Verilog HDL macro warning at L2AhbArb.v(80): overriding existing definition for macro \"TRN_BUSY\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 115" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" 80 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619378 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_NONSEQ ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 116 L2AhbArb.v(81) " "Verilog HDL macro warning at L2AhbArb.v(81): overriding existing definition for macro \"TRN_NONSEQ\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 116" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" 81 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619378 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_SEQ ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 117 L2AhbArb.v(82) " "Verilog HDL macro warning at L2AhbArb.v(82): overriding existing definition for macro \"TRN_SEQ\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 117" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" 82 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619378 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_SINGLE ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 120 L2AhbArb.v(85) " "Verilog HDL macro warning at L2AhbArb.v(85): overriding existing definition for macro \"BUR_SINGLE\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 120" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" 85 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619378 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 121 L2AhbArb.v(86) " "Verilog HDL macro warning at L2AhbArb.v(86): overriding existing definition for macro \"BUR_INCR\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 121" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" 86 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619378 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP4 ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 122 L2AhbArb.v(87) " "Verilog HDL macro warning at L2AhbArb.v(87): overriding existing definition for macro \"BUR_WRAP4\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 122" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" 87 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619378 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR4 ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 123 L2AhbArb.v(88) " "Verilog HDL macro warning at L2AhbArb.v(88): overriding existing definition for macro \"BUR_INCR4\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 123" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" 88 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619379 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP8 ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 124 L2AhbArb.v(89) " "Verilog HDL macro warning at L2AhbArb.v(89): overriding existing definition for macro \"BUR_WRAP8\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 124" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" 89 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619379 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR8 ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 125 L2AhbArb.v(90) " "Verilog HDL macro warning at L2AhbArb.v(90): overriding existing definition for macro \"BUR_INCR8\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 125" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" 90 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619379 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP16 ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 126 L2AhbArb.v(91) " "Verilog HDL macro warning at L2AhbArb.v(91): overriding existing definition for macro \"BUR_WRAP16\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 126" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" 91 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619379 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR16 ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 127 L2AhbArb.v(92) " "Verilog HDL macro warning at L2AhbArb.v(92): overriding existing definition for macro \"BUR_INCR16\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 127" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" 92 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahbarb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahbarb.v" { { "Info" "ISGN_ENTITY_NAME" "1 L2AhbArb " "Found entity 1: L2AhbArb" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm4.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxOutStgM4 " "Found entity 1: L1AhbMtxOutStgM4" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm3.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxOutStgM3 " "Found entity 1: L1AhbMtxOutStgM3" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxOutStgM2 " "Found entity 1: L1AhbMtxOutStgM2" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxOutStgM1 " "Found entity 1: L1AhbMtxOutStgM1" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm0.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxOutStgM0 " "Found entity 1: L1AhbMtxOutStgM0" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619390 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_IDLE ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 114 L1AhbMtxInStg.v(114) " "Verilog HDL macro warning at L1AhbMtxInStg.v(114): overriding existing definition for macro \"TRN_IDLE\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 114" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" 114 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619392 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_BUSY ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 115 L1AhbMtxInStg.v(115) " "Verilog HDL macro warning at L1AhbMtxInStg.v(115): overriding existing definition for macro \"TRN_BUSY\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 115" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" 115 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619392 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_NONSEQ ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 116 L1AhbMtxInStg.v(116) " "Verilog HDL macro warning at L1AhbMtxInStg.v(116): overriding existing definition for macro \"TRN_NONSEQ\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 116" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" 116 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619392 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_SEQ ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 117 L1AhbMtxInStg.v(117) " "Verilog HDL macro warning at L1AhbMtxInStg.v(117): overriding existing definition for macro \"TRN_SEQ\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 117" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" 117 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619392 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_SINGLE ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 120 L1AhbMtxInStg.v(120) " "Verilog HDL macro warning at L1AhbMtxInStg.v(120): overriding existing definition for macro \"BUR_SINGLE\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 120" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" 120 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619392 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 121 L1AhbMtxInStg.v(121) " "Verilog HDL macro warning at L1AhbMtxInStg.v(121): overriding existing definition for macro \"BUR_INCR\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 121" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" 121 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619392 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP4 ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 122 L1AhbMtxInStg.v(122) " "Verilog HDL macro warning at L1AhbMtxInStg.v(122): overriding existing definition for macro \"BUR_WRAP4\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 122" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" 122 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619393 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR4 ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 123 L1AhbMtxInStg.v(123) " "Verilog HDL macro warning at L1AhbMtxInStg.v(123): overriding existing definition for macro \"BUR_INCR4\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 123" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" 123 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619393 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP8 ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 124 L1AhbMtxInStg.v(124) " "Verilog HDL macro warning at L1AhbMtxInStg.v(124): overriding existing definition for macro \"BUR_WRAP8\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 124" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" 124 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619393 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR8 ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 125 L1AhbMtxInStg.v(125) " "Verilog HDL macro warning at L1AhbMtxInStg.v(125): overriding existing definition for macro \"BUR_INCR8\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 125" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" 125 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619393 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP16 ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 126 L1AhbMtxInStg.v(126) " "Verilog HDL macro warning at L1AhbMtxInStg.v(126): overriding existing definition for macro \"BUR_WRAP16\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 126" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" 126 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619393 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR16 ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 127 L1AhbMtxInStg.v(127) " "Verilog HDL macro warning at L1AhbMtxInStg.v(127): overriding existing definition for macro \"BUR_INCR16\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 127" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" 127 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxinstg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxinstg.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxInStg " "Found entity 1: L1AhbMtxInStg" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs4.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxDecS4 " "Found entity 1: L1AhbMtxDecS4" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS4.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS4.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs3.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxDecS3 " "Found entity 1: L1AhbMtxDecS3" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS3.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS3.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs2.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxDecS2 " "Found entity 1: L1AhbMtxDecS2" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS2.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS2.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs1.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxDecS1 " "Found entity 1: L1AhbMtxDecS1" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS1.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS1.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs0.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxDecS0 " "Found entity 1: L1AhbMtxDecS0" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619404 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_IDLE ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 114 L1AhbMtxArbM4.v(84) " "Verilog HDL macro warning at L1AhbMtxArbM4.v(84): overriding existing definition for macro \"TRN_IDLE\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 114" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" 84 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619406 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_BUSY ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 115 L1AhbMtxArbM4.v(85) " "Verilog HDL macro warning at L1AhbMtxArbM4.v(85): overriding existing definition for macro \"TRN_BUSY\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 115" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" 85 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619406 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_NONSEQ ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 116 L1AhbMtxArbM4.v(86) " "Verilog HDL macro warning at L1AhbMtxArbM4.v(86): overriding existing definition for macro \"TRN_NONSEQ\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 116" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" 86 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619406 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_SEQ ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 117 L1AhbMtxArbM4.v(87) " "Verilog HDL macro warning at L1AhbMtxArbM4.v(87): overriding existing definition for macro \"TRN_SEQ\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 117" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" 87 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619406 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_SINGLE ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 120 L1AhbMtxArbM4.v(90) " "Verilog HDL macro warning at L1AhbMtxArbM4.v(90): overriding existing definition for macro \"BUR_SINGLE\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 120" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" 90 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619406 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 121 L1AhbMtxArbM4.v(91) " "Verilog HDL macro warning at L1AhbMtxArbM4.v(91): overriding existing definition for macro \"BUR_INCR\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 121" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" 91 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619406 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP4 ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 122 L1AhbMtxArbM4.v(92) " "Verilog HDL macro warning at L1AhbMtxArbM4.v(92): overriding existing definition for macro \"BUR_WRAP4\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 122" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" 92 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619406 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR4 ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 123 L1AhbMtxArbM4.v(93) " "Verilog HDL macro warning at L1AhbMtxArbM4.v(93): overriding existing definition for macro \"BUR_INCR4\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 123" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" 93 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619406 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP8 ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 124 L1AhbMtxArbM4.v(94) " "Verilog HDL macro warning at L1AhbMtxArbM4.v(94): overriding existing definition for macro \"BUR_WRAP8\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 124" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" 94 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619406 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR8 ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 125 L1AhbMtxArbM4.v(95) " "Verilog HDL macro warning at L1AhbMtxArbM4.v(95): overriding existing definition for macro \"BUR_INCR8\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 125" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" 95 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619406 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP16 ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 126 L1AhbMtxArbM4.v(96) " "Verilog HDL macro warning at L1AhbMtxArbM4.v(96): overriding existing definition for macro \"BUR_WRAP16\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 126" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" 96 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619406 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR16 ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v 127 L1AhbMtxArbM4.v(97) " "Verilog HDL macro warning at L1AhbMtxArbM4.v(97): overriding existing definition for macro \"BUR_INCR16\", which was defined in \"../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v\", line 127" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" 97 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1586435619406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm4.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxArbM4 " "Found entity 1: L1AhbMtxArbM4" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm3.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxArbM3 " "Found entity 1: L1AhbMtxArbM3" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxArbM2 " "Found entity 1: L1AhbMtxArbM2" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxArbM1 " "Found entity 1: L1AhbMtxArbM1" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm0.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxArbM0 " "Found entity 1: L1AhbMtxArbM0" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtx_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtx_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtx_lite " "Found entity 1: L1AhbMtx_lite" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx_lite.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx_lite.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtx_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtx_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtx_default_slave " "Found entity 1: L1AhbMtx_default_slave" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtx " "Found entity 1: L1AhbMtx" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tianj/desktop/cortexm3lite/rtl/cortexm3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/cortexm3.v" { { "Info" "ISGN_ENTITY_NAME" "1 CortexM3 " "Found entity 1: CortexM3" {  } { { "../RTL/CortexM3.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435619425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435619425 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HWRITER CortexM3.v(309) " "Verilog HDL Implicit Net warning at CortexM3.v(309): created implicit net for \"HWRITER\"" {  } { { "../RTL/CortexM3.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v" 309 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435619426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HREADYOUT_AHBL2M CortexM3.v(597) " "Verilog HDL Implicit Net warning at CortexM3.v(597): created implicit net for \"HREADYOUT_AHBL2M\"" {  } { { "../RTL/CortexM3.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v" 597 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435619426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TXEN CortexM3.v(958) " "Verilog HDL Implicit Net warning at CortexM3.v(958): created implicit net for \"TXEN\"" {  } { { "../RTL/CortexM3.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v" 958 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435619426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BAUDTICK CortexM3.v(959) " "Verilog HDL Implicit Net warning at CortexM3.v(959): created implicit net for \"BAUDTICK\"" {  } { { "../RTL/CortexM3.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v" 959 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435619426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CortexM3 " "Elaborating entity \"CortexM3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586435619801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortexm3ds_logic cortexm3ds_logic:ulogic " "Elaborating entity \"cortexm3ds_logic\" for hierarchy \"cortexm3ds_logic:ulogic\"" {  } { { "../RTL/CortexM3.v" "ulogic" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435619914 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Aka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Aka7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620064 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Xka7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620064 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ula7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Ula7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620064 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rma7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Rma7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620064 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ona7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ona7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620065 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Loa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Loa7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620065 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ipa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ipa7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620065 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fqa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Fqa7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620065 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Cra7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620065 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Zra7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620065 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xsa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Xsa7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620065 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vta7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Vta7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tua7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Tua7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rva7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Rva7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pwa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Pwa7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nxa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Nxa7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lya7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Lya7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jza7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Jza7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H0b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"H0b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F1b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"F1b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D2b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"D2b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"B3b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Z3b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X4b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"X4b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V5b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"V5b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T6b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"T6b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"R7b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P8b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"P8b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N9b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"N9b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lab7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Lab7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620066 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jbb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Jbb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hcb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Hcb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fdb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Fdb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Deb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Deb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Bfb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Zfb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xgb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Xgb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vhb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Vhb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(12998) " "Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 12998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13001) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13008) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 12 cortexm3ds_logic.v(13043) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13067) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 30 cortexm3ds_logic.v(13072) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13110) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13119) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13128) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13134) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13142) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13146) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13157) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620067 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13170) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620068 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13185) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620068 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13187) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620068 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13223) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620068 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13233) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620068 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13240) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620068 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13244) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620068 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13253) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620068 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13255) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v" 13255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586435620068 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtx L1AhbMtx:L1AhbMtx " "Elaborating entity \"L1AhbMtx\" for hierarchy \"L1AhbMtx:L1AhbMtx\"" {  } { { "../RTL/CortexM3.v" "L1AhbMtx" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620077 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCANOUTHCLK L1AhbMtx.v(446) " "Output port \"SCANOUTHCLK\" at L1AhbMtx.v(446) has no driver" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 446 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1586435620081 "|CortexM3|L1AhbMtx:L1AhbMtx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxInStg L1AhbMtx:L1AhbMtx\|L1AhbMtxInStg:u_L1AhbMtxInStg_0 " "Elaborating entity \"L1AhbMtxInStg\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxInStg:u_L1AhbMtxInStg_0\"" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_L1AhbMtxInStg_0" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxDecS0 L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS0:u_l1ahbmtxdecs0 " "Elaborating entity \"L1AhbMtxDecS0\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS0:u_l1ahbmtxdecs0\"" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxdecs0" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtx_default_slave L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS0:u_l1ahbmtxdecs0\|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave " "Elaborating entity \"L1AhbMtx_default_slave\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS0:u_l1ahbmtxdecs0\|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave\"" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v" "u_L1AhbMtx_default_slave" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxDecS1 L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS1:u_l1ahbmtxdecs1 " "Elaborating entity \"L1AhbMtxDecS1\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS1:u_l1ahbmtxdecs1\"" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxdecs1" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxDecS2 L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS2:u_l1ahbmtxdecs2 " "Elaborating entity \"L1AhbMtxDecS2\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS2:u_l1ahbmtxdecs2\"" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxdecs2" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxDecS3 L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS3:u_l1ahbmtxdecs3 " "Elaborating entity \"L1AhbMtxDecS3\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS3:u_l1ahbmtxdecs3\"" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxdecs3" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxDecS4 L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS4:u_l1ahbmtxdecs4 " "Elaborating entity \"L1AhbMtxDecS4\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS4:u_l1ahbmtxdecs4\"" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxdecs4" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxOutStgM0 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0 " "Elaborating entity \"L1AhbMtxOutStgM0\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0\"" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxoutstgm0_0" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxArbM0 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0\|L1AhbMtxArbM0:u_output_arb " "Elaborating entity \"L1AhbMtxArbM0\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0\|L1AhbMtxArbM0:u_output_arb\"" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v" "u_output_arb" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxOutStgM1 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1 " "Elaborating entity \"L1AhbMtxOutStgM1\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1\"" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxoutstgm1_1" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxArbM1 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1\|L1AhbMtxArbM1:u_output_arb " "Elaborating entity \"L1AhbMtxArbM1\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1\|L1AhbMtxArbM1:u_output_arb\"" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v" "u_output_arb" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxOutStgM2 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2 " "Elaborating entity \"L1AhbMtxOutStgM2\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2\"" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxoutstgm2_2" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxArbM2 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2\|L1AhbMtxArbM2:u_output_arb " "Elaborating entity \"L1AhbMtxArbM2\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2\|L1AhbMtxArbM2:u_output_arb\"" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v" "u_output_arb" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxOutStgM3 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3 " "Elaborating entity \"L1AhbMtxOutStgM3\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3\"" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxoutstgm3_3" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxArbM3 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3\|L1AhbMtxArbM3:u_output_arb " "Elaborating entity \"L1AhbMtxArbM3\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3\|L1AhbMtxArbM3:u_output_arb\"" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v" "u_output_arb" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxOutStgM4 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4 " "Elaborating entity \"L1AhbMtxOutStgM4\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4\"" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxoutstgm4_4" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxArbM4 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4\|L1AhbMtxArbM4:u_output_arb " "Elaborating entity \"L1AhbMtxArbM4\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4\|L1AhbMtxArbM4:u_output_arb\"" {  } { { "../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v" "u_output_arb" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_ahb_sync cmsdk_ahb_to_ahb_sync:AhbBridge " "Elaborating entity \"cmsdk_ahb_to_ahb_sync\" for hierarchy \"cmsdk_ahb_to_ahb_sync:AhbBridge\"" {  } { { "../RTL/CortexM3.v" "AhbBridge" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_ahb_sync_error_canc cmsdk_ahb_to_ahb_sync:AhbBridge\|cmsdk_ahb_to_ahb_sync_error_canc:gen_burst_support.u_ahb_error_canc " "Elaborating entity \"cmsdk_ahb_to_ahb_sync_error_canc\" for hierarchy \"cmsdk_ahb_to_ahb_sync:AhbBridge\|cmsdk_ahb_to_ahb_sync_error_canc:gen_burst_support.u_ahb_error_canc\"" {  } { { "../RTL/bus/sys_ahb/cmsdk_ahb_to_ahb_sync.v" "gen_burst_support.u_ahb_error_canc" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/cmsdk_ahb_to_ahb_sync.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L2AhbMtx L2AhbMtx:L2AhbMtx " "Elaborating entity \"L2AhbMtx\" for hierarchy \"L2AhbMtx:L2AhbMtx\"" {  } { { "../RTL/CortexM3.v" "L2AhbMtx" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620129 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCANOUTHCLK L2AhbMtx.v(190) " "Output port \"SCANOUTHCLK\" at L2AhbMtx.v(190) has no driver" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1586435620132 "|CortexM3|L2AhbMtx:L2AhbMtx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L2AhbInStg L2AhbMtx:L2AhbMtx\|L2AhbInStg:u_L2AhbInStg_0 " "Elaborating entity \"L2AhbInStg\" for hierarchy \"L2AhbMtx:L2AhbMtx\|L2AhbInStg:u_L2AhbInStg_0\"" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v" "u_L2AhbInStg_0" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L2AhbDecS0 L2AhbMtx:L2AhbMtx\|L2AhbDecS0:u_l2ahbdecs0 " "Elaborating entity \"L2AhbDecS0\" for hierarchy \"L2AhbMtx:L2AhbMtx\|L2AhbDecS0:u_l2ahbdecs0\"" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v" "u_l2ahbdecs0" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L2AhbMtx_default_slave L2AhbMtx:L2AhbMtx\|L2AhbDecS0:u_l2ahbdecs0\|L2AhbMtx_default_slave:u_L2AhbMtx_default_slave " "Elaborating entity \"L2AhbMtx_default_slave\" for hierarchy \"L2AhbMtx:L2AhbMtx\|L2AhbDecS0:u_l2ahbdecs0\|L2AhbMtx_default_slave:u_L2AhbMtx_default_slave\"" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbDecS0.v" "u_L2AhbMtx_default_slave" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbDecS0.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L2AhbOutStg L2AhbMtx:L2AhbMtx\|L2AhbOutStg:u_l2ahboutstg_0 " "Elaborating entity \"L2AhbOutStg\" for hierarchy \"L2AhbMtx:L2AhbMtx\|L2AhbOutStg:u_l2ahboutstg_0\"" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v" "u_l2ahboutstg_0" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L2AhbArb L2AhbMtx:L2AhbMtx\|L2AhbOutStg:u_l2ahboutstg_0\|L2AhbArb:u_output_arb " "Elaborating entity \"L2AhbArb\" for hierarchy \"L2AhbMtx:L2AhbMtx\|L2AhbOutStg:u_l2ahboutstg_0\|L2AhbArb:u_output_arb\"" {  } { { "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbOutStg.v" "u_output_arb" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbOutStg.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb cmsdk_ahb_to_apb:ApbBridge " "Elaborating entity \"cmsdk_ahb_to_apb\" for hierarchy \"cmsdk_ahb_to_apb:ApbBridge\"" {  } { { "../RTL/CortexM3.v" "ApbBridge" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_slave_mux cmsdk_apb_slave_mux:ApbSystem " "Elaborating entity \"cmsdk_apb_slave_mux\" for hierarchy \"cmsdk_apb_slave_mux:ApbSystem\"" {  } { { "../RTL/CortexM3.v" "ApbSystem" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_sram cmsdk_ahb_to_sram:AhbItcm " "Elaborating entity \"cmsdk_ahb_to_sram\" for hierarchy \"cmsdk_ahb_to_sram:AhbItcm\"" {  } { { "../RTL/CortexM3.v" "AhbItcm" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_fpga_sram cmsdk_fpga_sram:ITCM " "Elaborating entity \"cmsdk_fpga_sram\" for hierarchy \"cmsdk_fpga_sram:ITCM\"" {  } { { "../RTL/CortexM3.v" "ITCM" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435620154 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "561 0 16383 cmsdk_fpga_sram.v(55) " "Verilog HDL warning at cmsdk_fpga_sram.v(55): number of words (561) in memory file does not match the number of elements in the address range \[0:16383\]" {  } { { "../RTL/peripheral/cmsdk_fpga_sram.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/peripheral/cmsdk_fpga_sram.v" 55 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1586435622708 "|CortexM3|cmsdk_fpga_sram:ITCM"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "BRAM cmsdk_fpga_sram.v(54) " "Verilog HDL warning at cmsdk_fpga_sram.v(54): initial value for variable BRAM should be constant" {  } { { "../RTL/peripheral/cmsdk_fpga_sram.v" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/peripheral/cmsdk_fpga_sram.v" 54 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1586435622708 "|CortexM3|cmsdk_fpga_sram:ITCM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435622804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435622805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1 " "Instantiated megafunction \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586435622805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586435622805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586435622805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586435622805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586435622805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586435622805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586435622805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586435622805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586435622805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586435622805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586435622805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586435622805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586435622805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586435622805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586435622805 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586435622805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dn1 " "Found entity 1: altsyncram_6dn1" {  } { { "db/altsyncram_6dn1.tdf" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/QUARTUS/db/altsyncram_6dn1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435622848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435622848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6dn1 cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\|altsyncram_6dn1:auto_generated " "Elaborating entity \"altsyncram_6dn1\" for hierarchy \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\|altsyncram_6dn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435622848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/QUARTUS/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435622889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435622889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\|altsyncram_6dn1:auto_generated\|decode_5la:decode2 " "Elaborating entity \"decode_5la\" for hierarchy \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\|altsyncram_6dn1:auto_generated\|decode_5la:decode2\"" {  } { { "db/altsyncram_6dn1.tdf" "decode2" { Text "C:/Users/tianj/Desktop/CortexM3Lite/QUARTUS/db/altsyncram_6dn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435622889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "C:/Users/tianj/Desktop/CortexM3Lite/QUARTUS/db/mux_lfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586435622930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435622930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lfb cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\|altsyncram_6dn1:auto_generated\|mux_lfb:mux3 " "Elaborating entity \"mux_lfb\" for hierarchy \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\|altsyncram_6dn1:auto_generated\|mux_lfb:mux3\"" {  } { { "db/altsyncram_6dn1.tdf" "mux3" { Text "C:/Users/tianj/Desktop/CortexM3Lite/QUARTUS/db/altsyncram_6dn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435622930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_uart cmsdk_apb_uart:UART " "Elaborating entity \"cmsdk_apb_uart\" for hierarchy \"cmsdk_apb_uart:UART\"" {  } { { "../RTL/CortexM3.v" "UART" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435624513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_default_slave cmsdk_ahb_default_slave:Default4DDR " "Elaborating entity \"cmsdk_ahb_default_slave\" for hierarchy \"cmsdk_ahb_default_slave:Default4DDR\"" {  } { { "../RTL/CortexM3.v" "Default4DDR" { Text "C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435624516 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1586435723892 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586435761020 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "91 " "91 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586435804023 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586435805902 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586435805902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20559 " "Implemented 20559 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586435807236 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586435807236 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1586435807236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20422 " "Implemented 20422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586435807236 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1586435807236 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1586435807236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586435807236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6928 " "Peak virtual memory: 6928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586435807297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 09 20:36:47 2020 " "Processing ended: Thu Apr 09 20:36:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586435807297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:29 " "Elapsed time: 00:03:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586435807297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:12 " "Total CPU time (on all processors): 00:03:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586435807297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586435807297 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586435858639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586435858641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 09 20:37:27 2020 " "Processing started: Thu Apr 09 20:37:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586435858641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1586435858641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp cm3 -c cm3 --netlist_type=sgate " "Command: quartus_npp cm3 -c cm3 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1586435858641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1586435860850 ""}
