Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 19 17:19:24 2026
| Host         : WycheSurfacePro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab2_timing_summary_routed.rpt -pb lab2_timing_summary_routed.pb -rpx lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                        Violations  
---------  ----------------  -------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                        324         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin          2           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (324)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (966)
5. checking no_input_delay (12)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (324)
--------------------------
 There are 324 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (966)
--------------------------------------------------
 There are 966 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.559        0.000                      0                  363        0.104        0.000                      0                  363        3.000        0.000                       0                   240  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                          ------------         ----------      --------------
datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                                           {0.000 40.687}       81.375          12.289          
  clk_out2_clk_wiz_1                                           {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_1                                           {0.000 5.000}        10.000          100.000         
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                           {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                           {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                                                            79.220        0.000                       0                     2  
  clk_out2_clk_wiz_1                                                14.375        0.000                      0                  207        0.104        0.000                      0                  207        9.500        0.000                       0                   117  
  clkfbout_clk_wiz_1                                                                                                                                                                                             7.845        0.000                       0                     3  
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                27.993        0.000                      0                   97        0.124        0.000                      0                   97       19.500        0.000                       0                    67  
  clk_out2_clk_wiz_0                                                 2.559        0.000                      0                   53        0.215        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.497        0.000                      0                   30        0.195        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out1_clk_wiz_1                      
(none)              clk_out2_clk_wiz_0                      
(none)              clk_out2_clk_wiz_1                      
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  To Clock:  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 40.688 }
Period(ns):         81.375
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.375      79.220     BUFGCTRL_X0Y1    datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.375      80.126     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.375      131.985    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       14.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.375ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.417ns (26.775%)  route 3.875ns (73.225%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 21.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.911     3.155    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X161Y116       LUT6 (Prop_lut6_I1_O)        0.299     3.454 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.407     3.861    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.980 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          1.078     5.058    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I5_O)        0.332     5.390 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.466     5.856    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_11_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I5_O)        0.124     5.980 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.670     6.650    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I0_O)        0.124     6.774 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.343     7.117    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X159Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.700    21.700    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X159Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
                         clock pessimism              0.080    21.780    
                         clock uncertainty           -0.084    21.697    
    SLICE_X159Y119       FDRE (Setup_fdre_C_CE)      -0.205    21.492    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.492    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                 14.375    

Slack (MET) :             14.375ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.417ns (26.775%)  route 3.875ns (73.225%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 21.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.911     3.155    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X161Y116       LUT6 (Prop_lut6_I1_O)        0.299     3.454 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.407     3.861    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.980 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          1.078     5.058    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I5_O)        0.332     5.390 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.466     5.856    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_11_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I5_O)        0.124     5.980 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.670     6.650    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I0_O)        0.124     6.774 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.343     7.117    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X159Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.700    21.700    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X159Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C
                         clock pessimism              0.080    21.780    
                         clock uncertainty           -0.084    21.697    
    SLICE_X159Y119       FDRE (Setup_fdre_C_CE)      -0.205    21.492    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.492    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                 14.375    

Slack (MET) :             14.375ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.417ns (26.775%)  route 3.875ns (73.225%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 21.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.911     3.155    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X161Y116       LUT6 (Prop_lut6_I1_O)        0.299     3.454 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.407     3.861    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.980 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          1.078     5.058    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I5_O)        0.332     5.390 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.466     5.856    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_11_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I5_O)        0.124     5.980 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.670     6.650    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I0_O)        0.124     6.774 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.343     7.117    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X159Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.700    21.700    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X159Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
                         clock pessimism              0.080    21.780    
                         clock uncertainty           -0.084    21.697    
    SLICE_X159Y119       FDRE (Setup_fdre_C_CE)      -0.205    21.492    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.492    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                 14.375    

Slack (MET) :             14.375ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.417ns (26.775%)  route 3.875ns (73.225%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 21.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.911     3.155    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X161Y116       LUT6 (Prop_lut6_I1_O)        0.299     3.454 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.407     3.861    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.980 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          1.078     5.058    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I5_O)        0.332     5.390 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.466     5.856    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_11_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I5_O)        0.124     5.980 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.670     6.650    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I0_O)        0.124     6.774 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.343     7.117    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X159Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.700    21.700    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X159Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                         clock pessimism              0.080    21.780    
                         clock uncertainty           -0.084    21.697    
    SLICE_X159Y119       FDRE (Setup_fdre_C_CE)      -0.205    21.492    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.492    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                 14.375    

Slack (MET) :             14.652ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 1.417ns (26.662%)  route 3.898ns (73.338%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.911     3.155    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X161Y116       LUT6 (Prop_lut6_I1_O)        0.299     3.454 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.407     3.861    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.980 r  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.942     4.922    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y120       LUT3 (Prop_lut3_I2_O)        0.332     5.254 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           0.576     5.829    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X161Y120       LUT5 (Prop_lut5_I0_O)        0.124     5.953 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6/O
                         net (fo=12, routed)          1.062     7.015    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6_n_0
    SLICE_X162Y121       LUT4 (Prop_lut4_I2_O)        0.124     7.139 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[6]_i_1/O
                         net (fo=1, routed)           0.000     7.139    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[6]
    SLICE_X162Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.701    21.701    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/C
                         clock pessimism              0.094    21.795    
                         clock uncertainty           -0.084    21.712    
    SLICE_X162Y121       FDRE (Setup_fdre_C_D)        0.079    21.791    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         21.791    
                         arrival time                          -7.139    
  -------------------------------------------------------------------
                         slack                                 14.652    

Slack (MET) :             14.671ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.417ns (26.758%)  route 3.879ns (73.242%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.911     3.155    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X161Y116       LUT6 (Prop_lut6_I1_O)        0.299     3.454 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.407     3.861    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.980 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.942     4.922    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y120       LUT3 (Prop_lut3_I2_O)        0.332     5.254 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           0.576     5.829    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X161Y120       LUT5 (Prop_lut5_I0_O)        0.124     5.953 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6/O
                         net (fo=12, routed)          1.043     6.996    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6_n_0
    SLICE_X162Y121       LUT4 (Prop_lut4_I0_O)        0.124     7.120 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000     7.120    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[3]
    SLICE_X162Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.701    21.701    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/C
                         clock pessimism              0.094    21.795    
                         clock uncertainty           -0.084    21.712    
    SLICE_X162Y121       FDRE (Setup_fdre_C_D)        0.079    21.791    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         21.791    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 14.671    

Slack (MET) :             14.859ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 1.293ns (26.806%)  route 3.531ns (73.194%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.911     3.155    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X161Y116       LUT6 (Prop_lut6_I1_O)        0.299     3.454 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.407     3.861    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.980 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.850     4.830    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X160Y118       LUT5 (Prop_lut5_I4_O)        0.332     5.162 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_3/O
                         net (fo=10, routed)          0.680     5.842    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_3_n_0
    SLICE_X160Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.966 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.682     6.648    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X163Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.701    21.701    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/C
                         clock pessimism              0.094    21.795    
                         clock uncertainty           -0.084    21.712    
    SLICE_X163Y121       FDRE (Setup_fdre_C_CE)      -0.205    21.507    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         21.507    
                         arrival time                          -6.648    
  -------------------------------------------------------------------
                         slack                                 14.859    

Slack (MET) :             14.859ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 1.293ns (26.806%)  route 3.531ns (73.194%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.911     3.155    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X161Y116       LUT6 (Prop_lut6_I1_O)        0.299     3.454 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.407     3.861    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.980 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.850     4.830    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X160Y118       LUT5 (Prop_lut5_I4_O)        0.332     5.162 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_3/O
                         net (fo=10, routed)          0.680     5.842    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_3_n_0
    SLICE_X160Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.966 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.682     6.648    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X163Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.701    21.701    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]/C
                         clock pessimism              0.094    21.795    
                         clock uncertainty           -0.084    21.712    
    SLICE_X163Y121       FDRE (Setup_fdre_C_CE)      -0.205    21.507    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                         21.507    
                         arrival time                          -6.648    
  -------------------------------------------------------------------
                         slack                                 14.859    

Slack (MET) :             15.028ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.417ns (28.974%)  route 3.474ns (71.026%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.911     3.155    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X161Y116       LUT6 (Prop_lut6_I1_O)        0.299     3.454 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.407     3.861    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.980 r  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.942     4.922    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y120       LUT3 (Prop_lut3_I2_O)        0.332     5.254 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           0.576     5.829    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X161Y120       LUT5 (Prop_lut5_I0_O)        0.124     5.953 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6/O
                         net (fo=12, routed)          0.638     6.591    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6_n_0
    SLICE_X163Y121       LUT4 (Prop_lut4_I2_O)        0.124     6.715 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[5]_i_1/O
                         net (fo=1, routed)           0.000     6.715    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[5]
    SLICE_X163Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.701    21.701    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]/C
                         clock pessimism              0.094    21.795    
                         clock uncertainty           -0.084    21.712    
    SLICE_X163Y121       FDRE (Setup_fdre_C_D)        0.031    21.743    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                         21.743    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                 15.028    

Slack (MET) :             15.030ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.417ns (28.998%)  route 3.470ns (71.002%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.911     3.155    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X161Y116       LUT6 (Prop_lut6_I1_O)        0.299     3.454 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.407     3.861    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.980 r  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.942     4.922    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y120       LUT3 (Prop_lut3_I2_O)        0.332     5.254 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           0.576     5.829    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X161Y120       LUT5 (Prop_lut5_I0_O)        0.124     5.953 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6/O
                         net (fo=12, routed)          0.634     6.587    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6_n_0
    SLICE_X163Y121       LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.000     6.711    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[4]
    SLICE_X163Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.701    21.701    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/C
                         clock pessimism              0.094    21.795    
                         clock uncertainty           -0.084    21.712    
    SLICE_X163Y121       FDRE (Setup_fdre_C_D)        0.029    21.741    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         21.741    
                         arrival time                          -6.711    
  -------------------------------------------------------------------
                         slack                                 15.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y121       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]/Q
                         net (fo=1, routed)           0.052     0.831    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[5]
    SLICE_X162Y121       LUT4 (Prop_lut4_I1_O)        0.045     0.876 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[6]_i_1/O
                         net (fo=1, routed)           0.000     0.876    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[6]
    SLICE_X162Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/C
                         clock pessimism             -0.258     0.651    
    SLICE_X162Y121       FDRE (Hold_fdre_C_D)         0.121     0.772    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDRE (Prop_fdre_C_Q)         0.164     0.802 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/Q
                         net (fo=1, routed)           0.051     0.853    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[3]
    SLICE_X163Y121       LUT4 (Prop_lut4_I1_O)        0.045     0.898 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.000     0.898    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[4]
    SLICE_X163Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/C
                         clock pessimism             -0.258     0.651    
    SLICE_X163Y121       FDRE (Hold_fdre_C_D)         0.091     0.742    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.301%)  route 0.113ns (37.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.639     0.639    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[0]/Q
                         net (fo=2, routed)           0.113     0.892    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg_n_0_[0]
    SLICE_X162Y121       LUT4 (Prop_lut4_I1_O)        0.045     0.937 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000     0.937    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[1]
    SLICE_X162Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/C
                         clock pessimism             -0.257     0.652    
    SLICE_X162Y121       FDRE (Hold_fdre_C_D)         0.120     0.772    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.643     0.643    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y116       FDSE (Prop_fdse_C_Q)         0.141     0.784 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.095     0.879    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X161Y116       LUT6 (Prop_lut6_I3_O)        0.045     0.924 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.924    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0[5]
    SLICE_X161Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.914     0.914    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/C
                         clock pessimism             -0.258     0.656    
    SLICE_X161Y116       FDRE (Hold_fdre_C_D)         0.092     0.748    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.148%)  route 0.120ns (38.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.643     0.643    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y116       FDSE (Prop_fdse_C_Q)         0.141     0.784 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.120     0.904    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]
    SLICE_X161Y116       LUT5 (Prop_lut5_I3_O)        0.048     0.952 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.952    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0[4]
    SLICE_X161Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.914     0.914    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
                         clock pessimism             -0.258     0.656    
    SLICE_X161Y116       FDSE (Hold_fdse_C_D)         0.107     0.763    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.639     0.639    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y120       FDRE (Prop_fdre_C_Q)         0.148     0.787 r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.071     0.858    datapath/Audio_Codec/initialize_audio/twi_controller/bitCount[1]
    SLICE_X162Y120       LUT6 (Prop_lut6_I3_O)        0.098     0.956 r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.956    datapath/Audio_Codec/initialize_audio/twi_controller/bitCount[2]_i_1_n_0
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[2]/C
                         clock pessimism             -0.271     0.639    
    SLICE_X162Y120       FDRE (Hold_fdre_C_D)         0.121     0.760    datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.641     0.641    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y118       FDRE (Prop_fdre_C_Q)         0.141     0.782 f  datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_reg/Q
                         net (fo=8, routed)           0.145     0.926    datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst
    SLICE_X162Y118       LUT6 (Prop_lut6_I3_O)        0.045     0.971 r  datapath/Audio_Codec/initialize_audio/twi_controller/busState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.971    datapath/Audio_Codec/initialize_audio/twi_controller/busState[0]_i_1_n_0
    SLICE_X162Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.912     0.912    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[0]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X162Y118       FDRE (Hold_fdre_C_D)         0.120     0.774    datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initWord_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.952%)  route 0.119ns (39.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/Audio_Codec/initialize_audio/initWord_reg[21]/Q
                         net (fo=4, routed)           0.119     0.898    datapath/Audio_Codec/initialize_audio/data1[5]
    SLICE_X161Y121       LUT5 (Prop_lut5_I1_O)        0.045     0.943 r  datapath/Audio_Codec/initialize_audio/data_i[5]_i_1/O
                         net (fo=1, routed)           0.000     0.943    datapath/Audio_Codec/initialize_audio/data_i[5]_i_1_n_0
    SLICE_X161Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[5]/C
                         clock pessimism             -0.257     0.652    
    SLICE_X161Y121       FDRE (Hold_fdre_C_D)         0.092     0.744    datapath/Audio_Codec/initialize_audio/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.641     0.641    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y118       FDRE (Prop_fdre_C_Q)         0.141     0.782 f  datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_reg/Q
                         net (fo=8, routed)           0.149     0.930    datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst
    SLICE_X162Y118       LUT6 (Prop_lut6_I3_O)        0.045     0.975 r  datapath/Audio_Codec/initialize_audio/twi_controller/busState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.975    datapath/Audio_Codec/initialize_audio/twi_controller/busState[1]_i_1_n_0
    SLICE_X162Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.912     0.912    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[1]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X162Y118       FDRE (Hold_fdre_C_D)         0.121     0.775    datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.643     0.643    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y116       FDSE (Prop_fdse_C_Q)         0.141     0.784 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.120     0.904    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]
    SLICE_X161Y116       LUT4 (Prop_lut4_I1_O)        0.045     0.949 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.949    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0[3]
    SLICE_X161Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.914     0.914    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
                         clock pessimism             -0.258     0.656    
    SLICE_X161Y116       FDSE (Hold_fdse_C_D)         0.091     0.747    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X161Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X161Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X159Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X159Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X161Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X161Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X161Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    datapath/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.993ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.971ns  (logic 3.644ns (30.441%)  route 8.327ns (69.559%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 41.696 - 40.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.742     1.742    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X145Y120       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y120       FDRE (Prop_fdre_C_Q)         0.456     2.198 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/Q
                         net (fo=50, routed)          1.779     3.978    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/Q[3]
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.124     4.102 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.482     4.584    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X146Y118       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.988 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.988    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X146Y119       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.227 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.599     5.826    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X144Y119       LUT2 (Prop_lut2_I0_O)        0.301     6.127 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     6.127    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X144Y119       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.379 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.625     7.004    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X145Y119       LUT4 (Prop_lut4_I3_O)        0.295     7.299 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.299    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10_1[0]
    SLICE_X145Y119       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.723 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=1, routed)           0.815     8.538    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_n_6
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.303     8.841 f  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24/O
                         net (fo=1, routed)           0.171     9.012    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24_n_0
    SLICE_X144Y118       LUT4 (Prop_lut4_I3_O)        0.124     9.136 f  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10/O
                         net (fo=1, routed)           0.793     9.930    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_9_0
    SLICE_X151Y119       LUT6 (Prop_lut6_I2_O)        0.124    10.054 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5/O
                         net (fo=5, routed)           0.643    10.697    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5_n_0
    SLICE_X152Y119       LUT6 (Prop_lut6_I5_O)        0.124    10.821 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.943    11.764    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X152Y122       LUT3 (Prop_lut3_I1_O)        0.146    11.910 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.475    13.385    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5__0_0
    SLICE_X156Y126       LUT6 (Prop_lut6_I2_O)        0.328    13.713 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/encoded[0]_i_1__1/O
                         net (fo=1, routed)           0.000    13.713    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0[0]
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.696    41.696    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                         clock pessimism              0.075    41.771    
                         clock uncertainty           -0.095    41.677    
    SLICE_X156Y126       FDRE (Setup_fdre_C_D)        0.029    41.706    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                         41.706    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                 27.993    

Slack (MET) :             28.096ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.843ns  (logic 3.644ns (30.770%)  route 8.199ns (69.230%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 41.623 - 40.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.742     1.742    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X145Y120       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y120       FDRE (Prop_fdre_C_Q)         0.456     2.198 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/Q
                         net (fo=50, routed)          1.779     3.978    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/Q[3]
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.124     4.102 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.482     4.584    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X146Y118       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.988 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.988    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X146Y119       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.227 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.599     5.826    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X144Y119       LUT2 (Prop_lut2_I0_O)        0.301     6.127 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     6.127    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X144Y119       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.379 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.625     7.004    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X145Y119       LUT4 (Prop_lut4_I3_O)        0.295     7.299 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.299    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10_1[0]
    SLICE_X145Y119       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.723 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=1, routed)           0.815     8.538    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_n_6
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.303     8.841 r  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24/O
                         net (fo=1, routed)           0.171     9.012    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24_n_0
    SLICE_X144Y118       LUT4 (Prop_lut4_I3_O)        0.124     9.136 r  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10/O
                         net (fo=1, routed)           0.793     9.930    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_9_0
    SLICE_X151Y119       LUT6 (Prop_lut6_I2_O)        0.124    10.054 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5/O
                         net (fo=5, routed)           0.643    10.697    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5_n_0
    SLICE_X152Y119       LUT6 (Prop_lut6_I5_O)        0.124    10.821 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.943    11.764    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X152Y122       LUT3 (Prop_lut3_I1_O)        0.146    11.910 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.347    13.257    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X154Y127       LUT2 (Prop_lut2_I1_O)        0.328    13.585 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    13.585    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded[8]_i_1_n_0
    SLICE_X154Y127       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.623    41.623    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X154Y127       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                         clock pessimism              0.075    41.698    
                         clock uncertainty           -0.095    41.604    
    SLICE_X154Y127       FDRE (Setup_fdre_C_D)        0.077    41.681    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         41.681    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                 28.096    

Slack (MET) :             28.115ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.865ns  (logic 3.666ns (30.898%)  route 8.199ns (69.102%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 41.623 - 40.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.742     1.742    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X145Y120       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y120       FDRE (Prop_fdre_C_Q)         0.456     2.198 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/Q
                         net (fo=50, routed)          1.779     3.978    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/Q[3]
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.124     4.102 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.482     4.584    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X146Y118       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.988 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.988    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X146Y119       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.227 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.599     5.826    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X144Y119       LUT2 (Prop_lut2_I0_O)        0.301     6.127 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     6.127    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X144Y119       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.379 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.625     7.004    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X145Y119       LUT4 (Prop_lut4_I3_O)        0.295     7.299 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.299    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10_1[0]
    SLICE_X145Y119       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.723 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=1, routed)           0.815     8.538    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_n_6
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.303     8.841 r  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24/O
                         net (fo=1, routed)           0.171     9.012    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24_n_0
    SLICE_X144Y118       LUT4 (Prop_lut4_I3_O)        0.124     9.136 r  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10/O
                         net (fo=1, routed)           0.793     9.930    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_9_0
    SLICE_X151Y119       LUT6 (Prop_lut6_I2_O)        0.124    10.054 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5/O
                         net (fo=5, routed)           0.643    10.697    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5_n_0
    SLICE_X152Y119       LUT6 (Prop_lut6_I5_O)        0.124    10.821 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.943    11.764    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X152Y122       LUT3 (Prop_lut3_I1_O)        0.146    11.910 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.347    13.257    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X154Y127       LUT3 (Prop_lut3_I2_O)        0.350    13.607 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    13.607    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded[9]_i_1_n_0
    SLICE_X154Y127       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.623    41.623    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X154Y127       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                         clock pessimism              0.075    41.698    
                         clock uncertainty           -0.095    41.604    
    SLICE_X154Y127       FDRE (Setup_fdre_C_D)        0.118    41.722    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         41.722    
                         arrival time                         -13.607    
  -------------------------------------------------------------------
                         slack                                 28.115    

Slack (MET) :             28.181ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.712ns  (logic 3.644ns (31.114%)  route 8.068ns (68.886%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 41.622 - 40.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.742     1.742    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X145Y120       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y120       FDRE (Prop_fdre_C_Q)         0.456     2.198 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/Q
                         net (fo=50, routed)          1.779     3.978    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/Q[3]
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.124     4.102 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.482     4.584    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X146Y118       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.988 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.988    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X146Y119       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.227 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.599     5.826    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X144Y119       LUT2 (Prop_lut2_I0_O)        0.301     6.127 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     6.127    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X144Y119       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.379 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.625     7.004    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X145Y119       LUT4 (Prop_lut4_I3_O)        0.295     7.299 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.299    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10_1[0]
    SLICE_X145Y119       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.723 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=1, routed)           0.815     8.538    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_n_6
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.303     8.841 r  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24/O
                         net (fo=1, routed)           0.171     9.012    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24_n_0
    SLICE_X144Y118       LUT4 (Prop_lut4_I3_O)        0.124     9.136 r  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10/O
                         net (fo=1, routed)           0.793     9.930    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_9_0
    SLICE_X151Y119       LUT6 (Prop_lut6_I2_O)        0.124    10.054 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5/O
                         net (fo=5, routed)           0.643    10.697    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5_n_0
    SLICE_X152Y119       LUT6 (Prop_lut6_I5_O)        0.124    10.821 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.943    11.764    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X152Y122       LUT3 (Prop_lut3_I1_O)        0.146    11.910 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.216    13.126    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X155Y126       LUT5 (Prop_lut5_I2_O)        0.328    13.454 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    13.454    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X155Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.622    41.622    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X155Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.075    41.697    
                         clock uncertainty           -0.095    41.603    
    SLICE_X155Y126       FDRE (Setup_fdre_C_D)        0.032    41.635    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         41.635    
                         arrival time                         -13.454    
  -------------------------------------------------------------------
                         slack                                 28.181    

Slack (MET) :             28.199ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.737ns  (logic 3.669ns (31.261%)  route 8.068ns (68.739%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 41.622 - 40.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.742     1.742    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X145Y120       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y120       FDRE (Prop_fdre_C_Q)         0.456     2.198 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/Q
                         net (fo=50, routed)          1.779     3.978    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/Q[3]
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.124     4.102 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.482     4.584    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X146Y118       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.988 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.988    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X146Y119       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.227 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.599     5.826    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X144Y119       LUT2 (Prop_lut2_I0_O)        0.301     6.127 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     6.127    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X144Y119       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.379 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.625     7.004    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X145Y119       LUT4 (Prop_lut4_I3_O)        0.295     7.299 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.299    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10_1[0]
    SLICE_X145Y119       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.723 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=1, routed)           0.815     8.538    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_n_6
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.303     8.841 f  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24/O
                         net (fo=1, routed)           0.171     9.012    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24_n_0
    SLICE_X144Y118       LUT4 (Prop_lut4_I3_O)        0.124     9.136 f  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10/O
                         net (fo=1, routed)           0.793     9.930    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_9_0
    SLICE_X151Y119       LUT6 (Prop_lut6_I2_O)        0.124    10.054 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5/O
                         net (fo=5, routed)           0.643    10.697    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5_n_0
    SLICE_X152Y119       LUT6 (Prop_lut6_I5_O)        0.124    10.821 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.943    11.764    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X152Y122       LUT3 (Prop_lut3_I1_O)        0.146    11.910 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.216    13.126    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X155Y126       LUT5 (Prop_lut5_I1_O)        0.353    13.479 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2__0/O
                         net (fo=1, routed)           0.000    13.479    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2__0_n_0
    SLICE_X155Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.622    41.622    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X155Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.075    41.697    
                         clock uncertainty           -0.095    41.603    
    SLICE_X155Y126       FDRE (Setup_fdre_C_D)        0.075    41.678    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.678    
                         arrival time                         -13.479    
  -------------------------------------------------------------------
                         slack                                 28.199    

Slack (MET) :             28.199ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.737ns  (logic 3.674ns (31.304%)  route 8.063ns (68.696%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 41.622 - 40.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.742     1.742    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X145Y120       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y120       FDRE (Prop_fdre_C_Q)         0.456     2.198 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/Q
                         net (fo=50, routed)          1.779     3.978    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/Q[3]
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.124     4.102 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.482     4.584    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X146Y118       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.988 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.988    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X146Y119       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.227 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.599     5.826    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X144Y119       LUT2 (Prop_lut2_I0_O)        0.301     6.127 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     6.127    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X144Y119       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.379 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.625     7.004    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X145Y119       LUT4 (Prop_lut4_I3_O)        0.295     7.299 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.299    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10_1[0]
    SLICE_X145Y119       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.723 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=1, routed)           0.815     8.538    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_n_6
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.303     8.841 r  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24/O
                         net (fo=1, routed)           0.171     9.012    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24_n_0
    SLICE_X144Y118       LUT4 (Prop_lut4_I3_O)        0.124     9.136 r  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10/O
                         net (fo=1, routed)           0.793     9.930    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_9_0
    SLICE_X151Y119       LUT6 (Prop_lut6_I2_O)        0.124    10.054 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5/O
                         net (fo=5, routed)           0.643    10.697    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5_n_0
    SLICE_X152Y119       LUT6 (Prop_lut6_I5_O)        0.124    10.821 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.943    11.764    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X152Y122       LUT3 (Prop_lut3_I1_O)        0.146    11.910 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.211    13.121    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X155Y126       LUT4 (Prop_lut4_I2_O)        0.358    13.479 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    13.479    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__0_n_0
    SLICE_X155Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.622    41.622    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X155Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
                         clock pessimism              0.075    41.697    
                         clock uncertainty           -0.095    41.603    
    SLICE_X155Y126       FDRE (Setup_fdre_C_D)        0.075    41.678    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         41.678    
                         arrival time                         -13.479    
  -------------------------------------------------------------------
                         slack                                 28.199    

Slack (MET) :             28.216ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.748ns  (logic 3.644ns (31.019%)  route 8.104ns (68.981%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 41.696 - 40.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.742     1.742    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X145Y120       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y120       FDRE (Prop_fdre_C_Q)         0.456     2.198 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/Q
                         net (fo=50, routed)          1.779     3.978    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/Q[3]
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.124     4.102 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.482     4.584    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X146Y118       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.988 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.988    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X146Y119       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.227 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.599     5.826    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X144Y119       LUT2 (Prop_lut2_I0_O)        0.301     6.127 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     6.127    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X144Y119       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.379 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.625     7.004    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X145Y119       LUT4 (Prop_lut4_I3_O)        0.295     7.299 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.299    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10_1[0]
    SLICE_X145Y119       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.723 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=1, routed)           0.815     8.538    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_n_6
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.303     8.841 r  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24/O
                         net (fo=1, routed)           0.171     9.012    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24_n_0
    SLICE_X144Y118       LUT4 (Prop_lut4_I3_O)        0.124     9.136 r  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10/O
                         net (fo=1, routed)           0.793     9.930    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_9_0
    SLICE_X151Y119       LUT6 (Prop_lut6_I2_O)        0.124    10.054 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5/O
                         net (fo=5, routed)           0.643    10.697    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5_n_0
    SLICE_X152Y119       LUT6 (Prop_lut6_I5_O)        0.124    10.821 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.943    11.764    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X152Y122       LUT3 (Prop_lut3_I1_O)        0.146    11.910 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.252    13.162    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5__0_0
    SLICE_X157Y126       LUT6 (Prop_lut6_I4_O)        0.328    13.490 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000    13.490    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[0]
    SLICE_X157Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.696    41.696    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X157Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                         clock pessimism              0.075    41.771    
                         clock uncertainty           -0.095    41.677    
    SLICE_X157Y126       FDRE (Setup_fdre_C_D)        0.029    41.706    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                         41.706    
                         arrival time                         -13.490    
  -------------------------------------------------------------------
                         slack                                 28.216    

Slack (MET) :             28.218ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.747ns  (logic 3.644ns (31.019%)  route 8.103ns (68.981%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 41.696 - 40.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.742     1.742    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X145Y120       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y120       FDRE (Prop_fdre_C_Q)         0.456     2.198 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/Q
                         net (fo=50, routed)          1.779     3.978    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/Q[3]
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.124     4.102 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.482     4.584    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X146Y118       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.988 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.988    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X146Y119       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.227 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.599     5.826    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X144Y119       LUT2 (Prop_lut2_I0_O)        0.301     6.127 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     6.127    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X144Y119       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.379 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.625     7.004    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X145Y119       LUT4 (Prop_lut4_I3_O)        0.295     7.299 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.299    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10_1[0]
    SLICE_X145Y119       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.723 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=1, routed)           0.815     8.538    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_n_6
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.303     8.841 f  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24/O
                         net (fo=1, routed)           0.171     9.012    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24_n_0
    SLICE_X144Y118       LUT4 (Prop_lut4_I3_O)        0.124     9.136 f  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10/O
                         net (fo=1, routed)           0.793     9.930    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_9_0
    SLICE_X151Y119       LUT6 (Prop_lut6_I2_O)        0.124    10.054 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5/O
                         net (fo=5, routed)           0.643    10.697    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5_n_0
    SLICE_X152Y119       LUT6 (Prop_lut6_I5_O)        0.124    10.821 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.943    11.764    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X152Y122       LUT3 (Prop_lut3_I1_O)        0.146    11.910 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.252    13.162    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5__0_0
    SLICE_X156Y126       LUT6 (Prop_lut6_I3_O)        0.328    13.490 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000    13.490    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[1]
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.696    41.696    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                         clock pessimism              0.075    41.771    
                         clock uncertainty           -0.095    41.677    
    SLICE_X156Y126       FDRE (Setup_fdre_C_D)        0.031    41.708    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]
  -------------------------------------------------------------------
                         required time                         41.708    
                         arrival time                         -13.490    
  -------------------------------------------------------------------
                         slack                                 28.218    

Slack (MET) :             28.220ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.746ns  (logic 3.644ns (31.024%)  route 8.102ns (68.976%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 41.696 - 40.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.742     1.742    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X145Y120       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y120       FDRE (Prop_fdre_C_Q)         0.456     2.198 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/Q
                         net (fo=50, routed)          1.779     3.978    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/Q[3]
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.124     4.102 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.482     4.584    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X146Y118       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.988 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.988    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X146Y119       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.227 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.599     5.826    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X144Y119       LUT2 (Prop_lut2_I0_O)        0.301     6.127 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     6.127    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X144Y119       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.379 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.625     7.004    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X145Y119       LUT4 (Prop_lut4_I3_O)        0.295     7.299 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.299    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10_1[0]
    SLICE_X145Y119       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.723 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=1, routed)           0.815     8.538    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_n_6
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.303     8.841 f  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24/O
                         net (fo=1, routed)           0.171     9.012    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24_n_0
    SLICE_X144Y118       LUT4 (Prop_lut4_I3_O)        0.124     9.136 f  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10/O
                         net (fo=1, routed)           0.793     9.930    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_9_0
    SLICE_X151Y119       LUT6 (Prop_lut6_I2_O)        0.124    10.054 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5/O
                         net (fo=5, routed)           0.643    10.697    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5_n_0
    SLICE_X152Y119       LUT6 (Prop_lut6_I5_O)        0.124    10.821 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.943    11.764    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X152Y122       LUT3 (Prop_lut3_I1_O)        0.146    11.910 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.250    13.160    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5__0_0
    SLICE_X157Y126       LUT6 (Prop_lut6_I3_O)        0.328    13.488 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000    13.488    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[3]
    SLICE_X157Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.696    41.696    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X157Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C
                         clock pessimism              0.075    41.771    
                         clock uncertainty           -0.095    41.677    
    SLICE_X157Y126       FDRE (Setup_fdre_C_D)        0.031    41.708    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]
  -------------------------------------------------------------------
                         required time                         41.708    
                         arrival time                         -13.488    
  -------------------------------------------------------------------
                         slack                                 28.220    

Slack (MET) :             28.248ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.694ns  (logic 3.644ns (31.162%)  route 8.050ns (68.838%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 41.622 - 40.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.742     1.742    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X145Y120       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y120       FDRE (Prop_fdre_C_Q)         0.456     2.198 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[3]/Q
                         net (fo=50, routed)          1.779     3.978    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/Q[3]
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.124     4.102 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.482     4.584    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X146Y118       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.988 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.988    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X146Y119       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.227 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.599     5.826    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X144Y119       LUT2 (Prop_lut2_I0_O)        0.301     6.127 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     6.127    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X144Y119       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.379 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.625     7.004    datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X145Y119       LUT4 (Prop_lut4_I3_O)        0.295     7.299 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.299    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10_1[0]
    SLICE_X145Y119       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.723 r  datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=1, routed)           0.815     8.538    datapath/video_inst/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_n_6
    SLICE_X144Y118       LUT6 (Prop_lut6_I3_O)        0.303     8.841 f  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24/O
                         net (fo=1, routed)           0.171     9.012    datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_24_n_0
    SLICE_X144Y118       LUT4 (Prop_lut4_I3_O)        0.124     9.136 f  datapath/video_inst/Inst_vga/inst_color_mapper/dc_bias[2]_i_10/O
                         net (fo=1, routed)           0.793     9.930    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_9_0
    SLICE_X151Y119       LUT6 (Prop_lut6_I2_O)        0.124    10.054 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5/O
                         net (fo=5, routed)           0.643    10.697    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_5_n_0
    SLICE_X152Y119       LUT6 (Prop_lut6_I5_O)        0.124    10.821 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.943    11.764    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X152Y122       LUT3 (Prop_lut3_I1_O)        0.146    11.910 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.198    13.108    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5__0_0
    SLICE_X154Y126       LUT6 (Prop_lut6_I2_O)        0.328    13.436 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/encoded[2]_i_1__1/O
                         net (fo=1, routed)           0.000    13.436    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0[1]
    SLICE_X154Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.622    41.622    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X154Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                         clock pessimism              0.075    41.697    
                         clock uncertainty           -0.095    41.603    
    SLICE_X154Y126       FDRE (Setup_fdre_C_D)        0.081    41.684    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         41.684    
                         arrival time                         -13.436    
  -------------------------------------------------------------------
                         slack                                 28.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635     0.635    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y126       FDRE (Prop_fdre_C_Q)         0.141     0.776 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/Q
                         net (fo=1, routed)           0.059     0.834    datapath/video_inst/inst_dvid/TDMS_encoder_blue_n_5
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.905     0.905    datapath/video_inst/inst_dvid/CLK
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
                         clock pessimism             -0.270     0.635    
    SLICE_X156Y126       FDRE (Hold_fdre_C_D)         0.076     0.711    datapath/video_inst/inst_dvid/latched_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635     0.635    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y126       FDRE (Prop_fdre_C_Q)         0.141     0.776 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/Q
                         net (fo=1, routed)           0.058     0.833    datapath/video_inst/inst_dvid/TDMS_encoder_blue_n_6
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.905     0.905    datapath/video_inst/inst_dvid/CLK
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
                         clock pessimism             -0.270     0.635    
    SLICE_X156Y126       FDRE (Hold_fdre_C_D)         0.071     0.706    datapath/video_inst/inst_dvid/latched_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.609     0.609    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X154Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y126       FDRE (Prop_fdre_C_Q)         0.164     0.773 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.056     0.828    datapath/video_inst/inst_dvid/TDMS_encoder_green_n_9
    SLICE_X154Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.878     0.878    datapath/video_inst/inst_dvid/CLK
    SLICE_X154Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/C
                         clock pessimism             -0.269     0.609    
    SLICE_X154Y126       FDRE (Hold_fdre_C_D)         0.053     0.662    datapath/video_inst/inst_dvid/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635     0.635    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y126       FDRE (Prop_fdre_C_Q)         0.141     0.776 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/Q
                         net (fo=1, routed)           0.119     0.895    datapath/video_inst/inst_dvid/TDMS_encoder_green_n_7
    SLICE_X157Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.905     0.905    datapath/video_inst/inst_dvid/CLK
    SLICE_X157Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[9]/C
                         clock pessimism             -0.257     0.648    
    SLICE_X157Y126       FDRE (Hold_fdre_C_D)         0.076     0.724    datapath/video_inst/inst_dvid/latched_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.637     0.637    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X156Y127       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y127       FDRE (Prop_fdre_C_Q)         0.141     0.778 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/Q
                         net (fo=1, routed)           0.118     0.896    datapath/video_inst/inst_dvid/TDMS_encoder_blue_n_3
    SLICE_X157Y127       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.907     0.907    datapath/video_inst/inst_dvid/CLK
    SLICE_X157Y127       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[8]/C
                         clock pessimism             -0.257     0.650    
    SLICE_X157Y127       FDRE (Hold_fdre_C_D)         0.070     0.720    datapath/video_inst/inst_dvid/latched_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/roll_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.613     0.613    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y119       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y119       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[4]/Q
                         net (fo=53, routed)          0.145     0.898    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/Q[4]
    SLICE_X152Y119       LUT6 (Prop_lut6_I1_O)        0.045     0.943 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/roll_i_1__0/O
                         net (fo=1, routed)           0.000     0.943    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/roll_i_1__0_n_0
    SLICE_X152Y119       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/roll_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.883     0.883    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X152Y119       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/roll_reg/C
                         clock pessimism             -0.257     0.626    
    SLICE_X152Y119       FDRE (Hold_fdre_C_D)         0.120     0.746    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/roll_reg
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.609     0.609    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X154Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y126       FDRE (Prop_fdre_C_Q)         0.164     0.773 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/Q
                         net (fo=1, routed)           0.116     0.889    datapath/video_inst/inst_dvid/TDMS_encoder_blue_n_2
    SLICE_X154Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.878     0.878    datapath/video_inst/inst_dvid/CLK
    SLICE_X154Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
                         clock pessimism             -0.269     0.609    
    SLICE_X154Y126       FDRE (Hold_fdre_C_D)         0.059     0.668    datapath/video_inst/inst_dvid/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.611     0.611    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X154Y127       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y127       FDRE (Prop_fdre_C_Q)         0.164     0.775 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/Q
                         net (fo=1, routed)           0.116     0.891    datapath/video_inst/inst_dvid/TDMS_encoder_red_n_2
    SLICE_X154Y127       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.880     0.880    datapath/video_inst/inst_dvid/CLK
    SLICE_X154Y127       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[8]/C
                         clock pessimism             -0.269     0.611    
    SLICE_X154Y127       FDRE (Hold_fdre_C_D)         0.052     0.663    datapath/video_inst/inst_dvid/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.637     0.637    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X156Y127       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y127       FDRE (Prop_fdre_C_Q)         0.128     0.765 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/Q
                         net (fo=1, routed)           0.119     0.884    datapath/video_inst/inst_dvid/TDMS_encoder_red_n_3
    SLICE_X156Y127       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.907     0.907    datapath/video_inst/inst_dvid/CLK
    SLICE_X156Y127       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[2]/C
                         clock pessimism             -0.270     0.637    
    SLICE_X156Y127       FDRE (Hold_fdre_C_D)         0.017     0.654    datapath/video_inst/inst_dvid/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.609     0.609    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X155Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.141     0.750 f  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/Q
                         net (fo=2, routed)           0.158     0.908    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg_n_0_[2]
    SLICE_X155Y126       LUT5 (Prop_lut5_I2_O)        0.042     0.950 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.950    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2__0_n_0
    SLICE_X155Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.878     0.878    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X155Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism             -0.269     0.609    
    SLICE_X155Y126       FDRE (Hold_fdre_C_D)         0.107     0.716    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X152Y118   datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_blank_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X153Y120   datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_sync_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X147Y119   datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_blank_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X147Y119   datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_sync_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X153Y118   datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X153Y117   datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X153Y116   datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X153Y118   datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X152Y118   datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_blank_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X152Y118   datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_blank_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y120   datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_sync_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y120   datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_sync_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X147Y119   datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_blank_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X147Y119   datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_blank_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X147Y119   datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_sync_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X147Y119   datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_sync_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y118   datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y118   datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X152Y118   datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_blank_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X152Y118   datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_blank_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y120   datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_sync_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y120   datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_sync_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X147Y119   datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_blank_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X147Y119   datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_blank_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X147Y119   datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_sync_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X147Y119   datapath/video_inst/Inst_vga/inst_vga_signal_gen/v_sync_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y118   datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y118   datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 0.963ns (20.121%)  route 3.823ns (79.879%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 9.699 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.048     4.973    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X156Y127       LUT2 (Prop_lut2_I1_O)        0.124     5.097 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.522     6.619    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.699     9.699    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.075     9.774    
                         clock uncertainty           -0.072     9.702    
    SLICE_X158Y128       FDSE (Setup_fdse_C_S)       -0.524     9.178    datapath/video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 0.963ns (20.121%)  route 3.823ns (79.879%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 9.699 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.048     4.973    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X156Y127       LUT2 (Prop_lut2_I1_O)        0.124     5.097 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.522     6.619    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.699     9.699    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.075     9.774    
                         clock uncertainty           -0.072     9.702    
    SLICE_X158Y128       FDSE (Setup_fdse_C_S)       -0.524     9.178    datapath/video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 0.963ns (20.121%)  route 3.823ns (79.879%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 9.699 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.048     4.973    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X156Y127       LUT2 (Prop_lut2_I1_O)        0.124     5.097 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.522     6.619    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.699     9.699    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.075     9.774    
                         clock uncertainty           -0.072     9.702    
    SLICE_X158Y128       FDSE (Setup_fdse_C_S)       -0.524     9.178    datapath/video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 0.963ns (20.121%)  route 3.823ns (79.879%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 9.699 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.048     4.973    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X156Y127       LUT2 (Prop_lut2_I1_O)        0.124     5.097 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.522     6.619    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.699     9.699    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.075     9.774    
                         clock uncertainty           -0.072     9.702    
    SLICE_X158Y128       FDSE (Setup_fdse_C_S)       -0.524     9.178    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 0.963ns (20.121%)  route 3.823ns (79.879%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 9.699 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.048     4.973    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X156Y127       LUT2 (Prop_lut2_I1_O)        0.124     5.097 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.522     6.619    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.699     9.699    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.075     9.774    
                         clock uncertainty           -0.072     9.702    
    SLICE_X158Y128       FDSE (Setup_fdse_C_S)       -0.524     9.178    datapath/video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.839ns (23.606%)  route 2.715ns (76.394%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 9.699 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 r  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 r  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.462     5.388    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X157Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.699     9.699    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.075     9.774    
                         clock uncertainty           -0.072     9.702    
    SLICE_X157Y128       FDRE (Setup_fdre_C_R)       -0.429     9.273    datapath/video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          9.273    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.839ns (23.606%)  route 2.715ns (76.394%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 9.699 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 r  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 r  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.462     5.388    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X157Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.699     9.699    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.075     9.774    
                         clock uncertainty           -0.072     9.702    
    SLICE_X157Y128       FDRE (Setup_fdre_C_R)       -0.429     9.273    datapath/video_inst/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          9.273    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.839ns (23.606%)  route 2.715ns (76.394%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 9.699 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 r  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 r  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.462     5.388    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X157Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.699     9.699    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.075     9.774    
                         clock uncertainty           -0.072     9.702    
    SLICE_X157Y128       FDRE (Setup_fdre_C_R)       -0.429     9.273    datapath/video_inst/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          9.273    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.839ns (23.606%)  route 2.715ns (76.394%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 9.699 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 r  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 r  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.462     5.388    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X157Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.699     9.699    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.075     9.774    
                         clock uncertainty           -0.072     9.702    
    SLICE_X157Y128       FDRE (Setup_fdre_C_R)       -0.429     9.273    datapath/video_inst/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          9.273    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.839ns (23.606%)  route 2.715ns (76.394%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 9.699 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 r  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 r  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.462     5.388    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X157Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.699     9.699    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.075     9.774    
                         clock uncertainty           -0.072     9.702    
    SLICE_X157Y128       FDRE (Setup_fdre_C_R)       -0.429     9.273    datapath/video_inst/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          9.273    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                  3.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.718%)  route 0.121ns (46.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.121     0.911    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[5]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.047     0.696    datapath/video_inst/inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.930%)  route 0.153ns (52.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  datapath/video_inst/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.153     0.943    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[4]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism             -0.260     0.662    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063     0.725    datapath/video_inst/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128     0.940    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[2]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059     0.708    datapath/video_inst/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.128     0.940    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[3]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.052     0.701    datapath/video_inst/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.314%)  route 0.191ns (50.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y129       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/video_inst/inst_dvid/shift_green_reg[6]/Q
                         net (fo=1, routed)           0.191     0.970    datapath/video_inst/inst_dvid/shift_green[6]
    SLICE_X157Y129       LUT3 (Prop_lut3_I0_O)        0.045     1.015 r  datapath/video_inst/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.015    datapath/video_inst/inst_dvid/shift_green_1[4]
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.909     0.909    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism             -0.271     0.638    
    SLICE_X157Y129       FDRE (Hold_fdre_C_D)         0.107     0.745    datapath/video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.054%)  route 0.193ns (50.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.637     0.637    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDRE (Prop_fdre_C_Q)         0.141     0.778 r  datapath/video_inst/inst_dvid/shift_green_reg[8]/Q
                         net (fo=1, routed)           0.193     0.971    datapath/video_inst/inst_dvid/shift_green[8]
    SLICE_X157Y129       LUT3 (Prop_lut3_I0_O)        0.045     1.016 r  datapath/video_inst/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.016    datapath/video_inst/inst_dvid/shift_green_1[6]
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.909     0.909    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[6]/C
                         clock pessimism             -0.257     0.652    
    SLICE_X157Y129       FDRE (Hold_fdre_C_D)         0.092     0.744    datapath/video_inst/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.226ns (54.732%)  route 0.187ns (45.268%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.637     0.637    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDRE (Prop_fdre_C_Q)         0.128     0.765 r  datapath/video_inst/inst_dvid/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.187     0.952    datapath/video_inst/inst_dvid/data1[7]
    SLICE_X158Y128       LUT2 (Prop_lut2_I1_O)        0.098     1.050 r  datapath/video_inst/inst_dvid/shift_red[7]_i_2/O
                         net (fo=1, routed)           0.000     1.050    datapath/video_inst/inst_dvid/shift_red[7]_i_2_n_0
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.908     0.908    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism             -0.257     0.651    
    SLICE_X158Y128       FDSE (Hold_fdse_C_D)         0.121     0.772    datapath/video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.185ns (45.574%)  route 0.221ns (54.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X156Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y129       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/video_inst/inst_dvid/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.221     1.000    datapath/video_inst/inst_dvid/data1[4]
    SLICE_X156Y129       LUT3 (Prop_lut3_I0_O)        0.044     1.044 r  datapath/video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.044    datapath/video_inst/inst_dvid/shift_red[4]
    SLICE_X156Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.909     0.909    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X156Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism             -0.271     0.638    
    SLICE_X156Y129       FDRE (Hold_fdre_C_D)         0.107     0.745    datapath/video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.207ns (48.097%)  route 0.223ns (51.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.637     0.637    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y128       FDSE (Prop_fdse_C_Q)         0.164     0.801 r  datapath/video_inst/inst_dvid/shift_red_reg[7]/Q
                         net (fo=1, routed)           0.223     1.024    datapath/video_inst/inst_dvid/data1[5]
    SLICE_X158Y128       LUT2 (Prop_lut2_I1_O)        0.043     1.067 r  datapath/video_inst/inst_dvid/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.067    datapath/video_inst/inst_dvid/shift_red[5]_i_1_n_0
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.908     0.908    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism             -0.271     0.637    
    SLICE_X158Y128       FDSE (Hold_fdse_C_D)         0.131     0.768    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.208ns (48.248%)  route 0.223ns (51.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.637     0.637    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y128       FDSE (Prop_fdse_C_Q)         0.164     0.801 r  datapath/video_inst/inst_dvid/shift_red_reg[3]/Q
                         net (fo=1, routed)           0.223     1.024    datapath/video_inst/inst_dvid/data1[1]
    SLICE_X158Y128       LUT2 (Prop_lut2_I1_O)        0.044     1.068 r  datapath/video_inst/inst_dvid/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.068    datapath/video_inst/inst_dvid/shift_red[1]_i_1_n_0
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.908     0.908    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism             -0.271     0.637    
    SLICE_X158Y128       FDSE (Hold_fdse_C_D)         0.131     0.768    datapath/video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    datapath/video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    datapath/video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    datapath/video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    datapath/video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X156Y128   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (22.999%)  route 1.942ns (77.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 9.699 - 8.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.813     1.813    datapath/video_inst/inst_dvid/CLK
    SLICE_X157Y127       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y127       FDRE (Prop_fdre_C_Q)         0.456     2.269 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.420     2.689    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X156Y127       LUT2 (Prop_lut2_I0_O)        0.124     2.813 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.522     4.335    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.699     9.699    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism             -0.128     9.571    
                         clock uncertainty           -0.215     9.357    
    SLICE_X158Y128       FDSE (Setup_fdse_C_S)       -0.524     8.833    datapath/video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (22.999%)  route 1.942ns (77.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 9.699 - 8.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.813     1.813    datapath/video_inst/inst_dvid/CLK
    SLICE_X157Y127       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y127       FDRE (Prop_fdre_C_Q)         0.456     2.269 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.420     2.689    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X156Y127       LUT2 (Prop_lut2_I0_O)        0.124     2.813 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.522     4.335    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.699     9.699    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism             -0.128     9.571    
                         clock uncertainty           -0.215     9.357    
    SLICE_X158Y128       FDSE (Setup_fdse_C_S)       -0.524     8.833    datapath/video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (22.999%)  route 1.942ns (77.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 9.699 - 8.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.813     1.813    datapath/video_inst/inst_dvid/CLK
    SLICE_X157Y127       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y127       FDRE (Prop_fdre_C_Q)         0.456     2.269 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.420     2.689    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X156Y127       LUT2 (Prop_lut2_I0_O)        0.124     2.813 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.522     4.335    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.699     9.699    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism             -0.128     9.571    
                         clock uncertainty           -0.215     9.357    
    SLICE_X158Y128       FDSE (Setup_fdse_C_S)       -0.524     8.833    datapath/video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (22.999%)  route 1.942ns (77.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 9.699 - 8.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.813     1.813    datapath/video_inst/inst_dvid/CLK
    SLICE_X157Y127       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y127       FDRE (Prop_fdre_C_Q)         0.456     2.269 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.420     2.689    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X156Y127       LUT2 (Prop_lut2_I0_O)        0.124     2.813 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.522     4.335    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.699     9.699    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism             -0.128     9.571    
                         clock uncertainty           -0.215     9.357    
    SLICE_X158Y128       FDSE (Setup_fdse_C_S)       -0.524     8.833    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (22.999%)  route 1.942ns (77.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 9.699 - 8.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.813     1.813    datapath/video_inst/inst_dvid/CLK
    SLICE_X157Y127       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y127       FDRE (Prop_fdre_C_Q)         0.456     2.269 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.420     2.689    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X156Y127       LUT2 (Prop_lut2_I0_O)        0.124     2.813 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.522     4.335    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.699     9.699    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X158Y128       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism             -0.128     9.571    
                         clock uncertainty           -0.215     9.357    
    SLICE_X158Y128       FDSE (Setup_fdse_C_S)       -0.524     8.833    datapath/video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.743ns (28.041%)  route 1.907ns (71.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 9.700 - 8.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.812     1.812    datapath/video_inst/inst_dvid/CLK
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y126       FDRE (Prop_fdre_C_Q)         0.419     2.231 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           1.907     4.138    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X157Y129       LUT3 (Prop_lut3_I2_O)        0.324     4.462 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     4.462    datapath/video_inst/inst_dvid/shift_green_1[7]
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.700     9.700    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism             -0.128     9.572    
                         clock uncertainty           -0.215     9.358    
    SLICE_X157Y129       FDRE (Setup_fdre_C_D)        0.075     9.433    datapath/video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          9.433    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.718ns (28.008%)  route 1.846ns (71.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 9.699 - 8.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.812     1.812    datapath/video_inst/inst_dvid/CLK
    SLICE_X157Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y126       FDRE (Prop_fdre_C_Q)         0.419     2.231 r  datapath/video_inst/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           1.846     4.077    datapath/video_inst/inst_dvid/latched_blue[4]
    SLICE_X156Y128       LUT3 (Prop_lut3_I2_O)        0.299     4.376 r  datapath/video_inst/inst_dvid/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     4.376    datapath/video_inst/inst_dvid/shift_blue_0[4]
    SLICE_X156Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.699     9.699    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X156Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
                         clock pessimism             -0.128     9.571    
                         clock uncertainty           -0.215     9.357    
    SLICE_X156Y128       FDRE (Setup_fdre_C_D)        0.031     9.388    datapath/video_inst/inst_dvid/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          9.388    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.747ns (28.814%)  route 1.846ns (71.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 9.699 - 8.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.812     1.812    datapath/video_inst/inst_dvid/CLK
    SLICE_X157Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y126       FDRE (Prop_fdre_C_Q)         0.419     2.231 r  datapath/video_inst/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           1.846     4.077    datapath/video_inst/inst_dvid/latched_blue[4]
    SLICE_X156Y128       LUT3 (Prop_lut3_I2_O)        0.328     4.405 r  datapath/video_inst/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     4.405    datapath/video_inst/inst_dvid/shift_blue_0[6]
    SLICE_X156Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.699     9.699    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X156Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism             -0.128     9.571    
                         clock uncertainty           -0.215     9.357    
    SLICE_X156Y128       FDRE (Setup_fdre_C_D)        0.075     9.432    datapath/video_inst/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          9.432    
                         arrival time                          -4.405    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.715ns (28.343%)  route 1.808ns (71.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 9.700 - 8.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.813     1.813    datapath/video_inst/inst_dvid/CLK
    SLICE_X156Y127       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y127       FDRE (Prop_fdre_C_Q)         0.419     2.232 r  datapath/video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           1.808     4.040    datapath/video_inst/inst_dvid/latched_red[2]
    SLICE_X156Y129       LUT3 (Prop_lut3_I2_O)        0.296     4.336 r  datapath/video_inst/inst_dvid/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     4.336    datapath/video_inst/inst_dvid/shift_red[2]
    SLICE_X156Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.700     9.700    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X156Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[2]/C
                         clock pessimism             -0.128     9.572    
                         clock uncertainty           -0.215     9.358    
    SLICE_X156Y129       FDRE (Setup_fdre_C_D)        0.029     9.387    datapath/video_inst/inst_dvid/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.715ns (28.424%)  route 1.800ns (71.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 9.700 - 8.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.813     1.813    datapath/video_inst/inst_dvid/CLK
    SLICE_X156Y127       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y127       FDRE (Prop_fdre_C_Q)         0.419     2.232 r  datapath/video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           1.800     4.033    datapath/video_inst/inst_dvid/latched_red[2]
    SLICE_X156Y129       LUT3 (Prop_lut3_I2_O)        0.296     4.329 r  datapath/video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     4.329    datapath/video_inst/inst_dvid/shift_red[6]
    SLICE_X156Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.700     9.700    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X156Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism             -0.128     9.572    
                         clock uncertainty           -0.215     9.358    
    SLICE_X156Y129       FDRE (Setup_fdre_C_D)        0.031     9.389    datapath/video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                  5.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.128ns (16.373%)  route 0.654ns (83.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635     0.635    datapath/video_inst/inst_dvid/CLK
    SLICE_X157Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y126       FDRE (Prop_fdre_C_Q)         0.128     0.763 r  datapath/video_inst/inst_dvid/latched_green_reg[9]/Q
                         net (fo=1, routed)           0.654     1.416    datapath/video_inst/inst_dvid/latched_green[9]
    SLICE_X157Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.908     0.908    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.080     0.988    
                         clock uncertainty            0.215     1.202    
    SLICE_X157Y128       FDRE (Hold_fdre_C_D)         0.019     1.221    datapath/video_inst/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.251ns (27.931%)  route 0.648ns (72.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.609     0.609    datapath/video_inst/inst_dvid/CLK
    SLICE_X154Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y126       FDRE (Prop_fdre_C_Q)         0.148     0.757 r  datapath/video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.648     1.404    datapath/video_inst/inst_dvid/latched_green[2]
    SLICE_X157Y129       LUT3 (Prop_lut3_I2_O)        0.103     1.507 r  datapath/video_inst/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.507    datapath/video_inst/inst_dvid/shift_green_1[4]
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.909     0.909    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.080     0.989    
                         clock uncertainty            0.215     1.203    
    SLICE_X157Y129       FDRE (Hold_fdre_C_D)         0.107     1.310    datapath/video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.247ns (27.609%)  route 0.648ns (72.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.609     0.609    datapath/video_inst/inst_dvid/CLK
    SLICE_X154Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y126       FDRE (Prop_fdre_C_Q)         0.148     0.757 r  datapath/video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.648     1.404    datapath/video_inst/inst_dvid/latched_green[2]
    SLICE_X157Y129       LUT3 (Prop_lut3_I2_O)        0.099     1.503 r  datapath/video_inst/inst_dvid/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.503    datapath/video_inst/inst_dvid/shift_green_1[2]
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.909     0.909    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[2]/C
                         clock pessimism              0.080     0.989    
                         clock uncertainty            0.215     1.203    
    SLICE_X157Y129       FDRE (Hold_fdre_C_D)         0.092     1.295    datapath/video_inst/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.226ns (25.566%)  route 0.658ns (74.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635     0.635    datapath/video_inst/inst_dvid/CLK
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y126       FDRE (Prop_fdre_C_Q)         0.128     0.763 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.658     1.421    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X157Y129       LUT3 (Prop_lut3_I2_O)        0.098     1.519 r  datapath/video_inst/inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.519    datapath/video_inst/inst_dvid/shift_green_1[5]
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.909     0.909    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.080     0.989    
                         clock uncertainty            0.215     1.203    
    SLICE_X157Y129       FDRE (Hold_fdre_C_D)         0.107     1.310    datapath/video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.128ns (15.938%)  route 0.675ns (84.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635     0.635    datapath/video_inst/inst_dvid/CLK
    SLICE_X157Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y126       FDRE (Prop_fdre_C_Q)         0.128     0.763 r  datapath/video_inst/inst_dvid/latched_green_reg[8]/Q
                         net (fo=1, routed)           0.675     1.438    datapath/video_inst/inst_dvid/latched_green[8]
    SLICE_X157Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.908     0.908    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.080     0.988    
                         clock uncertainty            0.215     1.202    
    SLICE_X157Y128       FDRE (Hold_fdre_C_D)         0.017     1.219    datapath/video_inst/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.226ns (25.566%)  route 0.658ns (74.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635     0.635    datapath/video_inst/inst_dvid/CLK
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y126       FDRE (Prop_fdre_C_Q)         0.128     0.763 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.658     1.421    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X157Y129       LUT3 (Prop_lut3_I2_O)        0.098     1.519 r  datapath/video_inst/inst_dvid/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.519    datapath/video_inst/inst_dvid/shift_green_1[3]
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.909     0.909    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.080     0.989    
                         clock uncertainty            0.215     1.203    
    SLICE_X157Y129       FDRE (Hold_fdre_C_D)         0.092     1.295    datapath/video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.227ns (25.113%)  route 0.677ns (74.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635     0.635    datapath/video_inst/inst_dvid/CLK
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y126       FDRE (Prop_fdre_C_Q)         0.128     0.763 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.677     1.440    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X157Y129       LUT3 (Prop_lut3_I2_O)        0.099     1.539 r  datapath/video_inst/inst_dvid/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.539    datapath/video_inst/inst_dvid/shift_green_1[1]
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.909     0.909    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.080     0.989    
                         clock uncertainty            0.215     1.203    
    SLICE_X157Y129       FDRE (Hold_fdre_C_D)         0.107     1.310    datapath/video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.226ns (25.030%)  route 0.677ns (74.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635     0.635    datapath/video_inst/inst_dvid/CLK
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y126       FDRE (Prop_fdre_C_Q)         0.128     0.763 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.677     1.440    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X157Y129       LUT3 (Prop_lut3_I2_O)        0.098     1.538 r  datapath/video_inst/inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.538    datapath/video_inst/inst_dvid/shift_green_1[0]
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.909     0.909    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y129       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.080     0.989    
                         clock uncertainty            0.215     1.203    
    SLICE_X157Y129       FDRE (Hold_fdre_C_D)         0.091     1.294    datapath/video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.223ns (24.169%)  route 0.700ns (75.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635     0.635    datapath/video_inst/inst_dvid/CLK
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y126       FDRE (Prop_fdre_C_Q)         0.128     0.763 r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.700     1.462    datapath/video_inst/inst_dvid/latched_blue[1]
    SLICE_X156Y128       LUT3 (Prop_lut3_I2_O)        0.095     1.557 r  datapath/video_inst/inst_dvid/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.557    datapath/video_inst/inst_dvid/shift_blue_0[1]
    SLICE_X156Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.908     0.908    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X156Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.080     0.988    
                         clock uncertainty            0.215     1.202    
    SLICE_X156Y128       FDRE (Hold_fdre_C_D)         0.107     1.309    datapath/video_inst/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.164ns (17.650%)  route 0.765ns (82.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.611     0.611    datapath/video_inst/inst_dvid/CLK
    SLICE_X154Y127       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y127       FDRE (Prop_fdre_C_Q)         0.164     0.775 r  datapath/video_inst/inst_dvid/latched_red_reg[9]/Q
                         net (fo=1, routed)           0.765     1.540    datapath/video_inst/inst_dvid/latched_red[9]
    SLICE_X157Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.908     0.908    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X157Y128       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.080     0.988    
                         clock uncertainty            0.215     1.202    
    SLICE_X157Y128       FDRE (Hold_fdre_C_D)         0.071     1.273    datapath/video_inst/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.266    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           949 Endpoints
Min Delay           949 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.822ns  (logic 1.317ns (11.144%)  route 10.504ns (88.856%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.831    10.901    datapath/trigv_stepper/down_button_debounce_inst/btn_IBUF[0]
    SLICE_X144Y113       LUT5 (Prop_lut5_I3_O)        0.124    11.025 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0/O
                         net (fo=1, routed)           0.282    11.307    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0_n_0
    SLICE_X144Y113       LUT5 (Prop_lut5_I0_O)        0.124    11.431 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0/O
                         net (fo=11, routed)          0.391    11.822    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X145Y113       FDSE                                         r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.822ns  (logic 1.317ns (11.144%)  route 10.504ns (88.856%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.831    10.901    datapath/trigv_stepper/down_button_debounce_inst/btn_IBUF[0]
    SLICE_X144Y113       LUT5 (Prop_lut5_I3_O)        0.124    11.025 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0/O
                         net (fo=1, routed)           0.282    11.307    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0_n_0
    SLICE_X144Y113       LUT5 (Prop_lut5_I0_O)        0.124    11.431 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0/O
                         net (fo=11, routed)          0.391    11.822    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X145Y113       FDRE                                         r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.822ns  (logic 1.317ns (11.144%)  route 10.504ns (88.856%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.831    10.901    datapath/trigv_stepper/down_button_debounce_inst/btn_IBUF[0]
    SLICE_X144Y113       LUT5 (Prop_lut5_I3_O)        0.124    11.025 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0/O
                         net (fo=1, routed)           0.282    11.307    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0_n_0
    SLICE_X144Y113       LUT5 (Prop_lut5_I0_O)        0.124    11.431 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0/O
                         net (fo=11, routed)          0.391    11.822    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X145Y113       FDRE                                         r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.822ns  (logic 1.317ns (11.144%)  route 10.504ns (88.856%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.831    10.901    datapath/trigv_stepper/down_button_debounce_inst/btn_IBUF[0]
    SLICE_X144Y113       LUT5 (Prop_lut5_I3_O)        0.124    11.025 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0/O
                         net (fo=1, routed)           0.282    11.307    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0_n_0
    SLICE_X144Y113       LUT5 (Prop_lut5_I0_O)        0.124    11.431 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0/O
                         net (fo=11, routed)          0.391    11.822    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X145Y113       FDRE                                         r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.772ns  (logic 1.317ns (11.191%)  route 10.455ns (88.809%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.831    10.901    datapath/trigv_stepper/down_button_debounce_inst/btn_IBUF[0]
    SLICE_X144Y113       LUT5 (Prop_lut5_I3_O)        0.124    11.025 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0/O
                         net (fo=1, routed)           0.282    11.307    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0_n_0
    SLICE_X144Y113       LUT5 (Prop_lut5_I0_O)        0.124    11.431 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0/O
                         net (fo=11, routed)          0.341    11.772    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X144Y112       FDRE                                         r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.772ns  (logic 1.317ns (11.191%)  route 10.455ns (88.809%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.831    10.901    datapath/trigv_stepper/down_button_debounce_inst/btn_IBUF[0]
    SLICE_X144Y113       LUT5 (Prop_lut5_I3_O)        0.124    11.025 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0/O
                         net (fo=1, routed)           0.282    11.307    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0_n_0
    SLICE_X144Y113       LUT5 (Prop_lut5_I0_O)        0.124    11.431 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0/O
                         net (fo=11, routed)          0.341    11.772    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X144Y112       FDRE                                         r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.772ns  (logic 1.317ns (11.191%)  route 10.455ns (88.809%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.831    10.901    datapath/trigv_stepper/down_button_debounce_inst/btn_IBUF[0]
    SLICE_X144Y113       LUT5 (Prop_lut5_I3_O)        0.124    11.025 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0/O
                         net (fo=1, routed)           0.282    11.307    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0_n_0
    SLICE_X144Y113       LUT5 (Prop_lut5_I0_O)        0.124    11.431 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0/O
                         net (fo=11, routed)          0.341    11.772    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X144Y112       FDRE                                         r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.632ns  (logic 1.317ns (11.325%)  route 10.315ns (88.675%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.831    10.901    datapath/trigv_stepper/down_button_debounce_inst/btn_IBUF[0]
    SLICE_X144Y113       LUT5 (Prop_lut5_I3_O)        0.124    11.025 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0/O
                         net (fo=1, routed)           0.282    11.307    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0_n_0
    SLICE_X144Y113       LUT5 (Prop_lut5_I0_O)        0.124    11.431 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0/O
                         net (fo=11, routed)          0.202    11.632    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X144Y113       FDRE                                         r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.632ns  (logic 1.317ns (11.325%)  route 10.315ns (88.675%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.831    10.901    datapath/trigv_stepper/down_button_debounce_inst/btn_IBUF[0]
    SLICE_X144Y113       LUT5 (Prop_lut5_I3_O)        0.124    11.025 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0/O
                         net (fo=1, routed)           0.282    11.307    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0_n_0
    SLICE_X144Y113       LUT5 (Prop_lut5_I0_O)        0.124    11.431 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0/O
                         net (fo=11, routed)          0.202    11.632    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X144Y113       FDRE                                         r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.632ns  (logic 1.317ns (11.325%)  route 10.315ns (88.675%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.831    10.901    datapath/trigv_stepper/down_button_debounce_inst/btn_IBUF[0]
    SLICE_X144Y113       LUT5 (Prop_lut5_I3_O)        0.124    11.025 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0/O
                         net (fo=1, routed)           0.282    11.307    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_2__0_n_0
    SLICE_X144Y113       LUT5 (Prop_lut5_I0_O)        0.124    11.431 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0/O
                         net (fo=11, routed)          0.202    11.632    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X144Y113       FDRE                                         r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y113       FDRE                         0.000     0.000 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[5]/C
    SLICE_X145Y113       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[5]/Q
                         net (fo=2, routed)           0.067     0.208    datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg_n_0_[5]
    SLICE_X145Y113       FDRE                                         r  datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_R_O_int_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.222ns  (logic 0.128ns (57.664%)  route 0.094ns (42.336%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y124       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[29]/C
    SLICE_X138Y124       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[29]/Q
                         net (fo=3, routed)           0.094     0.222    datapath/Audio_Codec/audio_inout/Data_In_int[29]
    SLICE_X139Y124       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_R_O_int_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.229ns  (logic 0.128ns (55.799%)  route 0.101ns (44.201%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y124       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[4]/C
    SLICE_X134Y124       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[4]/Q
                         net (fo=1, routed)           0.101     0.229    datapath/Audio_Codec/audio_inout/Data_In_int[4]
    SLICE_X132Y123       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/ch1_reg[to_ac][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_Out_int_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y123       FDRE                         0.000     0.000 r  datapath/ch1_reg[to_ac][14]/C
    SLICE_X137Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/ch1_reg[to_ac][14]/Q
                         net (fo=1, routed)           0.052     0.193    datapath/Audio_Codec/audio_inout/Data_Out_int_reg[30]_0[14]
    SLICE_X136Y123       LUT6 (Prop_lut6_I1_O)        0.045     0.238 r  datapath/Audio_Codec/audio_inout/Data_Out_int[27]_i_1/O
                         net (fo=1, routed)           0.000     0.238    datapath/Audio_Codec/audio_inout/Data_Out_int[27]_i_1_n_0
    SLICE_X136Y123       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_Out_int_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.158%)  route 0.113ns (46.842%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y124       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[16]/C
    SLICE_X134Y124       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[16]/Q
                         net (fo=3, routed)           0.113     0.241    datapath/Audio_Codec/audio_inout/Data_In_int[16]
    SLICE_X133Y123       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/ch2_reg[to_ac][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_Out_int_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y123       FDRE                         0.000     0.000 r  datapath/ch2_reg[to_ac][11]/C
    SLICE_X137Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/ch2_reg[to_ac][11]/Q
                         net (fo=1, routed)           0.056     0.197    datapath/Audio_Codec/audio_inout/Q[11]
    SLICE_X136Y123       LUT6 (Prop_lut6_I3_O)        0.045     0.242 r  datapath/Audio_Codec/audio_inout/Data_Out_int[24]_i_1/O
                         net (fo=1, routed)           0.000     0.242    datapath/Audio_Codec/audio_inout/Data_Out_int[24]_i_1_n_0
    SLICE_X136Y123       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_Out_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y124       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[1]/C
    SLICE_X133Y124       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[1]/Q
                         net (fo=1, routed)           0.102     0.243    datapath/Audio_Codec/audio_inout/Data_In_int[1]
    SLICE_X134Y124       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_R_O_int_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.466%)  route 0.116ns (47.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y124       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[31]/C
    SLICE_X138Y124       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[31]/Q
                         net (fo=2, routed)           0.116     0.244    datapath/Audio_Codec/audio_inout/Data_In_int[31]
    SLICE_X139Y123       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_R_O_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y124       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[3]/C
    SLICE_X134Y124       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[3]/Q
                         net (fo=1, routed)           0.116     0.244    datapath/Audio_Codec/audio_inout/Data_In_int[3]
    SLICE_X134Y124       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y123       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[0]/C
    SLICE_X133Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    datapath/Audio_Codec/audio_inout/Data_In_int[0]
    SLICE_X133Y124       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.636ns  (logic 0.518ns (19.648%)  route 2.118ns (80.352%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.747     1.747    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X152Y117       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y117       FDRE (Prop_fdre_C_Q)         0.518     2.265 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]/Q
                         net (fo=29, routed)          2.118     4.384    datapath/leftChannelMemory/out[9]
    RAMB18_X7Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.636ns  (logic 0.518ns (19.648%)  route 2.118ns (80.352%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.747     1.747    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X152Y117       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y117       FDRE (Prop_fdre_C_Q)         0.518     2.265 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]/Q
                         net (fo=29, routed)          2.118     4.384    datapath/rightChannelMemory/out[9]
    RAMB18_X7Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.263ns  (logic 0.419ns (18.512%)  route 1.844ns (81.488%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.745     1.745    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y118       FDRE (Prop_fdre_C_Q)         0.419     2.164 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[6]/Q
                         net (fo=39, routed)          1.844     4.009    datapath/leftChannelMemory/out[6]
    RAMB18_X7Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.263ns  (logic 0.419ns (18.512%)  route 1.844ns (81.488%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.745     1.745    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y118       FDRE (Prop_fdre_C_Q)         0.419     2.164 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[6]/Q
                         net (fo=39, routed)          1.844     4.009    datapath/rightChannelMemory/out[6]
    RAMB18_X7Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.143ns  (logic 0.456ns (21.282%)  route 1.687ns (78.718%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.744     1.744    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y119       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y119       FDRE (Prop_fdre_C_Q)         0.456     2.200 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[4]/Q
                         net (fo=53, routed)          1.687     3.887    datapath/leftChannelMemory/out[4]
    RAMB18_X7Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.143ns  (logic 0.456ns (21.282%)  route 1.687ns (78.718%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.744     1.744    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y119       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y119       FDRE (Prop_fdre_C_Q)         0.456     2.200 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[4]/Q
                         net (fo=53, routed)          1.687     3.887    datapath/rightChannelMemory/out[4]
    RAMB18_X7Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.110ns  (logic 0.456ns (21.608%)  route 1.654ns (78.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.745     1.745    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y118       FDRE (Prop_fdre_C_Q)         0.456     2.201 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/Q
                         net (fo=35, routed)          1.654     3.856    datapath/leftChannelMemory/out[0]
    RAMB18_X7Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.110ns  (logic 0.456ns (21.608%)  route 1.654ns (78.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.745     1.745    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y118       FDRE (Prop_fdre_C_Q)         0.456     2.201 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/Q
                         net (fo=35, routed)          1.654     3.856    datapath/rightChannelMemory/out[0]
    RAMB18_X7Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.071ns  (logic 0.456ns (22.016%)  route 1.615ns (77.984%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.747     1.747    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y117       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y117       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[1]/Q
                         net (fo=39, routed)          1.615     3.819    datapath/leftChannelMemory/out[1]
    RAMB18_X7Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.071ns  (logic 0.456ns (22.016%)  route 1.615ns (77.984%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.747     1.747    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y117       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y117       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[1]/Q
                         net (fo=39, routed)          1.615     3.819    datapath/rightChannelMemory/out[1]
    RAMB18_X7Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.141ns (21.164%)  route 0.525ns (78.836%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.614     0.614    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y118       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[5]/Q
                         net (fo=50, routed)          0.525     1.280    datapath/leftChannelMemory/out[5]
    RAMB18_X7Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.141ns (21.164%)  route 0.525ns (78.836%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.614     0.614    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y118       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[5]/Q
                         net (fo=50, routed)          0.525     1.280    datapath/rightChannelMemory/out[5]
    RAMB18_X7Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.141ns (20.992%)  route 0.531ns (79.008%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.616     0.616    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y116       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y116       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[2]/Q
                         net (fo=70, routed)          0.531     1.287    datapath/leftChannelMemory/out[2]
    RAMB18_X7Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.141ns (20.992%)  route 0.531ns (79.008%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.616     0.616    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y116       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y116       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[2]/Q
                         net (fo=70, routed)          0.531     1.287    datapath/rightChannelMemory/out[2]
    RAMB18_X7Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.759ns  (logic 0.141ns (18.576%)  route 0.618ns (81.424%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.613     0.613    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y119       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y119       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[8]/Q
                         net (fo=33, routed)          0.618     1.372    datapath/leftChannelMemory/out[8]
    RAMB18_X7Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.759ns  (logic 0.141ns (18.576%)  route 0.618ns (81.424%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.613     0.613    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y119       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y119       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[8]/Q
                         net (fo=33, routed)          0.618     1.372    datapath/rightChannelMemory/out[8]
    RAMB18_X7Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.766ns  (logic 0.141ns (18.403%)  route 0.625ns (81.597%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.614     0.614    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y118       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[7]/Q
                         net (fo=38, routed)          0.625     1.380    datapath/leftChannelMemory/out[7]
    RAMB18_X7Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.766ns  (logic 0.141ns (18.403%)  route 0.625ns (81.597%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.614     0.614    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y118       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[7]/Q
                         net (fo=38, routed)          0.625     1.380    datapath/rightChannelMemory/out[7]
    RAMB18_X7Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.141ns (17.061%)  route 0.685ns (82.939%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.614     0.614    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y118       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[3]/Q
                         net (fo=62, routed)          0.685     1.440    datapath/leftChannelMemory/out[3]
    RAMB18_X7Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.141ns (17.061%)  route 0.685ns (82.939%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.614     0.614    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y118       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[3]/Q
                         net (fo=62, routed)          0.685     1.440    datapath/rightChannelMemory/out[3]
    RAMB18_X7Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.601ns  (logic 3.632ns (42.233%)  route 4.969ns (57.767%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     40.688    40.688 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.688 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.761    42.449    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    38.748 f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    40.591    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.687 f  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/O
                         net (fo=1, routed)           3.125    43.813    ac_mclk_OBUF
    U6                   OBUF (Prop_obuf_I_O)         3.536    47.349 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    47.349    ac_mclk
    U6                                                                f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.263ns (48.503%)  route 1.341ns (51.497%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    ac_mclk_OBUF
    U6                   OBUF (Prop_obuf_I_O)         1.237     2.034 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.034    ac_mclk
    U6                                                                r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     8.201 r  datapath/video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     8.201    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     8.201 r  datapath/video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     8.201    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     8.200 r  datapath/video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     8.200    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     8.200 r  datapath/video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     8.200    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     8.193 r  datapath/video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     8.193    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     8.192 r  datapath/video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     8.192    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     8.179 r  datapath/video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     8.179    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     8.178 r  datapath/video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     8.178    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     1.634 r  datapath/video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     1.634    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     1.635 r  datapath/video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     1.635    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     1.648 r  datapath/video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     1.648    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     1.649 r  datapath/video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     1.649    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     1.657 r  datapath/video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     1.657    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     1.658 r  datapath/video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     1.658    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     1.659 r  datapath/video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     1.659    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     1.660 r  datapath/video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     1.660    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.779ns  (logic 4.004ns (69.285%)  route 1.775ns (30.715%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.821     1.821    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y118       FDRE (Prop_fdre_C_Q)         0.456     2.277 f  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/Q
                         net (fo=3, routed)           1.775     4.052    sda_IOBUF_inst/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.548     7.600 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.600    sda
    V5                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.664ns  (logic 4.021ns (70.986%)  route 1.643ns (29.014%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.820     1.820    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y119       FDRE (Prop_fdre_C_Q)         0.456     2.276 f  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/Q
                         net (fo=3, routed)           1.643     3.920    scl_IOBUF_inst/T
    W5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.565     7.485 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.485    scl
    W5                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.563ns  (logic 0.965ns (61.721%)  route 0.598ns (38.279%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.640     0.640    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y119       FDRE (Prop_fdre_C_Q)         0.141     0.781 r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/Q
                         net (fo=3, routed)           0.598     1.379    scl_IOBUF_inst/T
    W5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.203 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.203    scl
    W5                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.627ns  (logic 0.965ns (59.315%)  route 0.662ns (40.685%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.641     0.641    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y118       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/Q
                         net (fo=3, routed)           0.662     1.443    sda_IOBUF_inst/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.267 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.267    sda
    V5                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         2.106     7.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900     2.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697     4.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     5.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           2.106     7.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.701ns  (logic 0.096ns (2.594%)  route 3.605ns (97.406%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.761     6.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.701     3.061 f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.843     4.904    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     5.000 f  datapath/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.761     6.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.026ns (2.202%)  route 1.155ns (97.798%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.646ns  (logic 1.576ns (12.463%)  route 11.070ns (87.537%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           7.818     8.898    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/switch_IBUF[0]
    SLICE_X143Y122       LUT3 (Prop_lut3_I1_O)        0.124     9.022 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__1/O
                         net (fo=10, routed)          1.174    10.195    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]_2
    SLICE_X152Y122       LUT2 (Prop_lut2_I1_O)        0.124    10.319 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=2, routed)           0.505    10.824    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4_n_0
    SLICE_X153Y122       LUT6 (Prop_lut6_I0_O)        0.124    10.948 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_2__0/O
                         net (fo=6, routed)           1.574    12.522    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]_0
    SLICE_X156Y126       LUT5 (Prop_lut5_I4_O)        0.124    12.646 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    12.646    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.696     1.696    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.514ns  (logic 1.576ns (12.594%)  route 10.938ns (87.406%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           7.818     8.898    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/switch_IBUF[0]
    SLICE_X143Y122       LUT3 (Prop_lut3_I1_O)        0.124     9.022 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__1/O
                         net (fo=10, routed)          1.174    10.195    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]_2
    SLICE_X152Y122       LUT2 (Prop_lut2_I1_O)        0.124    10.319 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=2, routed)           0.505    10.824    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4_n_0
    SLICE_X153Y122       LUT6 (Prop_lut6_I0_O)        0.124    10.948 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_2__0/O
                         net (fo=6, routed)           1.441    12.390    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]_0
    SLICE_X157Y126       LUT2 (Prop_lut2_I1_O)        0.124    12.514 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    12.514    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X157Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.696     1.696    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X157Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.284ns  (logic 1.700ns (13.839%)  route 10.584ns (86.161%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           7.818     8.898    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/switch_IBUF[0]
    SLICE_X143Y122       LUT3 (Prop_lut3_I1_O)        0.124     9.022 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__1/O
                         net (fo=10, routed)          1.174    10.195    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]_2
    SLICE_X152Y122       LUT2 (Prop_lut2_I1_O)        0.124    10.319 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=2, routed)           0.505    10.824    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4_n_0
    SLICE_X153Y122       LUT6 (Prop_lut6_I0_O)        0.124    10.948 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_2__0/O
                         net (fo=6, routed)           0.679    11.627    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]_0
    SLICE_X154Y125       LUT4 (Prop_lut4_I2_O)        0.124    11.751 f  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_7/O
                         net (fo=1, routed)           0.410    12.160    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias_reg[3]_3
    SLICE_X153Y125       LUT6 (Prop_lut6_I5_O)        0.124    12.284 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    12.284    datapath/video_inst/inst_dvid/TDMS_encoder_green/D[0]
    SLICE_X153Y125       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.619     1.619    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X153Y125       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.146ns  (logic 1.680ns (13.831%)  route 10.466ns (86.169%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           7.818     8.898    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/switch_IBUF[0]
    SLICE_X143Y122       LUT3 (Prop_lut3_I1_O)        0.124     9.022 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__1/O
                         net (fo=10, routed)          1.174    10.195    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]_2
    SLICE_X152Y122       LUT3 (Prop_lut3_I0_O)        0.148    10.343 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.475    11.818    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5__0_0
    SLICE_X156Y126       LUT6 (Prop_lut6_I2_O)        0.328    12.146 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/encoded[0]_i_1__1/O
                         net (fo=1, routed)           0.000    12.146    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0[0]
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.696     1.696    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.056ns  (logic 1.576ns (13.073%)  route 10.480ns (86.927%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           7.818     8.898    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/switch_IBUF[0]
    SLICE_X143Y122       LUT3 (Prop_lut3_I1_O)        0.124     9.022 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__1/O
                         net (fo=10, routed)          1.174    10.195    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]_2
    SLICE_X152Y122       LUT2 (Prop_lut2_I1_O)        0.124    10.319 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=2, routed)           0.298    10.617    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4_n_0
    SLICE_X152Y122       LUT2 (Prop_lut2_I1_O)        0.124    10.741 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_2/O
                         net (fo=11, routed)          1.191    11.932    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4_0
    SLICE_X156Y126       LUT6 (Prop_lut6_I3_O)        0.124    12.056 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/encoded[2]_i_1/O
                         net (fo=1, routed)           0.000    12.056    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[2]
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.696     1.696    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.041ns  (logic 1.702ns (14.135%)  route 10.339ns (85.865%))
  Logic Levels:           4  (IBUF=1 LUT3=3)
  Clock Path Skew:        1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           7.818     8.898    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/switch_IBUF[0]
    SLICE_X143Y122       LUT3 (Prop_lut3_I1_O)        0.124     9.022 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__1/O
                         net (fo=10, routed)          1.174    10.195    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]_2
    SLICE_X152Y122       LUT3 (Prop_lut3_I0_O)        0.148    10.343 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.347    11.691    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X154Y127       LUT3 (Prop_lut3_I2_O)        0.350    12.041 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    12.041    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded[9]_i_1_n_0
    SLICE_X154Y127       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.623     1.623    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X154Y127       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.019ns  (logic 1.680ns (13.978%)  route 10.339ns (86.022%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=2)
  Clock Path Skew:        1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           7.818     8.898    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/switch_IBUF[0]
    SLICE_X143Y122       LUT3 (Prop_lut3_I1_O)        0.124     9.022 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__1/O
                         net (fo=10, routed)          1.174    10.195    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]_2
    SLICE_X152Y122       LUT3 (Prop_lut3_I0_O)        0.148    10.343 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.347    11.691    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X154Y127       LUT2 (Prop_lut2_I1_O)        0.328    12.019 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    12.019    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded[8]_i_1_n_0
    SLICE_X154Y127       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.623     1.623    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X154Y127       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.005ns  (logic 1.576ns (13.127%)  route 10.429ns (86.873%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           7.818     8.898    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/switch_IBUF[0]
    SLICE_X143Y122       LUT3 (Prop_lut3_I1_O)        0.124     9.022 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__1/O
                         net (fo=10, routed)          1.174    10.195    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]_2
    SLICE_X152Y122       LUT2 (Prop_lut2_I1_O)        0.124    10.319 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=2, routed)           0.298    10.617    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4_n_0
    SLICE_X152Y122       LUT2 (Prop_lut2_I1_O)        0.124    10.741 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_2/O
                         net (fo=11, routed)          1.140    11.881    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X156Y127       LUT4 (Prop_lut4_I3_O)        0.124    12.005 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    12.005    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X156Y127       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.697     1.697    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X156Y127       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.923ns  (logic 1.680ns (14.090%)  route 10.243ns (85.910%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           7.818     8.898    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/switch_IBUF[0]
    SLICE_X143Y122       LUT3 (Prop_lut3_I1_O)        0.124     9.022 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__1/O
                         net (fo=10, routed)          1.174    10.195    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]_2
    SLICE_X152Y122       LUT3 (Prop_lut3_I0_O)        0.148    10.343 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.252    11.595    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5__0_0
    SLICE_X157Y126       LUT6 (Prop_lut6_I4_O)        0.328    11.923 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000    11.923    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[0]
    SLICE_X157Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.696     1.696    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X157Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.923ns  (logic 1.680ns (14.090%)  route 10.243ns (85.910%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           7.818     8.898    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/switch_IBUF[0]
    SLICE_X143Y122       LUT3 (Prop_lut3_I1_O)        0.124     9.022 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__1/O
                         net (fo=10, routed)          1.174    10.195    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]_2
    SLICE_X152Y122       LUT3 (Prop_lut3_I0_O)        0.148    10.343 f  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.252    11.595    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5__0_0
    SLICE_X156Y126       LUT6 (Prop_lut6_I3_O)        0.328    11.923 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000    11.923    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[1]
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.696     1.696    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X156Y126       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/roll_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.231ns (13.780%)  route 1.445ns (86.220%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=60, routed)          1.445     1.631    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/reset_n_IBUF
    SLICE_X152Y119       LUT6 (Prop_lut6_I5_O)        0.045     1.676 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/roll_i_1__0/O
                         net (fo=1, routed)           0.000     1.676    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/roll_i_1__0_n_0
    SLICE_X152Y119       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/roll_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.883     0.883    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X152Y119       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/roll_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.820ns  (logic 0.231ns (12.684%)  route 1.589ns (87.316%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          1.404     1.590    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/reset_n_IBUF
    SLICE_X152Y119       LUT5 (Prop_lut5_I4_O)        0.045     1.635 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4/O
                         net (fo=10, routed)          0.185     1.820    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4_n_0
    SLICE_X153Y119       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.883     0.883    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y119       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.820ns  (logic 0.231ns (12.684%)  route 1.589ns (87.316%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          1.404     1.590    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/reset_n_IBUF
    SLICE_X152Y119       LUT5 (Prop_lut5_I4_O)        0.045     1.635 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4/O
                         net (fo=10, routed)          0.185     1.820    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4_n_0
    SLICE_X153Y119       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.883     0.883    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y119       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.231ns (12.452%)  route 1.623ns (87.548%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          1.404     1.590    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/reset_n_IBUF
    SLICE_X152Y119       LUT5 (Prop_lut5_I4_O)        0.045     1.635 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4/O
                         net (fo=10, routed)          0.219     1.854    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4_n_0
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.884     0.884    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.231ns (12.452%)  route 1.623ns (87.548%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          1.404     1.590    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/reset_n_IBUF
    SLICE_X152Y119       LUT5 (Prop_lut5_I4_O)        0.045     1.635 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4/O
                         net (fo=10, routed)          0.219     1.854    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4_n_0
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.884     0.884    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.231ns (12.452%)  route 1.623ns (87.548%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          1.404     1.590    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/reset_n_IBUF
    SLICE_X152Y119       LUT5 (Prop_lut5_I4_O)        0.045     1.635 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4/O
                         net (fo=10, routed)          0.219     1.854    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4_n_0
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.884     0.884    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.231ns (12.452%)  route 1.623ns (87.548%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          1.404     1.590    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/reset_n_IBUF
    SLICE_X152Y119       LUT5 (Prop_lut5_I4_O)        0.045     1.635 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4/O
                         net (fo=10, routed)          0.219     1.854    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4_n_0
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.884     0.884    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.231ns (12.452%)  route 1.623ns (87.548%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          1.404     1.590    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/reset_n_IBUF
    SLICE_X152Y119       LUT5 (Prop_lut5_I4_O)        0.045     1.635 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4/O
                         net (fo=10, routed)          0.219     1.854    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4_n_0
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.884     0.884    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y118       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.880ns  (logic 0.231ns (12.284%)  route 1.649ns (87.716%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          1.404     1.590    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/reset_n_IBUF
    SLICE_X152Y119       LUT5 (Prop_lut5_I4_O)        0.045     1.635 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4/O
                         net (fo=10, routed)          0.244     1.880    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4_n_0
    SLICE_X153Y117       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.885     0.885    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X153Y117       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.880ns  (logic 0.231ns (12.284%)  route 1.649ns (87.716%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          1.404     1.590    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/reset_n_IBUF
    SLICE_X152Y119       LUT5 (Prop_lut5_I4_O)        0.045     1.635 r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4/O
                         net (fo=10, routed)          0.244     1.880    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4_n_0
    SLICE_X152Y117       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.885     0.885    datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/CLK
    SLICE_X152Y117       FDRE                                         r  datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_1

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.956ns  (logic 1.212ns (17.421%)  route 5.744ns (82.579%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          3.758     4.820    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.150     4.970 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=222, routed)         1.986     6.956    datapath/Audio_Codec/initialize_audio/initA_reg[0]_0
    SLICE_X159Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.697     1.697    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.933ns  (logic 1.212ns (17.478%)  route 5.722ns (82.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          3.758     4.820    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.150     4.970 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=222, routed)         1.964     6.933    datapath/Audio_Codec/initialize_audio/initA_reg[0]_0
    SLICE_X158Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.700     1.700    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.933ns  (logic 1.212ns (17.478%)  route 5.722ns (82.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          3.758     4.820    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.150     4.970 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=222, routed)         1.964     6.933    datapath/Audio_Codec/initialize_audio/initA_reg[0]_0
    SLICE_X158Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.700     1.700    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.933ns  (logic 1.212ns (17.478%)  route 5.722ns (82.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          3.758     4.820    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.150     4.970 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=222, routed)         1.964     6.933    datapath/Audio_Codec/initialize_audio/initA_reg[0]_0
    SLICE_X158Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.700     1.700    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.933ns  (logic 1.212ns (17.478%)  route 5.722ns (82.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          3.758     4.820    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.150     4.970 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=222, routed)         1.964     6.933    datapath/Audio_Codec/initialize_audio/initA_reg[0]_0
    SLICE_X158Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.700     1.700    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.933ns  (logic 1.212ns (17.478%)  route 5.722ns (82.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          3.758     4.820    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.150     4.970 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=222, routed)         1.964     6.933    datapath/Audio_Codec/initialize_audio/initA_reg[0]_0
    SLICE_X158Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.700     1.700    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.800ns  (logic 1.212ns (17.820%)  route 5.588ns (82.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          3.758     4.820    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.150     4.970 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=222, routed)         1.830     6.800    datapath/Audio_Codec/initialize_audio/initA_reg[0]_0
    SLICE_X160Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.698     1.698    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.800ns  (logic 1.212ns (17.820%)  route 5.588ns (82.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          3.758     4.820    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.150     4.970 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=222, routed)         1.830     6.800    datapath/Audio_Codec/initialize_audio/initA_reg[0]_0
    SLICE_X160Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.698     1.698    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.796ns  (logic 1.212ns (17.832%)  route 5.584ns (82.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          3.758     4.820    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.150     4.970 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=222, routed)         1.826     6.796    datapath/Audio_Codec/initialize_audio/initA_reg[0]_0
    SLICE_X161Y123       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.698     1.698    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y123       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.506ns  (logic 1.212ns (18.626%)  route 5.294ns (81.374%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=60, routed)          3.758     4.820    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X148Y125       LUT1 (Prop_lut1_I0_O)        0.150     4.970 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=222, routed)         1.536     6.506    datapath/Audio_Codec/initialize_audio/initA_reg[0]_0
    SLICE_X157Y122       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.697     1.697    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y122       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.246ns (41.963%)  route 0.340ns (58.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.340     0.585    datapath/Audio_Codec/initialize_audio/twi_controller/sda_IBUF
    SLICE_X162Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.912     0.912    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/C

Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.263ns (44.130%)  route 0.332ns (55.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    scl_IOBUF_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.332     0.595    datapath/Audio_Codec/initialize_audio/twi_controller/scl_IBUF
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.912     0.912    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.186ns (16.421%)  route 0.946ns (83.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=60, routed)          0.946     1.132    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X161Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.908     0.908    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.186ns (16.421%)  route 0.946ns (83.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=60, routed)          0.946     1.132    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X161Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.908     0.908    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.186ns (15.953%)  route 0.979ns (84.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=60, routed)          0.979     1.165    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X161Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.186ns (15.953%)  route 0.979ns (84.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=60, routed)          0.979     1.165    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X161Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.186ns (15.953%)  route 0.979ns (84.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=60, routed)          0.979     1.165    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X161Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.186ns (15.953%)  route 0.979ns (84.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=60, routed)          0.979     1.165    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X160Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/msg_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.186ns (15.953%)  route 0.979ns (84.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=60, routed)          0.979     1.165    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X160Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/msg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/msg_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/stb_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.186ns (15.046%)  route 1.050ns (84.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=60, routed)          1.050     1.236    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X160Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/stb_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911     0.911    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/stb_reg/C





