# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lavadora_Clock.srcs/sources_1/new/Clock_Divider.vhd" \
"../../../../Lavadora_Clock.srcs/sim_1/new/Clock_Divider_tb.vhd" \

# Do not sort compile order
nosort
