Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: CPU_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU_top"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : CPU_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/data_mem.v" in library work
Compiling verilog file "sign_extend.v" in library work
Module <data_mem> compiled
Compiling verilog file "regfile.v" in library work
Module <sign_extend> compiled
Compiling verilog file "ipcore_dir/mem_ins.v" in library work
Module <regfile> compiled
Compiling verilog file "control_unit.v" in library work
Module <mem_ins> compiled
Compiling verilog file "alu.v" in library work
Module <control_unit> compiled
Compiling verilog file "pipepc.v" in library work
Module <alu> compiled
Compiling verilog file "pipemwreg.v" in library work
Module <pipepc> compiled
Compiling verilog file "pipeir.v" in library work
Module <pipemwreg> compiled
Compiling verilog file "pipeif.v" in library work
Module <pipeir> compiled
Compiling verilog file "pipeid.v" in library work
Module <pipeif> compiled
Compiling verilog file "pipeexe.v" in library work
Module <pipeid> compiled
Compiling verilog file "pipeemreg.v" in library work
Module <pipeexe> compiled
Compiling verilog file "pipedereg.v" in library work
Module <pipeemreg> compiled
Compiling verilog file "pbdebounce.v" in library work
Module <pipedereg> compiled
Module <pbdebounce> compiled
Compiling verilog file "mux2x32.v" in library work
Module <timer_1ms> compiled
Compiling verilog file "mem_stage.v" in library work
Module <mux2x32> compiled
Compiling verilog file "display.v" in library work
Module <pipemem> compiled
Compiling verilog file "cpu_top.v" in library work
Module <display> compiled
Module <CPU_top> compiled
No errors in compilation
Analysis of file <"CPU_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <CPU_top> in library <work>.

Analyzing hierarchy for module <pbdebounce> in library <work>.

Analyzing hierarchy for module <pipepc> in library <work>.

Analyzing hierarchy for module <pipeif> in library <work>.

Analyzing hierarchy for module <pipeir> in library <work>.

Analyzing hierarchy for module <pipeid> in library <work>.

Analyzing hierarchy for module <pipedereg> in library <work>.

Analyzing hierarchy for module <pipeexe> in library <work>.

Analyzing hierarchy for module <pipeemreg> in library <work>.

Analyzing hierarchy for module <pipemem> in library <work>.

Analyzing hierarchy for module <pipemwreg> in library <work>.

Analyzing hierarchy for module <mux2x32> in library <work>.

Analyzing hierarchy for module <display> in library <work>.

Analyzing hierarchy for module <timer_1ms> in library <work>.

Analyzing hierarchy for module <regfile> in library <work>.

Analyzing hierarchy for module <sign_extend> in library <work>.

Analyzing hierarchy for module <control_unit> in library <work>.

Analyzing hierarchy for module <alu> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <CPU_top>.
Module <CPU_top> is correct for synthesis.
 
Analyzing module <pbdebounce> in library <work>.
Module <pbdebounce> is correct for synthesis.
 
Analyzing module <timer_1ms> in library <work>.
Module <timer_1ms> is correct for synthesis.
 
Analyzing module <pipepc> in library <work>.
Module <pipepc> is correct for synthesis.
 
Analyzing module <pipeif> in library <work>.
Module <pipeif> is correct for synthesis.
 
Analyzing module <pipeir> in library <work>.
Module <pipeir> is correct for synthesis.
 
Analyzing module <pipeid> in library <work>.
Module <pipeid> is correct for synthesis.
 
Analyzing module <regfile> in library <work>.
Module <regfile> is correct for synthesis.
 
Analyzing module <sign_extend> in library <work>.
Module <sign_extend> is correct for synthesis.
 
Analyzing module <control_unit> in library <work>.
Module <control_unit> is correct for synthesis.
 
Analyzing module <pipedereg> in library <work>.
Module <pipedereg> is correct for synthesis.
 
Analyzing module <pipeexe> in library <work>.
Module <pipeexe> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
Module <alu> is correct for synthesis.
 
Analyzing module <pipeemreg> in library <work>.
Module <pipeemreg> is correct for synthesis.
 
Analyzing module <pipemem> in library <work>.
Module <pipemem> is correct for synthesis.
 
Analyzing module <pipemwreg> in library <work>.
Module <pipemwreg> is correct for synthesis.
 
Analyzing module <mux2x32> in library <work>.
Module <mux2x32> is correct for synthesis.
 
Analyzing module <display> in library <work>.
Module <display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <regfile> has a constant value of 100000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <pipepc>.
    Related source file is "pipepc.v".
    Found 8-bit register for signal <o_pc>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pipepc> synthesized.


Synthesizing Unit <pipeir>.
    Related source file is "pipeir.v".
    Found 32-bit register for signal <o_ins>.
    Found 8-bit register for signal <o_pc>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <pipeir> synthesized.


Synthesizing Unit <pipedereg>.
    Related source file is "pipedereg.v".
    Found 5-bit register for signal <o_rn>.
    Found 1-bit register for signal <o_jal>.
    Found 32-bit register for signal <o_a>.
    Found 32-bit register for signal <o_b>.
    Found 1-bit register for signal <o_shift>.
    Found 1-bit register for signal <o_aluimm>.
    Found 32-bit register for signal <o_imm>.
    Found 4-bit register for signal <o_aluc>.
    Found 1-bit register for signal <o_wmem>.
    Found 1-bit register for signal <o_m2reg>.
    Found 8-bit register for signal <o_pc4>.
    Found 1-bit register for signal <o_wreg>.
    Found 5-bit register for signal <o_sa>.
    Summary:
	inferred 124 D-type flip-flop(s).
Unit <pipedereg> synthesized.


Synthesizing Unit <pipeemreg>.
    Related source file is "pipeemreg.v".
    Found 5-bit register for signal <o_rn>.
    Found 32-bit register for signal <o_b>.
    Found 32-bit register for signal <o_alu>.
    Found 1-bit register for signal <o_wmem>.
    Found 1-bit register for signal <o_m2reg>.
    Found 1-bit register for signal <o_wreg>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <pipeemreg> synthesized.


Synthesizing Unit <pipemwreg>.
    Related source file is "pipemwreg.v".
    Found 5-bit register for signal <o_rn>.
    Found 32-bit register for signal <o_alu>.
    Found 1-bit register for signal <o_m2reg>.
    Found 32-bit register for signal <o_mo>.
    Found 1-bit register for signal <o_wreg>.
    Summary:
	inferred  71 D-type flip-flop(s).
Unit <pipemwreg> synthesized.


Synthesizing Unit <mux2x32>.
    Related source file is "mux2x32.v".
Unit <mux2x32> synthesized.


Synthesizing Unit <display>.
    Related source file is "display.v".
    Found 16x8-bit ROM for signal <segment$mux0000> created at line 48.
    Found 4-bit register for signal <node>.
    Found 8-bit register for signal <segment>.
    Found 4-bit register for signal <code>.
    Found 4-bit 4-to-1 multiplexer for signal <code$mux0000> created at line 29.
    Found 16-bit up counter for signal <count>.
    Found 1-of-4 decoder for signal <node$mux0000> created at line 29.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <display> synthesized.


Synthesizing Unit <timer_1ms>.
    Related source file is "pbdebounce.v".
    Found 1-bit register for signal <clk_1ms>.
    Found 16-bit up counter for signal <cnt>.
    Found 16-bit comparator greatequal for signal <cnt$cmp_ge0000> created at line 48.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <timer_1ms> synthesized.


Synthesizing Unit <regfile>.
    Related source file is "regfile.v".
    Found 32-bit 32-to-1 multiplexer for signal <Adat>.
    Found 32-bit 32-to-1 multiplexer for signal <Bdat>.
    Found 32-bit 32-to-1 multiplexer for signal <TESTdat>.
    Found 1024-bit register for signal <regfile>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <regfile>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  96 Multiplexer(s).
Unit <regfile> synthesized.


Synthesizing Unit <sign_extend>.
    Related source file is "sign_extend.v".
Unit <sign_extend> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is "control_unit.v".
    Found 5-bit comparator equal for signal <fwda$cmp_eq0000> created at line 66.
    Found 5-bit comparator equal for signal <fwdb$cmp_eq0000> created at line 67.
    Found 5-bit comparator equal for signal <wpcir$cmp_eq0000> created at line 57.
    Found 5-bit comparator equal for signal <wpcir$cmp_eq0001> created at line 57.
    Summary:
	inferred   4 Comparator(s).
Unit <control_unit> synthesized.


Synthesizing Unit <alu>.
    Related source file is "alu.v".
WARNING:Xst:1780 - Signal <co2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <co1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 16-to-1 multiplexer for signal <result>.
    Found 32-bit adder for signal <addresult>.
    Found 32-bit shifter logical left for signal <result$shift0003> created at line 47.
    Found 32-bit shifter logical right for signal <result$shift0004> created at line 48.
    Found 32-bit shifter arithmetic right for signal <result$shift0005> created at line 49.
    Found 32-bit xor2 for signal <result$xor0000> created at line 39.
    Found 32-bit subtractor for signal <subresult>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <alu> synthesized.


Synthesizing Unit <pbdebounce>.
    Related source file is "pbdebounce.v".
WARNING:Xst:646 - Signal <pbshift<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <pbreg>.
    Found 7-bit register for signal <pbshift<6:0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pbdebounce> synthesized.


Synthesizing Unit <pipeif>.
    Related source file is "pipeif.v".
WARNING:Xst:647 - Input <da<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit adder for signal <pc4>.
    Found 8-bit 4-to-1 multiplexer for signal <npc>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
Unit <pipeif> synthesized.


Synthesizing Unit <pipeid>.
    Related source file is "pipeid.v".
WARNING:Xst:647 - Input <dpc4<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <bpcadd1<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 4-to-1 multiplexer for signal <da>.
    Found 32-bit 4-to-1 multiplexer for signal <db>.
    Found 8-bit adder for signal <bpc>.
    Found 32-bit comparator equal for signal <rsrtequ$cmp_eq0000> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <pipeid> synthesized.


Synthesizing Unit <pipeexe>.
    Related source file is "pipeexe.v".
    Found 32-bit adder for signal <ealu$addsub0000> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <pipeexe> synthesized.


Synthesizing Unit <pipemem>.
    Related source file is "mem_stage.v".
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <malu<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <malu<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pipemem> synthesized.


Synthesizing Unit <CPU_top>.
    Related source file is "cpu_top.v".
    Found 16-bit up counter for signal <count>.
    Found 16-bit 4-to-1 multiplexer for signal <digit>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 Multiplexer(s).
Unit <CPU_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 8-bit adder                                           : 2
# Counters                                             : 4
 16-bit up counter                                     : 4
# Registers                                            : 80
 1-bit register                                        : 29
 32-bit register                                       : 40
 4-bit register                                        : 3
 5-bit register                                        : 4
 8-bit register                                        : 4
# Comparators                                          : 7
 16-bit comparator greatequal                          : 2
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 4
# Multiplexers                                         : 9
 16-bit 4-to-1 multiplexer                             : 1
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/mem_ins.ngc>.
Reading core <ipcore_dir/data_mem.ngc>.
Loading core <mem_ins> for timing and area information for instance <mem>.
Loading core <data_mem> for timing and area information for instance <dmem>.

Synthesizing (advanced) Unit <display>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_segment_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 8-bit adder                                           : 2
# Counters                                             : 4
 16-bit up counter                                     : 4
# Registers                                            : 1373
 Flip-Flops                                            : 1373
# Comparators                                          : 7
 16-bit comparator greatequal                          : 2
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 4
# Multiplexers                                         : 9
 16-bit 4-to-1 multiplexer                             : 1
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <segment_7> (without init value) has a constant value of 1 in block <display>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram in unit U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram of type RAMB16_S36_S36 has been replaced by RAMB16
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: result_shift0002<31>.

Optimizing unit <CPU_top> ...

Optimizing unit <pipepc> ...

Optimizing unit <pipeir> ...

Optimizing unit <pipedereg> ...

Optimizing unit <pipeemreg> ...

Optimizing unit <pipemwreg> ...

Optimizing unit <display> ...

Optimizing unit <regfile> ...

Optimizing unit <control_unit> ...

Optimizing unit <alu> ...

Optimizing unit <pbdebounce> ...

Optimizing unit <pipeid> ...

Optimizing unit <pipeexe> ...

Mapping all equations...
WARNING:Xst:2170 - Unit CPU_top : the following signal(s) form a combinatorial loop: exe_stage/alu/N12.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <de_reg/o_sa_1> in Unit <CPU_top> is equivalent to the following FF/Latch, which will be removed : <de_reg/o_imm_7> 
INFO:Xst:2261 - The FF/Latch <de_reg/o_sa_0> in Unit <CPU_top> is equivalent to the following FF/Latch, which will be removed : <de_reg/o_imm_6> 
INFO:Xst:2261 - The FF/Latch <de_reg/o_sa_3> in Unit <CPU_top> is equivalent to the following FF/Latch, which will be removed : <de_reg/o_imm_9> 
INFO:Xst:2261 - The FF/Latch <de_reg/o_imm_31> in Unit <CPU_top> is equivalent to the following 15 FFs/Latches, which will be removed : <de_reg/o_imm_30> <de_reg/o_imm_29> <de_reg/o_imm_28> <de_reg/o_imm_27> <de_reg/o_imm_26> <de_reg/o_imm_25> <de_reg/o_imm_24> <de_reg/o_imm_23> <de_reg/o_imm_22> <de_reg/o_imm_21> <de_reg/o_imm_20> <de_reg/o_imm_19> <de_reg/o_imm_18> <de_reg/o_imm_17> <de_reg/o_imm_16> 
INFO:Xst:2261 - The FF/Latch <de_reg/o_sa_4> in Unit <CPU_top> is equivalent to the following FF/Latch, which will be removed : <de_reg/o_imm_10> 
INFO:Xst:2261 - The FF/Latch <de_reg/o_sa_2> in Unit <CPU_top> is equivalent to the following FF/Latch, which will be removed : <de_reg/o_imm_8> 
Found area constraint ratio of 100 (+ 5) on block CPU_top, actual ratio is 110.
Optimizing block <CPU_top> to meet ratio 100 (+ 5) of 1920 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <CPU_top>, final ratio is 110.
FlipFlop de_reg/o_aluimm has been replicated 1 time(s)
FlipFlop de_reg/o_imm_31 has been replicated 1 time(s)
FlipFlop inst_reg/o_ins_16 has been replicated 1 time(s)
FlipFlop inst_reg/o_ins_21 has been replicated 1 time(s)
FlipFlop p1/pbreg has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1422
 Flip-Flops                                            : 1422

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU_top.ngr
Top Level Output File Name         : CPU_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 4987
#      BUF                         : 1
#      GND                         : 5
#      INV                         : 18
#      LUT1                        : 64
#      LUT2                        : 88
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 2043
#      LUT3_D                      : 80
#      LUT3_L                      : 20
#      LUT4                        : 577
#      LUT4_D                      : 15
#      LUT4_L                      : 38
#      MUXCY                       : 166
#      MUXF5                       : 1020
#      MUXF6                       : 425
#      MUXF7                       : 192
#      MUXF8                       : 96
#      VCC                         : 3
#      XORCY                       : 134
# FlipFlops/Latches                : 1422
#      FD                          : 58
#      FDE                         : 2
#      FDR                         : 277
#      FDRE                        : 1074
#      FDRS                        : 4
#      FDS                         : 7
# RAMS                             : 1
#      RAMB16                      : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 9
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     2131  out of   1920   110% (*) 
 Number of Slice Flip Flops:           1422  out of   3840    37%  
 Number of 4 input LUTs:               2945  out of   3840    76%  
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    173    16%  
 Number of BRAMs:                         1  out of     12     8%  
 Number of GCLKs:                         2  out of      8    25%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 66    |
p0/pbreg1                          | BUFG                   | 1339  |
p1/m0/clk_1ms                      | NONE(p1/pbshift_6)     | 10    |
p0/m0/clk_1ms                      | NONE(p0/pbshift_6)     | 8     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 25.946ns (Maximum Frequency: 38.542MHz)
   Minimum input arrival time before clock: 13.943ns
   Maximum output required time after clock: 7.601ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'p0/pbreg1'
  Clock period: 25.946ns (frequency: 38.542MHz)
  Total number of paths / destination ports: 1565239 / 2383
-------------------------------------------------------------------------
Delay:               12.973ns (Levels of Logic = 27)
  Source:            id_stage/regid/regfile_0_1 (FF)
  Destination:       prog_cnt/o_pc_7 (FF)
  Source Clock:      p0/pbreg1 falling
  Destination Clock: p0/pbreg1 rising

  Data Path: id_stage/regid/regfile_0_1 to prog_cnt/o_pc_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.720   1.102  id_stage/regid/regfile_0_1 (id_stage/regid/regfile_0_1)
     LUT3:I1->O            1   0.551   0.000  id_stage/regid/Mmux_Bdat_1011 (id_stage/regid/Mmux_Bdat_1011)
     MUXF5:I0->O           1   0.360   0.000  id_stage/regid/Mmux_Bdat_8_f5_10 (id_stage/regid/Mmux_Bdat_8_f511)
     MUXF6:I0->O           1   0.342   0.000  id_stage/regid/Mmux_Bdat_6_f6_10 (id_stage/regid/Mmux_Bdat_6_f611)
     MUXF7:I0->O           1   0.342   0.000  id_stage/regid/Mmux_Bdat_4_f7_10 (id_stage/regid/Mmux_Bdat_4_f711)
     MUXF8:I0->O           1   0.342   0.996  id_stage/regid/Mmux_Bdat_2_f8_10 (id_stage/q2<1>)
     LUT3:I1->O            1   0.551   0.000  id_stage/Mmux_db_411 (id_stage/Mmux_db_411)
     MUXF5:I0->O           2   0.360   1.216  id_stage/Mmux_db_2_f5_10 (db<1>)
     LUT4:I0->O            1   0.551   0.000  id_stage/Mcompar_rsrtequ_cmp_eq0000_lut<0> (id_stage/Mcompar_rsrtequ_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<0> (id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<1> (id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<2> (id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<3> (id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<4> (id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<5> (id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<6> (id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<7> (id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<8> (id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<9> (id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<10> (id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<11> (id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<12> (id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<13> (id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<14> (id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<14>)
     MUXCY:CI->O           1   0.303   0.801  id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<15> (id_stage/Mcompar_rsrtequ_cmp_eq0000_cy<15>)
     MUXF5:S->O           16   0.621   1.305  id_stage/ctr/pcsource_0_or0000 (pcsource<0>)
     LUT3:I2->O            1   0.551   0.000  if_stage/Mmux_npc_37 (if_stage/Mmux_npc_37)
     MUXF5:I1->O           1   0.360   0.000  if_stage/Mmux_npc_2_f5_6 (npc<7>)
     FDRE:D                    0.203          prog_cnt/o_pc_7
    ----------------------------------------
    Total                     12.973ns (7.553ns logic, 5.420ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.023ns (frequency: 166.030MHz)
  Total number of paths / destination ports: 900 / 102
-------------------------------------------------------------------------
Delay:               6.023ns (Levels of Logic = 9)
  Source:            p1/m0/cnt_3 (FF)
  Destination:       p1/m0/cnt_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: p1/m0/cnt_3 to p1/m0/cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  p1/m0/cnt_3 (p1/m0/cnt_3)
     LUT1:I0->O            1   0.551   0.000  p1/m0/Mcompar_cnt_cmp_ge0000_cy<0>_rt (p1/m0/Mcompar_cnt_cmp_ge0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  p1/m0/Mcompar_cnt_cmp_ge0000_cy<0> (p1/m0/Mcompar_cnt_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  p1/m0/Mcompar_cnt_cmp_ge0000_cy<1> (p1/m0/Mcompar_cnt_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  p1/m0/Mcompar_cnt_cmp_ge0000_cy<2> (p1/m0/Mcompar_cnt_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  p1/m0/Mcompar_cnt_cmp_ge0000_cy<3> (p1/m0/Mcompar_cnt_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  p1/m0/Mcompar_cnt_cmp_ge0000_cy<4> (p1/m0/Mcompar_cnt_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  p1/m0/Mcompar_cnt_cmp_ge0000_cy<5> (p1/m0/Mcompar_cnt_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  p1/m0/Mcompar_cnt_cmp_ge0000_cy<6> (p1/m0/Mcompar_cnt_cmp_ge0000_cy<6>)
     MUXCY:CI->O          17   0.281   1.345  p1/m0/Mcompar_cnt_cmp_ge0000_cy<7> (p1/m0/cnt_cmp_ge0000)
     FDR:R                     1.026          p1/m0/cnt_0
    ----------------------------------------
    Total                      6.023ns (3.462ns logic, 2.561ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p1/m0/clk_1ms'
  Clock period: 6.141ns (frequency: 162.840MHz)
  Total number of paths / destination ports: 51 / 12
-------------------------------------------------------------------------
Delay:               6.141ns (Levels of Logic = 2)
  Source:            p1/pbshift_2 (FF)
  Destination:       p1/pbreg (FF)
  Source Clock:      p1/m0/clk_1ms rising
  Destination Clock: p1/m0/clk_1ms rising

  Data Path: p1/pbshift_2 to p1/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.720   1.246  p1/pbshift_2 (p1/pbshift_2)
     LUT4:I0->O            1   0.551   1.140  p1/pbreg_mux000029 (p1/pbreg_mux000029)
     LUT2:I0->O            3   0.551   0.907  p1/pbreg_mux000035 (p1/pbreg_mux000035)
     FDS:S                     1.026          p1/pbreg
    ----------------------------------------
    Total                      6.141ns (2.848ns logic, 3.293ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p0/m0/clk_1ms'
  Clock period: 6.035ns (frequency: 165.700MHz)
  Total number of paths / destination ports: 21 / 8
-------------------------------------------------------------------------
Delay:               6.035ns (Levels of Logic = 2)
  Source:            p0/pbshift_2 (FF)
  Destination:       p0/pbreg (FF)
  Source Clock:      p0/m0/clk_1ms rising
  Destination Clock: p0/m0/clk_1ms rising

  Data Path: p0/pbshift_2 to p0/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.720   1.246  p0/pbshift_2 (p0/pbshift_2)
     LUT4:I0->O            1   0.551   1.140  p0/pbreg_mux000029 (p0/pbreg_mux000029)
     LUT2:I0->O            1   0.551   0.801  p0/pbreg_mux000035 (p0/pbreg_mux000035)
     FDS:S                     1.026          p0/pbreg
    ----------------------------------------
    Total                      6.035ns (2.848ns logic, 3.187ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1040 / 4
-------------------------------------------------------------------------
Offset:              13.943ns (Levels of Logic = 11)
  Source:            regselect<0> (PAD)
  Destination:       dp/code_3 (FF)
  Destination Clock: clk rising

  Data Path: regselect<0> to dp/code_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   0.821   3.136  regselect_0_IBUF (regselect_0_IBUF)
     BUF:I->O            257   0.551   3.481  regselect_0_IBUF_1 (regselect_0_IBUF_1)
     LUT3:I0->O            1   0.551   0.000  id_stage/regid/Mmux_TESTdat_991 (id_stage/regid/Mmux_TESTdat_991)
     MUXF5:I1->O           1   0.360   0.000  id_stage/regid/Mmux_TESTdat_8_f5_21 (id_stage/regid/Mmux_TESTdat_8_f522)
     MUXF6:I0->O           1   0.342   0.000  id_stage/regid/Mmux_TESTdat_6_f6_21 (id_stage/regid/Mmux_TESTdat_6_f622)
     MUXF7:I0->O           1   0.342   0.000  id_stage/regid/Mmux_TESTdat_4_f7_21 (id_stage/regid/Mmux_TESTdat_4_f722)
     MUXF8:I0->O           1   0.342   0.996  id_stage/regid/Mmux_TESTdat_2_f8_21 (dpdata<2>)
     LUT3:I1->O            1   0.551   0.000  Mmux_digit_42 (Mmux_digit_42)
     MUXF5:I0->O           1   0.360   0.996  Mmux_digit_2_f5_1 (digit<2>)
     LUT3:I1->O            1   0.551   0.000  dp/Mmux_code_mux0000_42 (dp/Mmux_code_mux0000_42)
     MUXF5:I0->O           1   0.360   0.000  dp/Mmux_code_mux0000_2_f5_1 (dp/code_mux0000<2>)
     FD:D                      0.203          dp/code_2
    ----------------------------------------
    Total                     13.943ns (5.334ns logic, 8.609ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p1/m0/clk_1ms'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              5.929ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       p1/pbreg (FF)
  Destination Clock: p1/m0/clk_1ms rising

  Data Path: rst to p1/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.933  rst_IBUF (rst_IBUF)
     LUT4:I3->O            1   0.551   1.140  p1/pbreg_mux000029 (p1/pbreg_mux000029)
     LUT2:I0->O            3   0.551   0.907  p1/pbreg_mux000035 (p1/pbreg_mux000035)
     FDS:S                     1.026          p1/pbreg
    ----------------------------------------
    Total                      5.929ns (2.949ns logic, 2.980ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p0/m0/clk_1ms'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.823ns (Levels of Logic = 3)
  Source:            stp (PAD)
  Destination:       p0/pbreg (FF)
  Destination Clock: p0/m0/clk_1ms rising

  Data Path: stp to p0/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.933  stp_IBUF (stp_IBUF)
     LUT4:I3->O            1   0.551   1.140  p0/pbreg_mux000029 (p0/pbreg_mux000029)
     LUT2:I0->O            1   0.551   0.801  p0/pbreg_mux000035 (p0/pbreg_mux000035)
     FDS:S                     1.026          p0/pbreg
    ----------------------------------------
    Total                      5.823ns (2.949ns logic, 2.874ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'p0/m0/clk_1ms'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.271ns (Levels of Logic = 1)
  Source:            p0/pbreg (FF)
  Destination:       exec (PAD)
  Source Clock:      p0/m0/clk_1ms rising

  Data Path: p0/pbreg to exec
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.720   0.907  p0/pbreg (p0/pbreg1)
     OBUF:I->O                 5.644          exec_OBUF (exec)
    ----------------------------------------
    Total                      7.271ns (6.364ns logic, 0.907ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'p0/pbreg1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              7.601ns (Levels of Logic = 1)
  Source:            inst_reg/o_ins_29 (FF)
  Destination:       initype<3> (PAD)
  Source Clock:      p0/pbreg1 rising

  Data Path: inst_reg/o_ins_29 to initype<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            16   0.720   1.237  inst_reg/o_ins_29 (inst_reg/o_ins_29)
     OBUF:I->O                 5.644          initype_3_OBUF (initype<3>)
    ----------------------------------------
    Total                      7.601ns (6.364ns logic, 1.237ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            dp/node_3 (FF)
  Destination:       node<3> (PAD)
  Source Clock:      clk rising

  Data Path: dp/node_3 to node<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.720   0.801  dp/node_3 (dp/node_3)
     OBUF:I->O                 5.644          node_3_OBUF (node<3>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.22 secs
 
--> 

Total memory usage is 217840 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :   11 (   0 filtered)

