--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml master_control.twx master_control.ncd -o
master_control.twr master_control.pcf

Design file:              master_control.ncd
Physical constraint file: master_control.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RW          |    4.231(R)|    0.277(R)|clk_IBUF          |   0.000|
arb_control |    5.408(R)|    1.150(R)|clk_IBUF          |   0.000|
reset       |    5.910(R)|    1.094(R)|clk_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
LED_ADDR<0>  |    8.119(R)|clk_IBUF          |   0.000|
LED_ADDR<1>  |    7.701(R)|clk_IBUF          |   0.000|
LED_ADDR<2>  |    7.640(R)|clk_IBUF          |   0.000|
LED_ADDR<3>  |    7.984(R)|clk_IBUF          |   0.000|
LED_ADDR<4>  |    7.611(R)|clk_IBUF          |   0.000|
LED_ADDR<5>  |    8.180(R)|clk_IBUF          |   0.000|
LED_ADDR<6>  |    7.943(R)|clk_IBUF          |   0.000|
SEVEN_ADDR<0>|    8.119(R)|clk_IBUF          |   0.000|
SEVEN_ADDR<1>|    7.671(R)|clk_IBUF          |   0.000|
SEVEN_ADDR<2>|    8.198(R)|clk_IBUF          |   0.000|
SEVEN_ADDR<3>|    8.515(R)|clk_IBUF          |   0.000|
SEVEN_ADDR<4>|    7.889(R)|clk_IBUF          |   0.000|
SEVEN_ADDR<5>|    7.650(R)|clk_IBUF          |   0.000|
SEVEN_ADDR<6>|    7.943(R)|clk_IBUF          |   0.000|
SEVEN_DATA<0>|    7.368(R)|clk_IBUF          |   0.000|
SEVEN_DATA<1>|    7.826(R)|clk_IBUF          |   0.000|
SEVEN_DATA<2>|    7.359(R)|clk_IBUF          |   0.000|
SEVEN_DATA<3>|    7.299(R)|clk_IBUF          |   0.000|
SEVEN_DATA<4>|    7.562(R)|clk_IBUF          |   0.000|
SEVEN_DATA<5>|    7.298(R)|clk_IBUF          |   0.000|
SEVEN_DATA<6>|    7.631(R)|clk_IBUF          |   0.000|
SEVEN_DATA<7>|    8.099(R)|clk_IBUF          |   0.000|
i2c_scl      |    8.457(R)|clk_IBUF          |   0.000|
i2c_sda      |    7.582(R)|clk_IBUF          |   0.000|
m1_i2c_scl   |    8.415(R)|clk_IBUF          |   0.000|
m1_i2c_sda   |    7.620(R)|clk_IBUF          |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.251|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |i2c_scl        |    8.364|
clk            |m1_i2c_scl     |    8.157|
---------------+---------------+---------+


Analysis completed Fri Apr 14 14:16:09 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



