pr_debug	,	F_17
ipu_irq_ack	,	F_12
ENOMEM	,	V_23
irq_set_handler	,	F_31
irq_set_chained_handler	,	F_35
ipu_irq_detach_irq	,	F_36
map_lock	,	V_24
source	,	V_10
"IPU: mapped source %u to IRQ %u\n"	,	L_3
ipu_write_reg	,	F_3
irq_set_chip_data	,	F_30
lock_flags	,	V_16
raw_spin_unlock_irqrestore	,	F_9
ipu_irq_attach_irq	,	F_28
bank	,	V_15
dev	,	V_34
u32	,	T_1
reg	,	V_2
irq_desc	,	V_29
irq_get_chip_data	,	F_14
ret	,	V_22
ipu_irq_fn	,	F_26
irq_bank	,	V_27
"IPU: Interrupt on unmapped source %u bank %d\n"	,	L_6
ipu	,	V_1
IPU_IRQ_NR_FN_BANKS	,	V_31
ffs	,	F_24
CONFIG_ARM	,	F_32
IPU_IRQ_NR_BANKS	,	V_32
IRQF_PROBE	,	V_42
raw_spin_lock_irqsave	,	F_8
"IPU: %s(%u) - unmapped!\n"	,	L_1
__func__	,	V_18
"IPU: couldn't map source %u: %d\n"	,	L_4
ipu_platform_data	,	V_35
pr_err	,	F_10
generic_handle_irq	,	F_25
reg_ipu	,	V_3
bank_lock	,	V_17
raw_spin_lock	,	F_22
irq_data	,	V_11
status	,	V_21
desc	,	V_30
ipu_irq_unmask	,	F_6
pdata	,	V_36
ipu_irq_chip	,	V_39
handle_level_irq	,	V_40
src2map	,	F_5
ipu_irq_status	,	F_13
ipu_irq_unmap	,	F_19
irq_get_handler_data	,	F_21
out	,	V_26
ipu_irq_mask	,	F_11
mutex_unlock	,	F_18
raw_spin_unlock	,	F_23
__raw_writel	,	F_4
ipu_irq_map	,	V_5
irq_data_get_irq_chip_data	,	F_7
EBUSY	,	V_25
irq_err	,	V_44
irq_base	,	V_38
might_sleep	,	F_15
irq_fn	,	V_43
"IPU: unmapped source %u from IRQ %u\n"	,	L_5
ipu_irq_bank	,	V_14
ipu_irq_err	,	F_20
irq_set_chip	,	F_29
IRQF_VALID	,	V_41
__raw_readl	,	F_2
value	,	V_4
map	,	V_13
irq_map	,	V_9
d	,	V_12
src	,	V_6
CONFIG_MX3_IPU_IRQS	,	V_8
i	,	V_7
uint32_t	,	T_2
irq	,	V_19
control	,	V_20
set_irq_flags	,	F_33
ipu_read_reg	,	F_1
EINVAL	,	V_28
mutex_lock	,	F_16
__init	,	T_3
irq_set_handler_data	,	F_34
platform_data	,	V_37
platform_device	,	V_33
"IPU: Source %u already mapped to IRQ %u\n"	,	L_2
irq_desc_get_handler_data	,	F_27
