$date
	Thu Mar 23 10:47:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Full_Adder_Testbench $end
$var wire 1 ! Sum $end
$var wire 1 " Carry_out $end
$var parameter 32 # time_limit $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & Carry_in $end
$var reg 1 ' clk $end
$scope module FA1 $end
$var wire 1 $ A $end
$var wire 1 ( ABandC $end
$var wire 1 ) AandB $end
$var wire 1 * AxorB $end
$var wire 1 % B $end
$var wire 1 & Carry_in $end
$var wire 1 " Carry_out $end
$var wire 1 ! Sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1100100 #
$end
#0
$dumpvars
x*
x)
x(
0'
0&
0%
0$
x"
x!
$end
#13
0*
#14
0(
0)
#23
0"
#26
0!
#100
1$
#113
1*
#126
1!
#400
1%
#413
0*
#414
1)
#423
1"
#426
0!
#1400
0%
0$
#1414
0)
#1423
0"
#2400
$dumpoff
x*
x)
x(
x'
x&
x%
x$
x"
x!
$end
