<html><head><title>Icestorm: LDRSB (post-index, 64-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LDRSB (post-index, 64-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ldrsb x0, [x6], #8</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 2.000</p><p>Issues: 2.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>2005</td><td>1227</td><td>2040</td><td>1021</td><td>1019</td><td>1042</td><td>1000</td><td>20954</td><td>17645</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1079</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>20845</td><td>18034</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1083</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>20945</td><td>17627</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1084</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21133</td><td>17700</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1108</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>20927</td><td>17880</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1122</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21298</td><td>17890</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1084</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>20276</td><td>18572</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1068</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21222</td><td>17828</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1067</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21053</td><td>17609</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1067</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>20779</td><td>18015</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->2 (with chain penalty)</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldrsb x0, [x6], #8
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0119</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>50209</td><td>71246</td><td>50159</td><td>40154</td><td>10005</td><td>40247</td><td>10002</td><td>1850506</td><td>534722</td><td>50108</td><td>40211</td><td>10003</td><td>70221</td><td>10004</td><td>40004</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70117</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850658</td><td>534840</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40004</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70117</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850658</td><td>534840</td><td>50109</td><td>40212</td><td>10004</td><td>70289</td><td>10013</td><td>40015</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70117</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850658</td><td>534840</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40004</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70117</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850658</td><td>534840</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40004</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70117</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850604</td><td>534824</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40004</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70117</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850658</td><td>534840</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40004</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70117</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850658</td><td>534840</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40004</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70117</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850658</td><td>534840</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40004</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70117</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850604</td><td>534824</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40004</td><td>10000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0147</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>50029</td><td>71218</td><td>50070</td><td>40065</td><td>10005</td><td>40156</td><td>10003</td><td>1850748</td><td>535202</td><td>50019</td><td>40032</td><td>10004</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70119</td><td>50014</td><td>40014</td><td>10000</td><td>40010</td><td>10000</td><td>1850606</td><td>535137</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70113</td><td>50014</td><td>40014</td><td>10000</td><td>40010</td><td>10000</td><td>1850552</td><td>535121</td><td>50010</td><td>40020</td><td>10000</td><td>70112</td><td>10014</td><td>40015</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70115</td><td>50014</td><td>40014</td><td>10000</td><td>40010</td><td>10000</td><td>1850606</td><td>535137</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70113</td><td>50014</td><td>40014</td><td>10000</td><td>40010</td><td>10000</td><td>1850606</td><td>535137</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70113</td><td>50014</td><td>40014</td><td>10000</td><td>40010</td><td>10000</td><td>1850606</td><td>535137</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70113</td><td>50014</td><td>40014</td><td>10000</td><td>40010</td><td>10000</td><td>1850606</td><td>535137</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70113</td><td>50014</td><td>40014</td><td>10000</td><td>40010</td><td>10000</td><td>1850606</td><td>535137</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr><tr><td>50025</td><td>70268</td><td>50027</td><td>40025</td><td>10002</td><td>40049</td><td>10000</td><td>1851038</td><td>535274</td><td>50010</td><td>40020</td><td>10000</td><td>70109</td><td>10013</td><td>40016</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70137</td><td>50014</td><td>40014</td><td>10000</td><td>40010</td><td>10000</td><td>1851497</td><td>535416</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ldrsb x0, [x6], #8
  ldrsb x0, [x7], #8
  ldrsb x0, [x8], #8
  ldrsb x0, [x9], #8
  ldrsb x0, [x10], #8
  ldrsb x0, [x11], #8
  ldrsb x0, [x12], #8
  ldrsb x0, [x13], #8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5404</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>160209</td><td>44197</td><td>160416</td><td>80313</td><td>80103</td><td>80316</td><td>80011</td><td>240610</td><td>641903</td><td>160123</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43234</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80010</td><td>240523</td><td>645228</td><td>160120</td><td>80210</td><td>80010</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43224</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80012</td><td>240529</td><td>640722</td><td>160124</td><td>80212</td><td>80012</td><td>80210</td><td>80010</td><td>80007</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43227</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80011</td><td>240529</td><td>643122</td><td>160123</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43223</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80009</td><td>240529</td><td>644495</td><td>160121</td><td>80212</td><td>80012</td><td>80254</td><td>80054</td><td>80051</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43231</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80011</td><td>240529</td><td>638970</td><td>160123</td><td>80212</td><td>80012</td><td>80254</td><td>80054</td><td>80051</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43232</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80011</td><td>240529</td><td>645335</td><td>160123</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43222</td><td>160107</td><td>80107</td><td>80000</td><td>80108</td><td>80010</td><td>240529</td><td>641542</td><td>160122</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43223</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80012</td><td>241159</td><td>632441</td><td>160124</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43265</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80008</td><td>240920</td><td>641888</td><td>160120</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5402</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>160029</td><td>44297</td><td>160320</td><td>80220</td><td>80100</td><td>80221</td><td>80011</td><td>240308</td><td>640864</td><td>160033</td><td>80032</td><td>80012</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43222</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>646008</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43217</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>642643</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43217</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>639235</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43219</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>642793</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43215</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>644745</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43217</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>645248</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43217</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>639235</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43217</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>644041</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43217</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>636486</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr></table></div></div></div></div></body></html>