{"sha": "728c955ac08379c4c9ec14e0b52a8d6b929803a1", "node_id": "MDY6Q29tbWl0NzI0NzEyOjcyOGM5NTVhYzA4Mzc5YzRjOWVjMTRlMGI1MmE4ZDZiOTI5ODAzYTE=", "commit": {"author": {"name": "Mara Bos", "email": "m-ou.se@m-ou.se", "date": "2021-02-05T23:14:16Z"}, "committer": {"name": "GitHub", "email": "noreply@github.com", "date": "2021-02-05T23:14:16Z"}, "message": "Rollup merge of #81753 - tmiasko:inline-instruction-set, r=oli-obk\n\nNever MIR inline functions with a different instruction set", "tree": {"sha": "896420a06d3b415988c409332f0ef78f16a64f03", "url": "https://api.github.com/repos/rust-lang/rust/git/trees/896420a06d3b415988c409332f0ef78f16a64f03"}, "url": "https://api.github.com/repos/rust-lang/rust/git/commits/728c955ac08379c4c9ec14e0b52a8d6b929803a1", "comment_count": 0, "verification": {"verified": true, "reason": "valid", "signature": "-----BEGIN PGP SIGNATURE-----\n\nwsBcBAABCAAQBQJgHdFICRBK7hj4Ov3rIwAAdHIIAFG4UtnQ7di7n3EagB10iSNd\ncOdqk5X01R4xn+bgM9cVrV47+OKwsLNXYs6tC5juY7v+/qDJ4k2Z267KBW4o8Hx0\nz6BwSwJNEIQjLwXAzTeWLELpsNjCNWiPLTLAJlIURm26IAkWt1sudh+2GSHzgLr3\nS8qUZ+IF7nqBNRwUoVq7y904jIt9QSOISSR/0RxUGqhX4ZoPLhLw7KDg88EC7nIe\nnd5WZ3cTEhCVB7ksheDeYclA1NRgRnY+3+EDLq99r1PenEi+e9cwG5gP9YbTmcCt\ntv4Ihpc5fymfRrPcno75dhwW6Ssi95dscAJ7TbhXpDFezTMwoUS+pRup+ra9x7M=\n=/LdV\n-----END PGP SIGNATURE-----\n", "payload": "tree 896420a06d3b415988c409332f0ef78f16a64f03\nparent e8aaa1490fb5395596793558668d6c385d324a6d\nparent eb5e2d08c7e500c5612c6468036df7058fcc5a79\nauthor Mara Bos <m-ou.se@m-ou.se> 1612566856 +0100\ncommitter GitHub <noreply@github.com> 1612566856 +0100\n\nRollup merge of #81753 - tmiasko:inline-instruction-set, r=oli-obk\n\nNever MIR inline functions with a different instruction set\n"}}, "url": "https://api.github.com/repos/rust-lang/rust/commits/728c955ac08379c4c9ec14e0b52a8d6b929803a1", "html_url": "https://github.com/rust-lang/rust/commit/728c955ac08379c4c9ec14e0b52a8d6b929803a1", "comments_url": "https://api.github.com/repos/rust-lang/rust/commits/728c955ac08379c4c9ec14e0b52a8d6b929803a1/comments", "author": {"login": "m-ou-se", "id": 783247, "node_id": "MDQ6VXNlcjc4MzI0Nw==", "avatar_url": "https://avatars.githubusercontent.com/u/783247?v=4", "gravatar_id": "", "url": "https://api.github.com/users/m-ou-se", "html_url": "https://github.com/m-ou-se", "followers_url": "https://api.github.com/users/m-ou-se/followers", "following_url": "https://api.github.com/users/m-ou-se/following{/other_user}", "gists_url": "https://api.github.com/users/m-ou-se/gists{/gist_id}", "starred_url": "https://api.github.com/users/m-ou-se/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/m-ou-se/subscriptions", "organizations_url": "https://api.github.com/users/m-ou-se/orgs", "repos_url": "https://api.github.com/users/m-ou-se/repos", "events_url": "https://api.github.com/users/m-ou-se/events{/privacy}", "received_events_url": "https://api.github.com/users/m-ou-se/received_events", "type": "User", "site_admin": false}, "committer": {"login": "web-flow", "id": 19864447, "node_id": "MDQ6VXNlcjE5ODY0NDQ3", "avatar_url": "https://avatars.githubusercontent.com/u/19864447?v=4", "gravatar_id": "", "url": "https://api.github.com/users/web-flow", "html_url": "https://github.com/web-flow", "followers_url": "https://api.github.com/users/web-flow/followers", "following_url": "https://api.github.com/users/web-flow/following{/other_user}", "gists_url": "https://api.github.com/users/web-flow/gists{/gist_id}", "starred_url": "https://api.github.com/users/web-flow/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/web-flow/subscriptions", "organizations_url": "https://api.github.com/users/web-flow/orgs", "repos_url": "https://api.github.com/users/web-flow/repos", "events_url": "https://api.github.com/users/web-flow/events{/privacy}", "received_events_url": "https://api.github.com/users/web-flow/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "e8aaa1490fb5395596793558668d6c385d324a6d", "url": "https://api.github.com/repos/rust-lang/rust/commits/e8aaa1490fb5395596793558668d6c385d324a6d", "html_url": "https://github.com/rust-lang/rust/commit/e8aaa1490fb5395596793558668d6c385d324a6d"}, {"sha": "eb5e2d08c7e500c5612c6468036df7058fcc5a79", "url": "https://api.github.com/repos/rust-lang/rust/commits/eb5e2d08c7e500c5612c6468036df7058fcc5a79", "html_url": "https://github.com/rust-lang/rust/commit/eb5e2d08c7e500c5612c6468036df7058fcc5a79"}], "stats": {"total": 153, "additions": 152, "deletions": 1}, "files": [{"sha": "aca3fbbca1357c14a5a6167b613b5b1b0e8b319b", "filename": "compiler/rustc_attr/src/builtin.rs", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/rust-lang/rust/blob/728c955ac08379c4c9ec14e0b52a8d6b929803a1/compiler%2Frustc_attr%2Fsrc%2Fbuiltin.rs", "raw_url": "https://github.com/rust-lang/rust/raw/728c955ac08379c4c9ec14e0b52a8d6b929803a1/compiler%2Frustc_attr%2Fsrc%2Fbuiltin.rs", "contents_url": "https://api.github.com/repos/rust-lang/rust/contents/compiler%2Frustc_attr%2Fsrc%2Fbuiltin.rs?ref=728c955ac08379c4c9ec14e0b52a8d6b929803a1", "patch": "@@ -74,7 +74,7 @@ pub enum InlineAttr {\n     Never,\n }\n \n-#[derive(Clone, Encodable, Decodable, Debug)]\n+#[derive(Clone, Encodable, Decodable, Debug, PartialEq, Eq)]\n pub enum InstructionSetAttr {\n     ArmA32,\n     ArmT32,"}, {"sha": "1635a95f46ec82493e3aba555f9e3023fd220b7e", "filename": "compiler/rustc_mir/src/transform/inline.rs", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/rust-lang/rust/blob/728c955ac08379c4c9ec14e0b52a8d6b929803a1/compiler%2Frustc_mir%2Fsrc%2Ftransform%2Finline.rs", "raw_url": "https://github.com/rust-lang/rust/raw/728c955ac08379c4c9ec14e0b52a8d6b929803a1/compiler%2Frustc_mir%2Fsrc%2Ftransform%2Finline.rs", "contents_url": "https://api.github.com/repos/rust-lang/rust/contents/compiler%2Frustc_mir%2Fsrc%2Ftransform%2Finline.rs?ref=728c955ac08379c4c9ec14e0b52a8d6b929803a1", "patch": "@@ -281,6 +281,11 @@ impl Inliner<'tcx> {\n             return false;\n         }\n \n+        if self.codegen_fn_attrs.instruction_set != codegen_fn_attrs.instruction_set {\n+            debug!(\"`callee has incompatible instruction set - not inlining\");\n+            return false;\n+        }\n+\n         let hinted = match codegen_fn_attrs.inline {\n             // Just treat inline(always) as a hint for now,\n             // there are cases that prevent inlining that we"}, {"sha": "be36ff50c7ef13316cf3a442fc3d70249a986911", "filename": "src/test/mir-opt/inline/inline-instruction-set.rs", "status": "added", "additions": 54, "deletions": 0, "changes": 54, "blob_url": "https://github.com/rust-lang/rust/blob/728c955ac08379c4c9ec14e0b52a8d6b929803a1/src%2Ftest%2Fmir-opt%2Finline%2Finline-instruction-set.rs", "raw_url": "https://github.com/rust-lang/rust/raw/728c955ac08379c4c9ec14e0b52a8d6b929803a1/src%2Ftest%2Fmir-opt%2Finline%2Finline-instruction-set.rs", "contents_url": "https://api.github.com/repos/rust-lang/rust/contents/src%2Ftest%2Fmir-opt%2Finline%2Finline-instruction-set.rs?ref=728c955ac08379c4c9ec14e0b52a8d6b929803a1", "patch": "@@ -0,0 +1,54 @@\n+// Checks that only functions with the compatible instruction_set attributes are inlined.\n+//\n+// compile-flags: --target thumbv4t-none-eabi\n+// needs-llvm-components: arm\n+\n+#![crate_type = \"lib\"]\n+#![feature(rustc_attrs)]\n+#![feature(no_core, lang_items)]\n+#![feature(isa_attribute)]\n+#![no_core]\n+\n+#[rustc_builtin_macro]\n+#[macro_export]\n+macro_rules! asm {\n+    (\"assembly template\",\n+        $(operands,)*\n+        $(options($(option),*))?\n+    ) => {\n+        /* compiler built-in */\n+    };\n+}\n+\n+#[lang = \"sized\"]\n+trait Sized {}\n+#[lang = \"copy\"]\n+trait Copy {}\n+\n+#[instruction_set(arm::a32)]\n+#[inline]\n+fn instruction_set_a32() {}\n+\n+#[instruction_set(arm::t32)]\n+#[inline]\n+fn instruction_set_t32() {}\n+\n+#[inline]\n+fn instruction_set_default() {}\n+\n+// EMIT_MIR inline_instruction_set.t32.Inline.diff\n+#[instruction_set(arm::t32)]\n+pub fn t32() {\n+    instruction_set_a32();\n+    instruction_set_t32();\n+    // The default instruction set is currently\n+    // conservatively assumed to be incompatible.\n+    instruction_set_default();\n+}\n+\n+// EMIT_MIR inline_instruction_set.default.Inline.diff\n+pub fn default() {\n+    instruction_set_a32();\n+    instruction_set_t32();\n+    instruction_set_default();\n+}"}, {"sha": "334cf5a08e2c5cb2a2283a4f2c9b05d08baa9ad5", "filename": "src/test/mir-opt/inline/inline_instruction_set.default.Inline.diff", "status": "added", "additions": 45, "deletions": 0, "changes": 45, "blob_url": "https://github.com/rust-lang/rust/blob/728c955ac08379c4c9ec14e0b52a8d6b929803a1/src%2Ftest%2Fmir-opt%2Finline%2Finline_instruction_set.default.Inline.diff", "raw_url": "https://github.com/rust-lang/rust/raw/728c955ac08379c4c9ec14e0b52a8d6b929803a1/src%2Ftest%2Fmir-opt%2Finline%2Finline_instruction_set.default.Inline.diff", "contents_url": "https://api.github.com/repos/rust-lang/rust/contents/src%2Ftest%2Fmir-opt%2Finline%2Finline_instruction_set.default.Inline.diff?ref=728c955ac08379c4c9ec14e0b52a8d6b929803a1", "patch": "@@ -0,0 +1,45 @@\n+- // MIR for `default` before Inline\n++ // MIR for `default` after Inline\n+  \n+  fn default() -> () {\n+      let mut _0: ();                      // return place in scope 0 at $DIR/inline-instruction-set.rs:50:18: 50:18\n+      let _1: ();                          // in scope 0 at $DIR/inline-instruction-set.rs:51:5: 51:26\n+      let _2: ();                          // in scope 0 at $DIR/inline-instruction-set.rs:52:5: 52:26\n+      let _3: ();                          // in scope 0 at $DIR/inline-instruction-set.rs:53:5: 53:30\n++     scope 1 (inlined instruction_set_default) { // at $DIR/inline-instruction-set.rs:53:5: 53:30\n++     }\n+  \n+      bb0: {\n+          StorageLive(_1);                 // scope 0 at $DIR/inline-instruction-set.rs:51:5: 51:26\n+          _1 = instruction_set_a32() -> bb1; // scope 0 at $DIR/inline-instruction-set.rs:51:5: 51:26\n+                                           // mir::Constant\n+                                           // + span: $DIR/inline-instruction-set.rs:51:5: 51:24\n+                                           // + literal: Const { ty: fn() {instruction_set_a32}, val: Value(Scalar(<ZST>)) }\n+      }\n+  \n+      bb1: {\n+          StorageDead(_1);                 // scope 0 at $DIR/inline-instruction-set.rs:51:26: 51:27\n+          StorageLive(_2);                 // scope 0 at $DIR/inline-instruction-set.rs:52:5: 52:26\n+          _2 = instruction_set_t32() -> bb2; // scope 0 at $DIR/inline-instruction-set.rs:52:5: 52:26\n+                                           // mir::Constant\n+                                           // + span: $DIR/inline-instruction-set.rs:52:5: 52:24\n+                                           // + literal: Const { ty: fn() {instruction_set_t32}, val: Value(Scalar(<ZST>)) }\n+      }\n+  \n+      bb2: {\n+          StorageDead(_2);                 // scope 0 at $DIR/inline-instruction-set.rs:52:26: 52:27\n+          StorageLive(_3);                 // scope 0 at $DIR/inline-instruction-set.rs:53:5: 53:30\n+-         _3 = instruction_set_default() -> bb3; // scope 0 at $DIR/inline-instruction-set.rs:53:5: 53:30\n+-                                          // mir::Constant\n+-                                          // + span: $DIR/inline-instruction-set.rs:53:5: 53:28\n+-                                          // + literal: Const { ty: fn() {instruction_set_default}, val: Value(Scalar(<ZST>)) }\n+-     }\n+- \n+-     bb3: {\n++         _3 = const ();                   // scope 1 at $DIR/inline-instruction-set.rs:53:5: 53:30\n+          StorageDead(_3);                 // scope 0 at $DIR/inline-instruction-set.rs:53:30: 53:31\n+          _0 = const ();                   // scope 0 at $DIR/inline-instruction-set.rs:50:18: 54:2\n+          return;                          // scope 0 at $DIR/inline-instruction-set.rs:54:2: 54:2\n+      }\n+  }\n+  "}, {"sha": "920b68c9daa1e44379fa09fc9e78f88699f032f6", "filename": "src/test/mir-opt/inline/inline_instruction_set.t32.Inline.diff", "status": "added", "additions": 47, "deletions": 0, "changes": 47, "blob_url": "https://github.com/rust-lang/rust/blob/728c955ac08379c4c9ec14e0b52a8d6b929803a1/src%2Ftest%2Fmir-opt%2Finline%2Finline_instruction_set.t32.Inline.diff", "raw_url": "https://github.com/rust-lang/rust/raw/728c955ac08379c4c9ec14e0b52a8d6b929803a1/src%2Ftest%2Fmir-opt%2Finline%2Finline_instruction_set.t32.Inline.diff", "contents_url": "https://api.github.com/repos/rust-lang/rust/contents/src%2Ftest%2Fmir-opt%2Finline%2Finline_instruction_set.t32.Inline.diff?ref=728c955ac08379c4c9ec14e0b52a8d6b929803a1", "patch": "@@ -0,0 +1,47 @@\n+- // MIR for `t32` before Inline\n++ // MIR for `t32` after Inline\n+  \n+  fn t32() -> () {\n+      let mut _0: ();                      // return place in scope 0 at $DIR/inline-instruction-set.rs:41:14: 41:14\n+      let _1: ();                          // in scope 0 at $DIR/inline-instruction-set.rs:42:5: 42:26\n+      let _2: ();                          // in scope 0 at $DIR/inline-instruction-set.rs:43:5: 43:26\n+      let _3: ();                          // in scope 0 at $DIR/inline-instruction-set.rs:46:5: 46:30\n++     scope 1 (inlined instruction_set_t32) { // at $DIR/inline-instruction-set.rs:43:5: 43:26\n++     }\n+  \n+      bb0: {\n+          StorageLive(_1);                 // scope 0 at $DIR/inline-instruction-set.rs:42:5: 42:26\n+          _1 = instruction_set_a32() -> bb1; // scope 0 at $DIR/inline-instruction-set.rs:42:5: 42:26\n+                                           // mir::Constant\n+                                           // + span: $DIR/inline-instruction-set.rs:42:5: 42:24\n+                                           // + literal: Const { ty: fn() {instruction_set_a32}, val: Value(Scalar(<ZST>)) }\n+      }\n+  \n+      bb1: {\n+          StorageDead(_1);                 // scope 0 at $DIR/inline-instruction-set.rs:42:26: 42:27\n+          StorageLive(_2);                 // scope 0 at $DIR/inline-instruction-set.rs:43:5: 43:26\n+-         _2 = instruction_set_t32() -> bb2; // scope 0 at $DIR/inline-instruction-set.rs:43:5: 43:26\n+-                                          // mir::Constant\n+-                                          // + span: $DIR/inline-instruction-set.rs:43:5: 43:24\n+-                                          // + literal: Const { ty: fn() {instruction_set_t32}, val: Value(Scalar(<ZST>)) }\n+-     }\n+- \n+-     bb2: {\n++         _2 = const ();                   // scope 1 at $DIR/inline-instruction-set.rs:43:5: 43:26\n+          StorageDead(_2);                 // scope 0 at $DIR/inline-instruction-set.rs:43:26: 43:27\n+          StorageLive(_3);                 // scope 0 at $DIR/inline-instruction-set.rs:46:5: 46:30\n+-         _3 = instruction_set_default() -> bb3; // scope 0 at $DIR/inline-instruction-set.rs:46:5: 46:30\n++         _3 = instruction_set_default() -> bb2; // scope 0 at $DIR/inline-instruction-set.rs:46:5: 46:30\n+                                           // mir::Constant\n+                                           // + span: $DIR/inline-instruction-set.rs:46:5: 46:28\n+                                           // + literal: Const { ty: fn() {instruction_set_default}, val: Value(Scalar(<ZST>)) }\n+      }\n+  \n+-     bb3: {\n++     bb2: {\n+          StorageDead(_3);                 // scope 0 at $DIR/inline-instruction-set.rs:46:30: 46:31\n+          _0 = const ();                   // scope 0 at $DIR/inline-instruction-set.rs:41:14: 47:2\n+          return;                          // scope 0 at $DIR/inline-instruction-set.rs:47:2: 47:2\n+      }\n+  }\n+  "}]}