Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jun 17 16:54:34 2018
| Host         : Snapkirin running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            4 |
|      7 |            1 |
|      8 |            1 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            8 |
| No           | No                    | Yes                    |               7 |            1 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              24 |            6 |
| Yes          | No                    | Yes                    |              16 |            8 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------+----------------------------+------------------+----------------+
|   Clock Signal   |  Enable Signal  |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------+-----------------+----------------------------+------------------+----------------+
|  judge_IBUF_BUFG |                 |                            |                1 |              1 |
|  clk1_IBUF_BUFG  | input_start     | input_rst_reg_n_0          |                2 |              4 |
|  clk0_IBUF_BUFG  | input_start     | input_rst_reg_n_0          |                2 |              4 |
|  clk3_IBUF_BUFG  | input_start     | input_rst_reg_n_0          |                2 |              4 |
|  clk2_IBUF_BUFG  | input_start     | input_rst_reg_n_0          |                2 |              4 |
|  clk_IBUF_BUFG   |                 | input_rst_reg_n_0          |                1 |              7 |
|  timeout_reg_n_0 | pos[3]_i_1_n_0  |                            |                2 |              8 |
|  clk_IBUF_BUFG   |                 |                            |                7 |             14 |
|  clk_IBUF_BUFG   | pw00            |                            |                4 |             16 |
|  clk_IBUF_BUFG   |                 | clock_led[31]_i_1_n_0      |                8 |             31 |
|  clk_IBUF_BUFG   | clock_countdown | clock_countdown[0]_i_1_n_0 |                8 |             32 |
+------------------+-----------------+----------------------------+------------------+----------------+


