 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : system_TOP
Version: K-2015.06
Date   : Thu Aug 29 00:22:05 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: alu/alu_out_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[1]/Q (SDFFRQX2M)         0.43       0.43 f
  alu/U88/Y (AOI222X1M)                    0.26       0.69 r
  alu/U49/Y (NAND4X2M)                     0.14       0.84 f
  alu/alu_out_reg[1]/D (SDFFRQX2M)         0.00       0.84 f
  data arrival time                                   0.84

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[1]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                      -0.43       9.37
  data required time                                  9.37
  -----------------------------------------------------------
  data required time                                  9.37
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: alu/alu_out_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[0]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[0]/Q (SDFFRQX2M)         0.43       0.43 f
  alu/U87/Y (AOI222X1M)                    0.26       0.69 r
  alu/U99/Y (NAND4X2M)                     0.14       0.84 f
  alu/alu_out_reg[0]/D (SDFFRQX2M)         0.00       0.84 f
  data arrival time                                   0.84

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[0]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                      -0.43       9.37
  data required time                                  9.37
  -----------------------------------------------------------
  data required time                                  9.37
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: alu/alu_out_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[7]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[7]/Q (SDFFRQX2M)         0.43       0.43 f
  alu/U98/Y (AOI22X1M)                     0.18       0.61 r
  alu/U129/Y (NAND4BX1M)                   0.15       0.77 f
  alu/alu_out_reg[7]/D (SDFFRQX2M)         0.00       0.77 f
  data arrival time                                   0.77

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[7]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                      -0.43       9.37
  data required time                                  9.37
  -----------------------------------------------------------
  data required time                                  9.37
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         8.60


  Startpoint: alu/alu_out_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[6]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[6]/Q (SDFFRQX2M)         0.43       0.43 f
  alu/U97/Y (AOI22X1M)                     0.20       0.63 r
  alu/U53/Y (NAND4X2M)                     0.11       0.74 f
  alu/alu_out_reg[6]/D (SDFFRQX2M)         0.00       0.74 f
  data arrival time                                   0.74

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[6]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                      -0.42       9.38
  data required time                                  9.38
  -----------------------------------------------------------
  data required time                                  9.38
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         8.63


  Startpoint: alu/alu_out_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[5]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[5]/Q (SDFFRQX2M)         0.43       0.43 f
  alu/U96/Y (AOI22X1M)                     0.20       0.63 r
  alu/U115/Y (NAND4X2M)                    0.11       0.74 f
  alu/alu_out_reg[5]/D (SDFFRQX2M)         0.00       0.74 f
  data arrival time                                   0.74

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[5]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                      -0.42       9.38
  data required time                                  9.38
  -----------------------------------------------------------
  data required time                                  9.38
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         8.63


  Startpoint: alu/alu_out_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[4]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[4]/Q (SDFFRQX2M)         0.43       0.43 f
  alu/U95/Y (AOI22X1M)                     0.20       0.63 r
  alu/U111/Y (NAND4X2M)                    0.11       0.74 f
  alu/alu_out_reg[4]/D (SDFFRQX2M)         0.00       0.74 f
  data arrival time                                   0.74

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[4]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                      -0.42       9.38
  data required time                                  9.38
  -----------------------------------------------------------
  data required time                                  9.38
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         8.63


  Startpoint: alu/alu_out_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[3]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[3]/Q (SDFFRQX2M)         0.43       0.43 f
  alu/U94/Y (AOI22X1M)                     0.20       0.63 r
  alu/U107/Y (NAND4X2M)                    0.11       0.74 f
  alu/alu_out_reg[3]/D (SDFFRQX2M)         0.00       0.74 f
  data arrival time                                   0.74

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[3]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                      -0.42       9.38
  data required time                                  9.38
  -----------------------------------------------------------
  data required time                                  9.38
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         8.63


  Startpoint: alu/alu_out_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[2]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[2]/Q (SDFFRQX2M)         0.43       0.43 f
  alu/U93/Y (AOI22X1M)                     0.20       0.63 r
  alu/U103/Y (NAND4X2M)                    0.11       0.74 f
  alu/alu_out_reg[2]/D (SDFFRQX2M)         0.00       0.74 f
  data arrival time                                   0.74

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[2]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                      -0.42       9.38
  data required time                                  9.38
  -----------------------------------------------------------
  data required time                                  9.38
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         8.63


  Startpoint: alu/alu_out_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[15]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[15]/Q (SDFFRQX2M)        0.43       0.43 f
  alu/U128/Y (AOI22X1M)                    0.20       0.63 r
  alu/U127/Y (NAND2X2M)                    0.07       0.70 f
  alu/alu_out_reg[15]/D (SDFFRQX2M)        0.00       0.70 f
  data arrival time                                   0.70

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[15]/CK (SDFFRQX2M)       0.00       9.80 r
  library setup time                      -0.42       9.38
  data required time                                  9.38
  -----------------------------------------------------------
  data required time                                  9.38
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.68


  Startpoint: alu/alu_out_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[14]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[14]/Q (SDFFRQX2M)        0.43       0.43 f
  alu/U126/Y (AOI22X1M)                    0.20       0.63 r
  alu/U125/Y (NAND2X2M)                    0.07       0.70 f
  alu/alu_out_reg[14]/D (SDFFRQX2M)        0.00       0.70 f
  data arrival time                                   0.70

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[14]/CK (SDFFRQX2M)       0.00       9.80 r
  library setup time                      -0.42       9.38
  data required time                                  9.38
  -----------------------------------------------------------
  data required time                                  9.38
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.68


  Startpoint: alu/alu_out_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[13]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[13]/Q (SDFFRQX2M)        0.43       0.43 f
  alu/U92/Y (AOI22X1M)                     0.20       0.63 r
  alu/U91/Y (NAND2X2M)                     0.07       0.70 f
  alu/alu_out_reg[13]/D (SDFFRQX2M)        0.00       0.70 f
  data arrival time                                   0.70

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[13]/CK (SDFFRQX2M)       0.00       9.80 r
  library setup time                      -0.42       9.38
  data required time                                  9.38
  -----------------------------------------------------------
  data required time                                  9.38
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.68


  Startpoint: alu/alu_out_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[12]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[12]/Q (SDFFRQX2M)        0.43       0.43 f
  alu/U124/Y (AOI22X1M)                    0.20       0.63 r
  alu/U123/Y (NAND2X2M)                    0.07       0.70 f
  alu/alu_out_reg[12]/D (SDFFRQX2M)        0.00       0.70 f
  data arrival time                                   0.70

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[12]/CK (SDFFRQX2M)       0.00       9.80 r
  library setup time                      -0.42       9.38
  data required time                                  9.38
  -----------------------------------------------------------
  data required time                                  9.38
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.68


  Startpoint: alu/alu_out_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[11]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[11]/Q (SDFFRQX2M)        0.43       0.43 f
  alu/U90/Y (AOI22X1M)                     0.20       0.63 r
  alu/U89/Y (NAND2X2M)                     0.07       0.70 f
  alu/alu_out_reg[11]/D (SDFFRQX2M)        0.00       0.70 f
  data arrival time                                   0.70

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[11]/CK (SDFFRQX2M)       0.00       9.80 r
  library setup time                      -0.42       9.38
  data required time                                  9.38
  -----------------------------------------------------------
  data required time                                  9.38
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.68


  Startpoint: alu/alu_out_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[10]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[10]/Q (SDFFRQX2M)        0.43       0.43 f
  alu/U122/Y (AOI22X1M)                    0.20       0.63 r
  alu/U121/Y (NAND2X2M)                    0.07       0.70 f
  alu/alu_out_reg[10]/D (SDFFRQX2M)        0.00       0.70 f
  data arrival time                                   0.70

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[10]/CK (SDFFRQX2M)       0.00       9.80 r
  library setup time                      -0.42       9.38
  data required time                                  9.38
  -----------------------------------------------------------
  data required time                                  9.38
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.68


  Startpoint: alu/alu_out_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[9]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[9]/Q (SDFFRQX2M)         0.43       0.43 f
  alu/U120/Y (AOI22X1M)                    0.20       0.63 r
  alu/U119/Y (NAND2X2M)                    0.07       0.70 f
  alu/alu_out_reg[9]/D (SDFFRQX2M)         0.00       0.70 f
  data arrival time                                   0.70

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[9]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                      -0.42       9.38
  data required time                                  9.38
  -----------------------------------------------------------
  data required time                                  9.38
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.68


  Startpoint: alu/alu_out_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[8]/CK (SDFFRQX1M)        0.00       0.00 r
  alu/alu_out_reg[8]/Q (SDFFRQX1M)         0.43       0.43 f
  alu/U133/Y (OAI2B11X2M)                  0.20       0.64 f
  alu/alu_out_reg[8]/D (SDFFRQX1M)         0.00       0.64 f
  data arrival time                                   0.64

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[8]/CK (SDFFRQX1M)        0.00       9.80 r
  library setup time                      -0.43       9.37
  data required time                                  9.37
  -----------------------------------------------------------
  data required time                                  9.37
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         8.74


  Startpoint: alu/alu_out_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[8]/CK (SDFFRQX1M)        0.00       0.00 r
  alu/alu_out_reg[8]/Q (SDFFRQX1M)         0.43       0.43 f
  alu/alu_out_reg[9]/SI (SDFFRQX2M)        0.00       0.43 f
  data arrival time                                   0.43

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[9]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                      -0.52       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         8.84


  Startpoint: alu/alu_out_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[1]/Q (SDFFRQX2M)         0.43       0.43 f
  alu/alu_out_reg[2]/SI (SDFFRQX2M)        0.00       0.43 f
  data arrival time                                   0.43

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[2]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                      -0.52       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         8.85


  Startpoint: alu/alu_out_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[0]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[0]/Q (SDFFRQX2M)         0.43       0.43 f
  alu/alu_out_reg[1]/SI (SDFFRQX2M)        0.00       0.43 f
  data arrival time                                   0.43

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[1]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                      -0.52       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         8.85


  Startpoint: alu/alu_out_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/out_valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[15]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[15]/Q (SDFFRQX2M)        0.43       0.43 f
  alu/out_valid_reg/SI (SDFFRQX2M)         0.00       0.43 f
  data arrival time                                   0.43

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/out_valid_reg/CK (SDFFRQX2M)         0.00       9.80 r
  library setup time                      -0.52       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         8.85


  Startpoint: alu/alu_out_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[14]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[14]/Q (SDFFRQX2M)        0.43       0.43 f
  alu/alu_out_reg[15]/SI (SDFFRQX2M)       0.00       0.43 f
  data arrival time                                   0.43

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[15]/CK (SDFFRQX2M)       0.00       9.80 r
  library setup time                      -0.52       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         8.85


  Startpoint: alu/alu_out_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[13]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[13]/Q (SDFFRQX2M)        0.43       0.43 f
  alu/alu_out_reg[14]/SI (SDFFRQX2M)       0.00       0.43 f
  data arrival time                                   0.43

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[14]/CK (SDFFRQX2M)       0.00       9.80 r
  library setup time                      -0.52       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         8.85


  Startpoint: alu/alu_out_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[12]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[12]/Q (SDFFRQX2M)        0.43       0.43 f
  alu/alu_out_reg[13]/SI (SDFFRQX2M)       0.00       0.43 f
  data arrival time                                   0.43

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[13]/CK (SDFFRQX2M)       0.00       9.80 r
  library setup time                      -0.52       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         8.85


  Startpoint: alu/alu_out_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[11]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[11]/Q (SDFFRQX2M)        0.43       0.43 f
  alu/alu_out_reg[12]/SI (SDFFRQX2M)       0.00       0.43 f
  data arrival time                                   0.43

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[12]/CK (SDFFRQX2M)       0.00       9.80 r
  library setup time                      -0.52       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         8.85


  Startpoint: alu/alu_out_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[10]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[10]/Q (SDFFRQX2M)        0.43       0.43 f
  alu/alu_out_reg[11]/SI (SDFFRQX2M)       0.00       0.43 f
  data arrival time                                   0.43

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[11]/CK (SDFFRQX2M)       0.00       9.80 r
  library setup time                      -0.52       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         8.85


  Startpoint: alu/alu_out_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[9]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[9]/Q (SDFFRQX2M)         0.43       0.43 f
  alu/alu_out_reg[10]/SI (SDFFRQX2M)       0.00       0.43 f
  data arrival time                                   0.43

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[10]/CK (SDFFRQX2M)       0.00       9.80 r
  library setup time                      -0.52       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         8.85


  Startpoint: alu/alu_out_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[6]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[6]/Q (SDFFRQX2M)         0.43       0.43 f
  alu/alu_out_reg[7]/SI (SDFFRQX2M)        0.00       0.43 f
  data arrival time                                   0.43

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[7]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                      -0.52       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         8.85


  Startpoint: alu/alu_out_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[5]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[5]/Q (SDFFRQX2M)         0.43       0.43 f
  alu/alu_out_reg[6]/SI (SDFFRQX2M)        0.00       0.43 f
  data arrival time                                   0.43

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[6]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                      -0.52       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         8.85


  Startpoint: alu/alu_out_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[4]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[4]/Q (SDFFRQX2M)         0.43       0.43 f
  alu/alu_out_reg[5]/SI (SDFFRQX2M)        0.00       0.43 f
  data arrival time                                   0.43

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[5]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                      -0.52       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         8.85


  Startpoint: alu/alu_out_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[3]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[3]/Q (SDFFRQX2M)         0.43       0.43 f
  alu/alu_out_reg[4]/SI (SDFFRQX2M)        0.00       0.43 f
  data arrival time                                   0.43

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[4]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                      -0.52       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         8.85


  Startpoint: alu/alu_out_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[2]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[2]/Q (SDFFRQX2M)         0.43       0.43 f
  alu/alu_out_reg[3]/SI (SDFFRQX2M)        0.00       0.43 f
  data arrival time                                   0.43

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[3]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                      -0.52       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         8.85


  Startpoint: alu/alu_out_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[7]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[7]/Q (SDFFRQX2M)         0.43       0.43 f
  alu/alu_out_reg[8]/SI (SDFFRQX1M)        0.00       0.43 f
  data arrival time                                   0.43

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  alu/alu_out_reg[8]/CK (SDFFRQX1M)        0.00       9.80 r
  library setup time                      -0.52       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         8.85


  Startpoint: SCAN_CLK (clock source 'SCAN_CLK')
  Endpoint: tx_div/clk_reg_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (fall edge)                             50.00      50.00
  SCAN_CLK (in)                                           0.00      50.00 f
  scan_clk_uart_clk_mux/in1 (mux_2x1_0)                   0.00      50.00 f
  scan_clk_uart_clk_mux/U1/Y (AO2B2X2M)                   0.47      50.47 f
  scan_clk_uart_clk_mux/out (mux_2x1_0)                   0.00      50.47 f
  tx_div/i_ref_clk (clk_div_test_1)                       0.00      50.47 f
  tx_div/U19/Y (OAI2BB2X1M)                               0.25      50.73 f
  tx_div/U32/Y (CLKXOR2X2M)                               0.21      50.93 r
  tx_div/U31/Y (MXI2X1M)                                  0.08      51.02 f
  tx_div/clk_reg_reg/D (SDFFRX1M)                         0.00      51.02 f
  data arrival time                                                 51.02

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  tx_div/clk_reg_reg/CK (SDFFRX1M)                        0.00      99.80 r
  library setup time                                     -0.45      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                -51.02
  --------------------------------------------------------------------------
  slack (MET)                                                       48.34


  Startpoint: SCAN_CLK (clock source 'SCAN_CLK')
  Endpoint: rx_div/clk_reg_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (fall edge)                             50.00      50.00
  SCAN_CLK (in)                                           0.00      50.00 f
  scan_clk_uart_clk_mux/in1 (mux_2x1_0)                   0.00      50.00 f
  scan_clk_uart_clk_mux/U1/Y (AO2B2X2M)                   0.47      50.47 f
  scan_clk_uart_clk_mux/out (mux_2x1_0)                   0.00      50.47 f
  rx_div/i_ref_clk (clk_div_test_0)                       0.00      50.47 f
  rx_div/U19/Y (OAI2BB2X1M)                               0.25      50.73 f
  rx_div/U32/Y (CLKXOR2X2M)                               0.21      50.93 r
  rx_div/U31/Y (MXI2X1M)                                  0.08      51.02 f
  rx_div/clk_reg_reg/D (SDFFRX1M)                         0.00      51.02 f
  data arrival time                                                 51.02

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  rx_div/clk_reg_reg/CK (SDFFRX1M)                        0.00      99.80 r
  library setup time                                     -0.45      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                -51.02
  --------------------------------------------------------------------------
  slack (MET)                                                       48.34


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: q1_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock SCAN_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  SE (in)                                  0.58      20.58 r
  U53/Y (INVXLM)                           0.20      20.79 f
  U57/Y (INVXLM)                           0.51      21.30 r
  U49/Y (INVXLM)                           0.09      21.39 f
  U50/Y (INVXLM)                           0.58      21.97 r
  q1_reg/SE (SDFFRQX2M)                    0.00      21.97 r
  data arrival time                                  21.97

  clock SCAN_CLK (rise edge)             100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  q1_reg/CK (SDFFRQX2M)                    0.00      99.80 r
  library setup time                      -0.61      99.19
  data required time                                 99.19
  -----------------------------------------------------------
  data required time                                 99.19
  data arrival time                                 -21.97
  -----------------------------------------------------------
  slack (MET)                                        77.22


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: ref_clk_rst_sync/syn_rst_reg_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U57/Y (INVXLM)                                          0.51      21.30 r
  U49/Y (INVXLM)                                          0.09      21.39 f
  U50/Y (INVXLM)                                          0.58      21.97 r
  ref_clk_rst_sync/test_se (rst_synchronizer_test_0)      0.00      21.97 r
  ref_clk_rst_sync/syn_rst_reg_reg[0]/SE (SDFFRQX2M)      0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  ref_clk_rst_sync/syn_rst_reg_reg[0]/CK (SDFFRQX2M)      0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.22


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: ref_clk_rst_sync/syn_rst_reg_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U57/Y (INVXLM)                                          0.51      21.30 r
  U49/Y (INVXLM)                                          0.09      21.39 f
  U50/Y (INVXLM)                                          0.58      21.97 r
  ref_clk_rst_sync/test_se (rst_synchronizer_test_0)      0.00      21.97 r
  ref_clk_rst_sync/syn_rst_reg_reg[2]/SE (SDFFRQX2M)      0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  ref_clk_rst_sync/syn_rst_reg_reg[2]/CK (SDFFRQX2M)      0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.22


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: data_sync/dut1/enable_sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U57/Y (INVXLM)                                          0.51      21.30 r
  U49/Y (INVXLM)                                          0.09      21.39 f
  U50/Y (INVXLM)                                          0.58      21.97 r
  data_sync/test_se (data_sync_top_module_test_1)         0.00      21.97 r
  data_sync/dut1/test_se (enable_sync_test_1)             0.00      21.97 r
  data_sync/dut1/enable_sync_reg_reg[0]/SE (SDFFRQX2M)
                                                          0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  data_sync/dut1/enable_sync_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.22


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: data_sync/dut1/enable_sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U57/Y (INVXLM)                                          0.51      21.30 r
  U49/Y (INVXLM)                                          0.09      21.39 f
  U50/Y (INVXLM)                                          0.58      21.97 r
  data_sync/test_se (data_sync_top_module_test_1)         0.00      21.97 r
  data_sync/dut1/test_se (enable_sync_test_1)             0.00      21.97 r
  data_sync/dut1/enable_sync_reg_reg[1]/SE (SDFFRQX2M)
                                                          0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  data_sync/dut1/enable_sync_reg_reg[1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.22


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: data_sync/dut2/q_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U57/Y (INVXLM)                                          0.51      21.30 r
  U49/Y (INVXLM)                                          0.09      21.39 f
  U50/Y (INVXLM)                                          0.58      21.97 r
  data_sync/test_se (data_sync_top_module_test_1)         0.00      21.97 r
  data_sync/dut2/test_se (pulse_gen_test_0)               0.00      21.97 r
  data_sync/dut2/q_reg/SE (SDFFRQX2M)                     0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  data_sync/dut2/q_reg/CK (SDFFRQX2M)                     0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.22


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: data_sync/dut2/out_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U57/Y (INVXLM)                                          0.51      21.30 r
  U49/Y (INVXLM)                                          0.09      21.39 f
  U50/Y (INVXLM)                                          0.58      21.97 r
  data_sync/test_se (data_sync_top_module_test_1)         0.00      21.97 r
  data_sync/dut2/test_se (pulse_gen_test_0)               0.00      21.97 r
  data_sync/dut2/out_reg/SE (SDFFRQX2M)                   0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  data_sync/dut2/out_reg/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.22


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: data_sync/dut3/sync_bus_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U57/Y (INVXLM)                                          0.51      21.30 r
  U49/Y (INVXLM)                                          0.09      21.39 f
  U50/Y (INVXLM)                                          0.58      21.97 r
  data_sync/test_se (data_sync_top_module_test_1)         0.00      21.97 r
  data_sync/dut3/test_se (enabled_ff_test_1)              0.00      21.97 r
  data_sync/dut3/sync_bus_reg[7]/SE (SDFFRQX2M)           0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  data_sync/dut3/sync_bus_reg[7]/CK (SDFFRQX2M)           0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.22


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: data_sync/dut3/sync_bus_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U57/Y (INVXLM)                                          0.51      21.30 r
  U49/Y (INVXLM)                                          0.09      21.39 f
  U50/Y (INVXLM)                                          0.58      21.97 r
  data_sync/test_se (data_sync_top_module_test_1)         0.00      21.97 r
  data_sync/dut3/test_se (enabled_ff_test_1)              0.00      21.97 r
  data_sync/dut3/sync_bus_reg[3]/SE (SDFFRQX2M)           0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  data_sync/dut3/sync_bus_reg[3]/CK (SDFFRQX2M)           0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.22


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: data_sync/dut3/sync_bus_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U57/Y (INVXLM)                                          0.51      21.30 r
  U49/Y (INVXLM)                                          0.09      21.39 f
  U50/Y (INVXLM)                                          0.58      21.97 r
  data_sync/test_se (data_sync_top_module_test_1)         0.00      21.97 r
  data_sync/dut3/test_se (enabled_ff_test_1)              0.00      21.97 r
  data_sync/dut3/sync_bus_reg[6]/SE (SDFFRQX2M)           0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  data_sync/dut3/sync_bus_reg[6]/CK (SDFFRQX2M)           0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.22


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: data_sync/dut3/sync_bus_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U57/Y (INVXLM)                                          0.51      21.30 r
  U49/Y (INVXLM)                                          0.09      21.39 f
  U50/Y (INVXLM)                                          0.58      21.97 r
  data_sync/test_se (data_sync_top_module_test_1)         0.00      21.97 r
  data_sync/dut3/test_se (enabled_ff_test_1)              0.00      21.97 r
  data_sync/dut3/sync_bus_reg[5]/SE (SDFFRQX2M)           0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  data_sync/dut3/sync_bus_reg[5]/CK (SDFFRQX2M)           0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.22


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: data_sync/dut3/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U57/Y (INVXLM)                                          0.51      21.30 r
  U49/Y (INVXLM)                                          0.09      21.39 f
  U50/Y (INVXLM)                                          0.58      21.97 r
  data_sync/test_se (data_sync_top_module_test_1)         0.00      21.97 r
  data_sync/dut3/test_se (enabled_ff_test_1)              0.00      21.97 r
  data_sync/dut3/sync_bus_reg[0]/SE (SDFFRQX2M)           0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  data_sync/dut3/sync_bus_reg[0]/CK (SDFFRQX2M)           0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.22


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: data_sync/dut3/sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U57/Y (INVXLM)                                          0.51      21.30 r
  U49/Y (INVXLM)                                          0.09      21.39 f
  U50/Y (INVXLM)                                          0.58      21.97 r
  data_sync/test_se (data_sync_top_module_test_1)         0.00      21.97 r
  data_sync/dut3/test_se (enabled_ff_test_1)              0.00      21.97 r
  data_sync/dut3/sync_bus_reg[4]/SE (SDFFRQX2M)           0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  data_sync/dut3/sync_bus_reg[4]/CK (SDFFRQX2M)           0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.22


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: data_sync/dut3/sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U57/Y (INVXLM)                                          0.51      21.30 r
  U49/Y (INVXLM)                                          0.09      21.39 f
  U50/Y (INVXLM)                                          0.58      21.97 r
  data_sync/test_se (data_sync_top_module_test_1)         0.00      21.97 r
  data_sync/dut3/test_se (enabled_ff_test_1)              0.00      21.97 r
  data_sync/dut3/sync_bus_reg[2]/SE (SDFFRQX2M)           0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  data_sync/dut3/sync_bus_reg[2]/CK (SDFFRQX2M)           0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.22


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: data_sync/dut3/sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U57/Y (INVXLM)                                          0.51      21.30 r
  U49/Y (INVXLM)                                          0.09      21.39 f
  U50/Y (INVXLM)                                          0.58      21.97 r
  data_sync/test_se (data_sync_top_module_test_1)         0.00      21.97 r
  data_sync/dut3/test_se (enabled_ff_test_1)              0.00      21.97 r
  data_sync/dut3/sync_bus_reg[1]/SE (SDFFRQX2M)           0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  data_sync/dut3/sync_bus_reg[1]/CK (SDFFRQX2M)           0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.22


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: ref_clk_rst_sync/syn_rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U57/Y (INVXLM)                                          0.51      21.30 r
  U49/Y (INVXLM)                                          0.09      21.39 f
  U50/Y (INVXLM)                                          0.58      21.97 r
  ref_clk_rst_sync/test_se (rst_synchronizer_test_0)      0.00      21.97 r
  ref_clk_rst_sync/syn_rst_reg_reg[1]/SE (SDFFRQX1M)      0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  ref_clk_rst_sync/syn_rst_reg_reg[1]/CK (SDFFRQX1M)      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.22


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut6/stop_error_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut6/test_se (stop_check_test_1)                0.00      21.88 r
  uart_RX/dut6/stop_error_reg/SE (SDFFRX1M)               0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut6/stop_error_reg/CK (SDFFRX1M)               0.00      99.80 r
  library setup time                                     -0.65      99.15
  data required time                                                99.15
  --------------------------------------------------------------------------
  data required time                                                99.15
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.27


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut4/parity_error_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut4/test_se (parity_check_test_1)              0.00      21.88 r
  uart_RX/dut4/parity_error_reg/SE (SDFFRX1M)             0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut4/parity_error_reg/CK (SDFFRX1M)             0.00      99.80 r
  library setup time                                     -0.65      99.15
  data required time                                                99.15
  --------------------------------------------------------------------------
  data required time                                                99.15
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.27


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut0/sampled_data_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut0/test_se (data_sampler_test_1)              0.00      21.88 r
  uart_RX/dut0/sampled_data_reg[2]/SE (SDFFRQX2M)         0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut0/sampled_data_reg[2]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut0/sampled_data_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut0/test_se (data_sampler_test_1)              0.00      21.88 r
  uart_RX/dut0/sampled_data_reg[0]/SE (SDFFRQX2M)         0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut0/sampled_data_reg[0]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut0/sampled_data_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut0/test_se (data_sampler_test_1)              0.00      21.88 r
  uart_RX/dut0/sampled_data_reg[1]/SE (SDFFRQX2M)         0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut0/sampled_data_reg[1]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut0/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut0/test_se (data_sampler_test_1)              0.00      21.88 r
  uart_RX/dut0/sampled_bit_reg/SE (SDFFRQX2M)             0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut0/sampled_bit_reg/CK (SDFFRQX2M)             0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut3/test_se (deserializer_test_1)              0.00      21.88 r
  uart_RX/dut3/p_data_reg[0]/SE (SDFFRQX2M)               0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut3/p_data_reg[0]/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut3/test_se (deserializer_test_1)              0.00      21.88 r
  uart_RX/dut3/p_data_reg[7]/SE (SDFFRQX2M)               0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut3/p_data_reg[7]/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut3/test_se (deserializer_test_1)              0.00      21.88 r
  uart_RX/dut3/p_data_reg[3]/SE (SDFFRQX2M)               0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut3/p_data_reg[3]/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut3/test_se (deserializer_test_1)              0.00      21.88 r
  uart_RX/dut3/p_data_reg[6]/SE (SDFFRQX2M)               0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut3/p_data_reg[6]/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut3/test_se (deserializer_test_1)              0.00      21.88 r
  uart_RX/dut3/p_data_reg[5]/SE (SDFFRQX2M)               0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut3/p_data_reg[5]/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut3/test_se (deserializer_test_1)              0.00      21.88 r
  uart_RX/dut3/p_data_reg[2]/SE (SDFFRQX2M)               0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut3/p_data_reg[2]/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut3/test_se (deserializer_test_1)              0.00      21.88 r
  uart_RX/dut3/p_data_reg[4]/SE (SDFFRQX2M)               0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut3/p_data_reg[4]/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut3/test_se (deserializer_test_1)              0.00      21.88 r
  uart_RX/dut3/p_data_reg[1]/SE (SDFFRQX2M)               0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut3/p_data_reg[1]/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut1/data_bit_counter_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut1/test_se (edge_bit_counter_test_1)          0.00      21.88 r
  uart_RX/dut1/data_bit_counter_reg[2]/SE (SDFFRQX2M)     0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut1/data_bit_counter_reg[2]/CK (SDFFRQX2M)     0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut1/data_bit_counter_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut1/test_se (edge_bit_counter_test_1)          0.00      21.88 r
  uart_RX/dut1/data_bit_counter_reg[1]/SE (SDFFRQX2M)     0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut1/data_bit_counter_reg[1]/CK (SDFFRQX2M)     0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut1/data_bit_counter_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut1/test_se (edge_bit_counter_test_1)          0.00      21.88 r
  uart_RX/dut1/data_bit_counter_reg[0]/SE (SDFFRQX2M)     0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut1/data_bit_counter_reg[0]/CK (SDFFRQX2M)     0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut1/edge_counter_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut1/test_se (edge_bit_counter_test_1)          0.00      21.88 r
  uart_RX/dut1/edge_counter_reg[5]/SE (SDFFRQX2M)         0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut1/edge_counter_reg[5]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut1/edge_counter_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut1/test_se (edge_bit_counter_test_1)          0.00      21.88 r
  uart_RX/dut1/edge_counter_reg[0]/SE (SDFFRQX2M)         0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut1/edge_counter_reg[0]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut1/edge_counter_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut1/test_se (edge_bit_counter_test_1)          0.00      21.88 r
  uart_RX/dut1/edge_counter_reg[4]/SE (SDFFRQX2M)         0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut1/edge_counter_reg[4]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut1/edge_counter_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut1/test_se (edge_bit_counter_test_1)          0.00      21.88 r
  uart_RX/dut1/edge_counter_reg[3]/SE (SDFFRQX2M)         0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut1/edge_counter_reg[3]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut1/edge_counter_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut1/test_se (edge_bit_counter_test_1)          0.00      21.88 r
  uart_RX/dut1/edge_counter_reg[2]/SE (SDFFRQX2M)         0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut1/edge_counter_reg[2]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut1/edge_counter_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut1/test_se (edge_bit_counter_test_1)          0.00      21.88 r
  uart_RX/dut1/edge_counter_reg[1]/SE (SDFFRQX2M)         0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut1/edge_counter_reg[1]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut2/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut2/test_se (fsm_test_1)                       0.00      21.88 r
  uart_RX/dut2/current_state_reg[2]/SE (SDFFRQX2M)        0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut2/current_state_reg[2]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut2/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut2/test_se (fsm_test_1)                       0.00      21.88 r
  uart_RX/dut2/current_state_reg[1]/SE (SDFFRQX2M)        0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut2/current_state_reg[1]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: uart_RX/dut2/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  U53/Y (INVXLM)                                          0.20      20.79 f
  U56/Y (INVXLM)                                          0.12      20.90 r
  U46/Y (INVXLM)                                          0.07      20.97 f
  U48/Y (INVXLM)                                          0.06      21.03 r
  U45/Y (DLY1X1M)                                         0.85      21.88 r
  uart_RX/test_se (RX_TOP_MODULE_test_1)                  0.00      21.88 r
  uart_RX/dut2/test_se (fsm_test_1)                       0.00      21.88 r
  uart_RX/dut2/current_state_reg[0]/SE (SDFFRQX2M)        0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  uart_RX/dut2/current_state_reg[0]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[3][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[3][5]/SE (SDFFSQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[3][5]/CK (SDFFSQX2M)         0.00      99.80 r
  library setup time                                     -0.66      99.14
  data required time                                                99.14
  --------------------------------------------------------------------------
  data required time                                                99.14
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[2][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[2][7]/SE (SDFFSQX1M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[2][7]/CK (SDFFSQX1M)         0.00      99.80 r
  library setup time                                     -0.66      99.14
  data required time                                                99.14
  --------------------------------------------------------------------------
  data required time                                                99.14
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/rddata_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/rddata_reg[5]/SE (SDFFRQX2M)              0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/rddata_reg[5]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/rddata_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/rddata_reg[4]/SE (SDFFRQX2M)              0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/rddata_reg[4]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/rddata_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/rddata_reg[1]/SE (SDFFRQX2M)              0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/rddata_reg[1]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/rddata_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/rddata_reg[0]/SE (SDFFRQX2M)              0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/rddata_reg[0]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[5][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[5][5]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[5][5]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[5][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[5][4]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[5][4]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[5][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[5][1]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[5][1]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[5][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[5][0]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[5][0]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[9][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[9][5]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[9][5]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[9][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[9][4]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[9][4]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[9][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[9][1]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[9][1]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[9][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[9][0]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[9][0]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[13][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[13][1]/SE (SDFFRQX2M)        0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[13][1]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[13][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[13][0]/SE (SDFFRQX2M)        0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[13][0]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[7][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[7][5]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[7][5]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[7][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[7][4]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[7][4]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[7][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[7][1]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[7][1]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[7][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[7][0]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[7][0]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[11][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[11][5]/SE (SDFFRQX2M)        0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[11][5]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[11][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[11][4]/SE (SDFFRQX2M)        0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[11][4]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[11][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[11][1]/SE (SDFFRQX2M)        0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[11][1]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[11][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[11][0]/SE (SDFFRQX2M)        0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[11][0]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[6][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[6][5]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[6][5]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[6][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[6][4]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[6][4]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[6][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[6][1]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[6][1]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[6][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[6][0]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[6][0]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[10][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[10][5]/SE (SDFFRQX2M)        0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[10][5]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[10][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[10][4]/SE (SDFFRQX2M)        0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[10][4]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[10][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[10][1]/SE (SDFFRQX2M)        0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[10][1]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[10][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[10][0]/SE (SDFFRQX2M)        0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[10][0]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[4][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[4][5]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[4][5]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[4][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[4][4]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[4][4]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[4][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[4][1]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[4][1]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[4][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[4][0]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[4][0]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[8][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[8][5]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[8][5]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[8][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[8][4]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[8][4]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[8][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[8][1]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[8][1]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[8][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[8][0]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[8][0]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[12][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[12][4]/SE (SDFFRQX2M)        0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[12][4]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[12][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[12][1]/SE (SDFFRQX2M)        0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[12][1]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[12][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[12][0]/SE (SDFFRQX2M)        0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[12][0]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[1][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[1][1]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[1][1]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[0][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[0][7]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[0][7]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[0][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[0][4]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[0][4]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[0][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[0][3]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[0][3]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[0][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[0][0]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[0][0]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[2][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[2][1]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[2][1]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[1][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[1][4]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[1][4]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[1][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[1][3]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[1][3]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[3][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[3][0]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[3][0]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[3][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[3][1]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[3][1]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[3][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[3][3]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[3][3]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[3][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U386/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[3][2]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[3][2]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[2][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.58      20.58 r
  register_file/test_se (RF_test_1)                       0.00      20.58 r
  register_file/U383/Y (DLY1X1M)                          1.10      21.68 r
  register_file/reg_file_reg[2][2]/SE (SDFFRQX2M)         0.00      21.68 r
  data arrival time                                                 21.68

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  register_file/reg_file_reg[2][2]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.68
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


1
