Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 05:35:31 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.300        0.000                      0                 1035        0.099        0.000                      0                 1035        3.000        0.000                       0                   425  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           5.828        0.000                      0                  108        0.261        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10               3.300        0.000                      0                  927        0.099        0.000                      0                  927       49.500        0.000                       0                   366  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.704ns (18.987%)  route 3.004ns (81.013%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.634     5.218    aseg_driver/ctr/clk
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.465     7.139    aseg_driver/ctr/S[1]
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.263 r  aseg_driver/ctr/D_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.279     7.542    aseg_driver/ctr/D_ctr_q[0]_i_6__2_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.666 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          1.260     8.926    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.515    14.920    aseg_driver/ctr/clk
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.298    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X59Y11         FDRE (Setup_fdre_C_R)       -0.429    14.754    aseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.704ns (18.987%)  route 3.004ns (81.013%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.634     5.218    aseg_driver/ctr/clk
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.465     7.139    aseg_driver/ctr/S[1]
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.263 r  aseg_driver/ctr/D_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.279     7.542    aseg_driver/ctr/D_ctr_q[0]_i_6__2_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.666 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          1.260     8.926    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.515    14.920    aseg_driver/ctr/clk
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.298    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X59Y11         FDRE (Setup_fdre_C_R)       -0.429    14.754    aseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.704ns (19.724%)  route 2.865ns (80.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.634     5.218    aseg_driver/ctr/clk
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.465     7.139    aseg_driver/ctr/S[1]
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.263 r  aseg_driver/ctr/D_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.279     7.542    aseg_driver/ctr/D_ctr_q[0]_i_6__2_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.666 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          1.122     8.788    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X59Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.516    14.921    aseg_driver/ctr/clk
    SLICE_X59Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X59Y10         FDRE (Setup_fdre_C_R)       -0.429    14.730    aseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.704ns (19.724%)  route 2.865ns (80.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.634     5.218    aseg_driver/ctr/clk
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.465     7.139    aseg_driver/ctr/S[1]
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.263 r  aseg_driver/ctr/D_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.279     7.542    aseg_driver/ctr/D_ctr_q[0]_i_6__2_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.666 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          1.122     8.788    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X59Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.516    14.921    aseg_driver/ctr/clk
    SLICE_X59Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X59Y10         FDRE (Setup_fdre_C_R)       -0.429    14.730    aseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.704ns (19.724%)  route 2.865ns (80.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.634     5.218    aseg_driver/ctr/clk
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.465     7.139    aseg_driver/ctr/S[1]
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.263 r  aseg_driver/ctr/D_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.279     7.542    aseg_driver/ctr/D_ctr_q[0]_i_6__2_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.666 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          1.122     8.788    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X59Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.516    14.921    aseg_driver/ctr/clk
    SLICE_X59Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X59Y10         FDRE (Setup_fdre_C_R)       -0.429    14.730    aseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.704ns (19.724%)  route 2.865ns (80.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.634     5.218    aseg_driver/ctr/clk
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.465     7.139    aseg_driver/ctr/S[1]
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.263 r  aseg_driver/ctr/D_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.279     7.542    aseg_driver/ctr/D_ctr_q[0]_i_6__2_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.666 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          1.122     8.788    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X59Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.516    14.921    aseg_driver/ctr/clk
    SLICE_X59Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X59Y10         FDRE (Setup_fdre_C_R)       -0.429    14.730    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.704ns (19.809%)  route 2.850ns (80.191%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.639     5.223    timerseg_driver/ctr/clk
    SLICE_X62Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.456     5.679 r  timerseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           1.109     6.788    timerseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X63Y2          LUT4 (Prop_lut4_I2_O)        0.124     6.912 f  timerseg_driver/ctr/D_ctr_q[0]_i_4__9/O
                         net (fo=1, routed)           0.796     7.709    timerseg_driver/ctr/D_ctr_q[0]_i_4__9_n_0
    SLICE_X63Y1          LUT5 (Prop_lut5_I2_O)        0.124     7.833 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.945     8.777    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X62Y4          FDRE (Setup_fdre_C_R)       -0.429    14.733    timerseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.704ns (19.809%)  route 2.850ns (80.191%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.639     5.223    timerseg_driver/ctr/clk
    SLICE_X62Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.456     5.679 r  timerseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           1.109     6.788    timerseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X63Y2          LUT4 (Prop_lut4_I2_O)        0.124     6.912 f  timerseg_driver/ctr/D_ctr_q[0]_i_4__9/O
                         net (fo=1, routed)           0.796     7.709    timerseg_driver/ctr/D_ctr_q[0]_i_4__9_n_0
    SLICE_X63Y1          LUT5 (Prop_lut5_I2_O)        0.124     7.833 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.945     8.777    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X62Y4          FDRE (Setup_fdre_C_R)       -0.429    14.733    timerseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.704ns (20.579%)  route 2.717ns (79.421%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.634     5.218    aseg_driver/ctr/clk
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.465     7.139    aseg_driver/ctr/S[1]
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.263 r  aseg_driver/ctr/D_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.279     7.542    aseg_driver/ctr/D_ctr_q[0]_i_6__2_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.666 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.973     8.639    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X59Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.516    14.921    aseg_driver/ctr/clk
    SLICE_X59Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X59Y9          FDRE (Setup_fdre_C_R)       -0.429    14.730    aseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.704ns (20.579%)  route 2.717ns (79.421%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.634     5.218    aseg_driver/ctr/clk
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.465     7.139    aseg_driver/ctr/S[1]
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.263 r  aseg_driver/ctr/D_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.279     7.542    aseg_driver/ctr/D_ctr_q[0]_i_6__2_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.666 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.973     8.639    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X59Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.516    14.921    aseg_driver/ctr/clk
    SLICE_X59Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X59Y9          FDRE (Setup_fdre_C_R)       -0.429    14.730    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  6.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.251ns (68.528%)  route 0.115ns (31.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.596     1.540    bseg_driver/ctr/clk
    SLICE_X65Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  bseg_driver/ctr/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.115     1.796    bseg_driver/ctr/D_ctr_q_reg[1]
    SLICE_X65Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.906 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[1]
                         net (fo=1, routed)           0.000     1.906    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_6
    SLICE_X65Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    bseg_driver/ctr/clk
    SLICE_X65Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X65Y0          FDRE (Hold_fdre_C_D)         0.105     1.645    bseg_driver/ctr/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.801%)  route 0.114ns (31.199%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.596     1.540    bseg_driver/ctr/clk
    SLICE_X65Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  bseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.114     1.795    bseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X65Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[2]
                         net (fo=1, routed)           0.000     1.906    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_5
    SLICE_X65Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    bseg_driver/ctr/clk
    SLICE_X65Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X65Y0          FDRE (Hold_fdre_C_D)         0.105     1.645    bseg_driver/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    aseg_driver/ctr/clk
    SLICE_X59Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.795    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.903    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_4
    SLICE_X59Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.862     2.052    aseg_driver/ctr/clk
    SLICE_X59Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X59Y10         FDRE (Hold_fdre_C_D)         0.105     1.641    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.537    aseg_driver/ctr/clk
    SLICE_X59Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.797    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.905    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_4
    SLICE_X59Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     2.053    aseg_driver/ctr/clk
    SLICE_X59Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.537    
    SLICE_X59Y9          FDRE (Hold_fdre_C_D)         0.105     1.642    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.537    aseg_driver/ctr/clk
    SLICE_X59Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  aseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.797    aseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.905    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_4
    SLICE_X59Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     2.053    aseg_driver/ctr/clk
    SLICE_X59Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.537    
    SLICE_X59Y8          FDRE (Hold_fdre_C_D)         0.105     1.642    aseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.596     1.540    bseg_driver/ctr/clk
    SLICE_X65Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  bseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.800    bseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X65Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.908    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8_n_4
    SLICE_X65Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    bseg_driver/ctr/clk
    SLICE_X65Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X65Y2          FDRE (Hold_fdre_C_D)         0.105     1.645    bseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X65Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.799    bseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X65Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.907 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.907    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8_n_4
    SLICE_X65Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.056    bseg_driver/ctr/clk
    SLICE_X65Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X65Y3          FDRE (Hold_fdre_C_D)         0.105     1.644    bseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.537    aseg_driver/ctr/clk
    SLICE_X59Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.798    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X59Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.906    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_4
    SLICE_X59Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     2.053    aseg_driver/ctr/clk
    SLICE_X59Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.537    
    SLICE_X59Y7          FDRE (Hold_fdre_C_D)         0.105     1.642    aseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.596     1.540    bseg_driver/ctr/clk
    SLICE_X65Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y1          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  bseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.801    bseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X65Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.909 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.909    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_4
    SLICE_X65Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    bseg_driver/ctr/clk
    SLICE_X65Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X65Y1          FDRE (Hold_fdre_C_D)         0.105     1.645    bseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.596     1.540    bseg_driver/ctr/clk
    SLICE_X65Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  bseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    bseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X65Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.909 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.909    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_4
    SLICE_X65Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    bseg_driver/ctr/clk
    SLICE_X65Y0          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X65Y0          FDRE (Hold_fdre_C_D)         0.105     1.645    bseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y7    aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y9    aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y9    aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y10   aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y10   aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y10   aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y10   aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y11   aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y11   aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y7    aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y7    aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y9    aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y9    aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y9    aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y9    aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y10   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y10   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y10   aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y10   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y7    aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y7    aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y9    aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y9    aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y9    aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y9    aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y10   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y10   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y10   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y10   aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack        3.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.300ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        96.424ns  (logic 54.423ns (56.441%)  route 42.001ns (43.559%))
  Logic Levels:           274  (CARRY4=236 LUT2=17 LUT3=12 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 101.431 - 100.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.549     1.549    sm/clk_out1
    SLICE_X47Y23         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     2.005 r  sm/D_states_q_reg[3]/Q
                         net (fo=176, routed)         2.800     4.805    sm/D_states_q[3]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.929 r  sm/D_states_q[6]_i_7/O
                         net (fo=28, routed)          0.761     5.690    sm/D_states_q[6]_i_7_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I4_O)        0.124     5.814 r  sm/D_registers_q[7][12]_i_64/O
                         net (fo=1, routed)           0.579     6.393    sm/D_registers_q[7][12]_i_64_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  sm/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.579     7.096    sm/D_registers_q[7][12]_i_43_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.220 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.044     8.264    sm/M_sm_bsel[0]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.414 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           0.688     9.102    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.374     9.476 r  sm/ram_reg_i_191/O
                         net (fo=60, routed)          0.499     9.975    alum/divider/D_registers_q[7][12]_i_651_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.843    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.960 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    10.960    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.117 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.850    11.967    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.332    12.299 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.299    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.832 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.832    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    12.949    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.066    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.161    14.344    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.124    14.468 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.468    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.018 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.018    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.132 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.132    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.246 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.246    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.360 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.360    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.631 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.930    16.561    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X45Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.390 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.835    18.724    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.329    19.053 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    19.053    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.603 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.173 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.727    20.900    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X44Y18         LUT2 (Prop_lut2_I1_O)        0.313    21.213 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    21.213    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.763 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.763    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.877    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.991 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.991    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    22.105    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.219 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.261    23.480    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.604 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.604    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.154 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    24.154    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.268 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    24.268    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.382 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.382    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.496 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.496    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.610 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.610    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.881 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          0.995    25.876    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X42Y19         LUT2 (Prop_lut2_I1_O)        0.373    26.249 r  alum/divider/D_registers_q[7][12]_i_504/O
                         net (fo=1, routed)           0.000    26.249    alum/divider/D_registers_q[7][12]_i_504_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.782 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.782    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.016 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    27.016    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.133 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    27.133    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.250 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    27.250    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.407 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.898    28.305    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.332    28.637 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.637    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.187 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.301 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    29.301    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.415 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.415    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.529 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.529    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.643 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.643    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.871 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.738    30.609    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.313    30.922 r  alum/divider/D_registers_q[7][12]_i_452/O
                         net (fo=1, routed)           0.000    30.922    alum/divider/D_registers_q[7][12]_i_452_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.472 r  alum/divider/D_registers_q_reg[7][12]_i_416/CO[3]
                         net (fo=1, routed)           0.000    31.472    alum/divider/D_registers_q_reg[7][12]_i_416_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.586 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.586    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.700 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.700    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.009    31.823    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.937 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.937    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.051 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.252    33.303    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.124    33.427 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.427    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.960 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.960    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.077 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    34.077    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.194 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    34.194    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.311 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.009    34.320    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.437 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.437    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.554 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.554    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.808 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.922    35.730    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.367    36.097 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    36.097    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.630 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.630    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.747 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.864 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.864    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.981 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.009    36.990    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.107 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    37.107    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.224 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    37.224    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.381 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          0.930    38.311    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.332    38.643 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.643    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.193 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    39.193    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.307 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.307    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.421 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.009    39.544    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.772    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.000 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.925    40.925    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.313    41.238 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    41.238    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.771 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.771    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.888 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.888    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.005 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    42.005    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.122 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    42.122    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.239 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.356 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.009    42.365    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.337    43.819    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.124    43.943 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.943    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.493 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.493    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.607 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.607    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.721 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.721    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.835 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.949 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.949    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.063 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.448 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.223    46.671    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.373    47.044 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    47.044    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.594 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.164 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.278 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    48.278    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.435 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.036    49.471    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.329    49.800 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.800    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.350 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    50.350    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.464 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.464    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.578 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.578    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.692 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.692    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.806 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.806    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.920    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.034 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    51.034    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.262 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.924    52.186    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    52.499 r  alum/divider/D_registers_q[7][12]_i_196/O
                         net (fo=1, routed)           0.000    52.499    alum/divider/D_registers_q[7][12]_i_196_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.032 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    53.032    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.149 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    53.149    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.266 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.383 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.383    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.500 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.500    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.617 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.734 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          1.273    55.007    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.124    55.131 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    55.131    alum/divider/ram_reg_i_982_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.681 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.681    alum/divider/ram_reg_i_911_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.795 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.795    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.909 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.909    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.023 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.023    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.137 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    56.137    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.251 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    56.251    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.365 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    56.365    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.479 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.750 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.691    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.373    58.064 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    58.064    alum/divider/ram_reg_i_978_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.614 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    58.614    alum/divider/ram_reg_i_906_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.728 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    58.728    alum/divider/ram_reg_i_836_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.842 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.842    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.956 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.956    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.070 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    59.070    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.184 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.184    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.298 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    59.298    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.412 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.412    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.569 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.093    60.662    alum/divider/d0[12]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.991 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    60.991    alum/divider/ram_reg_i_975_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.541 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    61.541    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.655 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    61.655    alum/divider/ram_reg_i_831_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.769 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    61.769    alum/divider/ram_reg_i_769_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.883 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.883    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.997 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.997    alum/divider/ram_reg_i_681_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.111 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    62.111    alum/divider/ram_reg_i_598_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.225 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    62.225    alum/divider/ram_reg_i_505_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.339 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    62.339    alum/divider/ram_reg_i_404_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.496 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.063    63.559    alum/divider/d0[11]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.344 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    64.344    alum/divider/ram_reg_i_900_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.458 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    64.458    alum/divider/ram_reg_i_830_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.572 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    64.572    alum/divider/ram_reg_i_768_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.686 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    64.686    alum/divider/ram_reg_i_692_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.800 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.800    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.914 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.914    alum/divider/ram_reg_i_518_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.028 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    65.028    alum/divider/ram_reg_i_419_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.142 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    65.142    alum/divider/ram_reg_i_314_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.299 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.974    66.273    alum/divider/d0[10]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.602 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    66.602    alum/divider/ram_reg_i_985_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.135 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    67.135    alum/divider/ram_reg_i_916_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.252 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    67.252    alum/divider/ram_reg_i_841_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.369 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    67.369    alum/divider/ram_reg_i_774_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.486 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    67.486    alum/divider/ram_reg_i_697_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.603 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    67.603    alum/divider/ram_reg_i_615_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.720 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.720    alum/divider/ram_reg_i_523_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.837 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/divider/ram_reg_i_426_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.954 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.954    alum/divider/ram_reg_i_324_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.111 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.977    69.087    alum/divider/d0[9]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.875 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.875    alum/divider/ram_reg_i_922_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.989 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.989    alum/divider/ram_reg_i_851_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.103 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    70.103    alum/divider/ram_reg_i_785_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.217 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    70.217    alum/divider/ram_reg_i_779_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.331 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    70.331    alum/divider/ram_reg_i_702_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.445 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    70.445    alum/divider/ram_reg_i_620_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.559 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.559    alum/divider/ram_reg_i_528_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.673 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.673    alum/divider/ram_reg_i_431_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.830 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          0.918    71.748    alum/divider/d0[8]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    72.077 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    72.077    alum/divider/ram_reg_i_988_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.627 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.627    alum/divider/ram_reg_i_921_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.741 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.741    alum/divider/ram_reg_i_850_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.855 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.855    alum/divider/ram_reg_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.969 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.969    alum/divider/ram_reg_i_708_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.083 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    73.083    alum/divider/ram_reg_i_628_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.197 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.197    alum/divider/ram_reg_i_535_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.311 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.311    alum/divider/ram_reg_i_439_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.425 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/divider/ram_reg_i_337_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.582 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.126    74.708    alum/divider/d0[7]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.037 r  alum/divider/ram_reg_i_998/O
                         net (fo=1, routed)           0.000    75.037    alum/divider/ram_reg_i_998_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.438 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    75.438    alum/divider/ram_reg_i_941_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.552 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.552    alum/divider/ram_reg_i_875_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.666 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.666    alum/divider/ram_reg_i_860_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.780 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.780    alum/divider/ram_reg_i_790_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.894 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.894    alum/divider/ram_reg_i_713_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.008 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    76.008    alum/divider/ram_reg_i_635_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.122 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    76.122    alum/divider/ram_reg_i_544_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.236 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.236    alum/divider/ram_reg_i_446_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.393 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          0.953    77.346    alum/divider/d0[6]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.675 r  alum/divider/ram_reg_i_997/O
                         net (fo=1, routed)           0.000    77.675    alum/divider/ram_reg_i_997_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.208 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    78.208    alum/divider/ram_reg_i_936_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.325 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_870_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.442 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    78.442    alum/divider/ram_reg_i_801_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.559 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.559    alum/divider/ram_reg_i_795_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.676 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/divider/ram_reg_i_718_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.793 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.793    alum/divider/ram_reg_i_640_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.910 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/divider/ram_reg_i_550_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.027 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.027    alum/divider/ram_reg_i_457_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.184 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.106    80.291    alum/divider/d0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.623 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.173 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    81.173    alum/divider/ram_reg_i_935_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.287 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    81.287    alum/divider/ram_reg_i_869_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.401 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    81.401    alum/divider/ram_reg_i_800_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.515 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    81.515    alum/divider/ram_reg_i_723_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.629 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.629    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.743 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.743    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.857 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.857    alum/divider/ram_reg_i_460_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.971 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.971    alum/divider/ram_reg_i_356_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.128 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.987    83.115    alum/divider/d0[4]
    SLICE_X41Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.444 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    83.444    alum/divider/ram_reg_i_1003_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.994 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.994    alum/divider/ram_reg_i_950_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.108 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    84.108    alum/divider/ram_reg_i_880_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.222 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    84.222    alum/divider/ram_reg_i_806_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.336 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    84.336    alum/divider/ram_reg_i_728_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.450 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    84.450    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.564 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.564    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.678 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.678    alum/divider/ram_reg_i_465_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.792 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.792    alum/divider/ram_reg_i_362_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.949 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.951    85.900    alum/divider/d0[3]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.229 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    86.229    alum/divider/ram_reg_i_1006_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.779 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.779    alum/divider/ram_reg_i_955_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.893 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.893    alum/divider/ram_reg_i_885_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.007 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    87.007    alum/divider/ram_reg_i_811_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.121 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    87.121    alum/divider/ram_reg_i_733_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.235 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    87.235    alum/divider/ram_reg_i_655_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.349 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.349    alum/divider/ram_reg_i_565_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.463 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.463    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.577 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.734 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.992    88.726    alum/divider/d0[2]
    SLICE_X44Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.511 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.511    alum/divider/ram_reg_i_960_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.625 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.625    alum/divider/ram_reg_i_890_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.739 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.739    alum/divider/ram_reg_i_816_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.853 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.853    alum/divider/ram_reg_i_738_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.967 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.967    alum/divider/ram_reg_i_660_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.081 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.081    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.195 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.195    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.309 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.309    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.466 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.943    91.409    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.738 r  alum/divider/ram_reg_i_1018/O
                         net (fo=1, routed)           0.000    91.738    alum/divider/ram_reg_i_1018_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.270 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    92.270    alum/divider/ram_reg_i_1010_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.384 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    92.384    alum/divider/ram_reg_i_965_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.498 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.498    alum/divider/ram_reg_i_895_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.612 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.612    alum/divider/ram_reg_i_821_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.726 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.726    alum/divider/ram_reg_i_743_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.840 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.840    alum/divider/ram_reg_i_665_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.954 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.954    alum/divider/ram_reg_i_575_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.068 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.068    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.339 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.712    94.051    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.373    94.424 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.586    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.710 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.948    95.658    sm/ram_reg_i_136_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I0_O)        0.124    95.782 r  sm/D_states_q[0]_i_10/O
                         net (fo=1, routed)           0.705    96.488    sm/D_states_q[0]_i_10_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I2_O)        0.124    96.612 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.615    97.227    sm/D_states_q[0]_i_2_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.124    97.351 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.622    97.973    sm/D_states_d__0[0]
    SLICE_X47Y24         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.431   101.431    sm/clk_out1
    SLICE_X47Y24         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.094   101.525    
                         clock uncertainty           -0.149   101.376    
    SLICE_X47Y24         FDSE (Setup_fdse_C_D)       -0.103   101.273    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.273    
                         arrival time                         -97.973    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.332ns  (logic 54.582ns (57.255%)  route 40.750ns (42.745%))
  Logic Levels:           273  (CARRY4=236 LUT2=17 LUT3=12 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 101.493 - 100.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.549     1.549    sm/clk_out1
    SLICE_X47Y23         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     2.005 r  sm/D_states_q_reg[3]/Q
                         net (fo=176, routed)         2.800     4.805    sm/D_states_q[3]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.929 r  sm/D_states_q[6]_i_7/O
                         net (fo=28, routed)          0.761     5.690    sm/D_states_q[6]_i_7_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I4_O)        0.124     5.814 r  sm/D_registers_q[7][12]_i_64/O
                         net (fo=1, routed)           0.579     6.393    sm/D_registers_q[7][12]_i_64_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  sm/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.579     7.096    sm/D_registers_q[7][12]_i_43_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.220 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.044     8.264    sm/M_sm_bsel[0]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.414 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           0.688     9.102    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.374     9.476 r  sm/ram_reg_i_191/O
                         net (fo=60, routed)          0.499     9.975    alum/divider/D_registers_q[7][12]_i_651_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.843    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.960 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    10.960    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.117 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.850    11.967    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.332    12.299 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.299    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.832 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.832    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    12.949    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.066    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.161    14.344    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.124    14.468 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.468    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.018 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.018    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.132 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.132    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.246 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.246    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.360 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.360    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.631 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.930    16.561    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X45Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.390 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.835    18.724    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.329    19.053 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    19.053    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.603 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.173 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.727    20.900    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X44Y18         LUT2 (Prop_lut2_I1_O)        0.313    21.213 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    21.213    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.763 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.763    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.877    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.991 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.991    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    22.105    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.219 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.261    23.480    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.604 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.604    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.154 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    24.154    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.268 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    24.268    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.382 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.382    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.496 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.496    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.610 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.610    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.881 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          0.995    25.876    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X42Y19         LUT2 (Prop_lut2_I1_O)        0.373    26.249 r  alum/divider/D_registers_q[7][12]_i_504/O
                         net (fo=1, routed)           0.000    26.249    alum/divider/D_registers_q[7][12]_i_504_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.782 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.782    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.016 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    27.016    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.133 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    27.133    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.250 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    27.250    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.407 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.898    28.305    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.332    28.637 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.637    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.187 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.301 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    29.301    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.415 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.415    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.529 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.529    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.643 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.643    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.871 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.738    30.609    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.313    30.922 r  alum/divider/D_registers_q[7][12]_i_452/O
                         net (fo=1, routed)           0.000    30.922    alum/divider/D_registers_q[7][12]_i_452_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.472 r  alum/divider/D_registers_q_reg[7][12]_i_416/CO[3]
                         net (fo=1, routed)           0.000    31.472    alum/divider/D_registers_q_reg[7][12]_i_416_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.586 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.586    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.700 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.700    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.009    31.823    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.937 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.937    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.051 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.252    33.303    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.124    33.427 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.427    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.960 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.960    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.077 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    34.077    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.194 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    34.194    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.311 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.009    34.320    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.437 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.437    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.554 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.554    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.808 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.922    35.730    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.367    36.097 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    36.097    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.630 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.630    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.747 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.864 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.864    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.981 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.009    36.990    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.107 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    37.107    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.224 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    37.224    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.381 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          0.930    38.311    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.332    38.643 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.643    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.193 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    39.193    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.307 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.307    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.421 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.009    39.544    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.772    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.000 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.925    40.925    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.313    41.238 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    41.238    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.771 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.771    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.888 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.888    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.005 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    42.005    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.122 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    42.122    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.239 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.356 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.009    42.365    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.337    43.819    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.124    43.943 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.943    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.493 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.493    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.607 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.607    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.721 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.721    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.835 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.949 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.949    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.063 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.448 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.223    46.671    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.373    47.044 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    47.044    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.594 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.164 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.278 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    48.278    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.435 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.036    49.471    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.329    49.800 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.800    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.350 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    50.350    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.464 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.464    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.578 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.578    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.692 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.692    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.806 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.806    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.920    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.034 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    51.034    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.262 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.924    52.186    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    52.499 r  alum/divider/D_registers_q[7][12]_i_196/O
                         net (fo=1, routed)           0.000    52.499    alum/divider/D_registers_q[7][12]_i_196_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.032 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    53.032    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.149 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    53.149    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.266 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.383 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.383    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.500 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.500    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.617 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.734 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          1.273    55.007    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.124    55.131 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    55.131    alum/divider/ram_reg_i_982_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.681 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.681    alum/divider/ram_reg_i_911_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.795 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.795    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.909 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.909    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.023 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.023    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.137 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    56.137    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.251 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    56.251    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.365 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    56.365    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.479 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.750 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.691    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.373    58.064 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    58.064    alum/divider/ram_reg_i_978_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.614 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    58.614    alum/divider/ram_reg_i_906_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.728 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    58.728    alum/divider/ram_reg_i_836_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.842 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.842    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.956 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.956    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.070 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    59.070    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.184 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.184    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.298 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    59.298    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.412 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.412    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.569 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.093    60.662    alum/divider/d0[12]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.991 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    60.991    alum/divider/ram_reg_i_975_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.541 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    61.541    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.655 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    61.655    alum/divider/ram_reg_i_831_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.769 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    61.769    alum/divider/ram_reg_i_769_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.883 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.883    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.997 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.997    alum/divider/ram_reg_i_681_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.111 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    62.111    alum/divider/ram_reg_i_598_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.225 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    62.225    alum/divider/ram_reg_i_505_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.339 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    62.339    alum/divider/ram_reg_i_404_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.496 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.063    63.559    alum/divider/d0[11]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.344 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    64.344    alum/divider/ram_reg_i_900_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.458 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    64.458    alum/divider/ram_reg_i_830_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.572 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    64.572    alum/divider/ram_reg_i_768_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.686 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    64.686    alum/divider/ram_reg_i_692_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.800 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.800    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.914 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.914    alum/divider/ram_reg_i_518_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.028 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    65.028    alum/divider/ram_reg_i_419_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.142 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    65.142    alum/divider/ram_reg_i_314_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.299 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.974    66.273    alum/divider/d0[10]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.602 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    66.602    alum/divider/ram_reg_i_985_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.135 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    67.135    alum/divider/ram_reg_i_916_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.252 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    67.252    alum/divider/ram_reg_i_841_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.369 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    67.369    alum/divider/ram_reg_i_774_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.486 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    67.486    alum/divider/ram_reg_i_697_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.603 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    67.603    alum/divider/ram_reg_i_615_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.720 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.720    alum/divider/ram_reg_i_523_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.837 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/divider/ram_reg_i_426_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.954 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.954    alum/divider/ram_reg_i_324_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.111 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.977    69.087    alum/divider/d0[9]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.875 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.875    alum/divider/ram_reg_i_922_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.989 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.989    alum/divider/ram_reg_i_851_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.103 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    70.103    alum/divider/ram_reg_i_785_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.217 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    70.217    alum/divider/ram_reg_i_779_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.331 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    70.331    alum/divider/ram_reg_i_702_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.445 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    70.445    alum/divider/ram_reg_i_620_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.559 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.559    alum/divider/ram_reg_i_528_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.673 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.673    alum/divider/ram_reg_i_431_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.830 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          0.918    71.748    alum/divider/d0[8]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    72.077 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    72.077    alum/divider/ram_reg_i_988_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.627 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.627    alum/divider/ram_reg_i_921_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.741 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.741    alum/divider/ram_reg_i_850_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.855 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.855    alum/divider/ram_reg_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.969 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.969    alum/divider/ram_reg_i_708_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.083 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    73.083    alum/divider/ram_reg_i_628_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.197 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.197    alum/divider/ram_reg_i_535_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.311 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.311    alum/divider/ram_reg_i_439_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.425 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/divider/ram_reg_i_337_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.582 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.126    74.708    alum/divider/d0[7]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.037 r  alum/divider/ram_reg_i_998/O
                         net (fo=1, routed)           0.000    75.037    alum/divider/ram_reg_i_998_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.438 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    75.438    alum/divider/ram_reg_i_941_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.552 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.552    alum/divider/ram_reg_i_875_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.666 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.666    alum/divider/ram_reg_i_860_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.780 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.780    alum/divider/ram_reg_i_790_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.894 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.894    alum/divider/ram_reg_i_713_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.008 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    76.008    alum/divider/ram_reg_i_635_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.122 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    76.122    alum/divider/ram_reg_i_544_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.236 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.236    alum/divider/ram_reg_i_446_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.393 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          0.953    77.346    alum/divider/d0[6]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.675 r  alum/divider/ram_reg_i_997/O
                         net (fo=1, routed)           0.000    77.675    alum/divider/ram_reg_i_997_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.208 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    78.208    alum/divider/ram_reg_i_936_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.325 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_870_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.442 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    78.442    alum/divider/ram_reg_i_801_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.559 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.559    alum/divider/ram_reg_i_795_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.676 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/divider/ram_reg_i_718_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.793 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.793    alum/divider/ram_reg_i_640_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.910 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/divider/ram_reg_i_550_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.027 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.027    alum/divider/ram_reg_i_457_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.184 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.106    80.291    alum/divider/d0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.623 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.173 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    81.173    alum/divider/ram_reg_i_935_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.287 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    81.287    alum/divider/ram_reg_i_869_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.401 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    81.401    alum/divider/ram_reg_i_800_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.515 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    81.515    alum/divider/ram_reg_i_723_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.629 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.629    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.743 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.743    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.857 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.857    alum/divider/ram_reg_i_460_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.971 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.971    alum/divider/ram_reg_i_356_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.128 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.987    83.115    alum/divider/d0[4]
    SLICE_X41Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.444 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    83.444    alum/divider/ram_reg_i_1003_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.994 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.994    alum/divider/ram_reg_i_950_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.108 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    84.108    alum/divider/ram_reg_i_880_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.222 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    84.222    alum/divider/ram_reg_i_806_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.336 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    84.336    alum/divider/ram_reg_i_728_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.450 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    84.450    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.564 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.564    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.678 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.678    alum/divider/ram_reg_i_465_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.792 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.792    alum/divider/ram_reg_i_362_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.949 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.951    85.900    alum/divider/d0[3]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.229 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    86.229    alum/divider/ram_reg_i_1006_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.779 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.779    alum/divider/ram_reg_i_955_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.893 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.893    alum/divider/ram_reg_i_885_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.007 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    87.007    alum/divider/ram_reg_i_811_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.121 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    87.121    alum/divider/ram_reg_i_733_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.235 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    87.235    alum/divider/ram_reg_i_655_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.349 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.349    alum/divider/ram_reg_i_565_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.463 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.463    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.577 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.734 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.992    88.726    alum/divider/d0[2]
    SLICE_X44Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.511 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.511    alum/divider/ram_reg_i_960_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.625 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.625    alum/divider/ram_reg_i_890_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.739 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.739    alum/divider/ram_reg_i_816_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.853 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.853    alum/divider/ram_reg_i_738_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.967 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.967    alum/divider/ram_reg_i_660_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.081 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.081    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.195 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.195    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.309 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.309    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.466 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.943    91.409    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.738 r  alum/divider/ram_reg_i_1018/O
                         net (fo=1, routed)           0.000    91.738    alum/divider/ram_reg_i_1018_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.270 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    92.270    alum/divider/ram_reg_i_1010_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.384 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    92.384    alum/divider/ram_reg_i_965_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.498 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.498    alum/divider/ram_reg_i_895_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.612 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.612    alum/divider/ram_reg_i_821_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.726 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.726    alum/divider/ram_reg_i_743_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.840 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.840    alum/divider/ram_reg_i_665_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.954 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.954    alum/divider/ram_reg_i_575_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.068 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.068    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.339 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.712    94.051    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.373    94.424 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.586    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.710 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.710    sm/ram_reg_i_136_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    94.919 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           1.058    95.977    sm/M_alum_out[0]
    SLICE_X48Y4          LUT5 (Prop_lut5_I2_O)        0.322    96.299 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.582    96.881    brams/bram2/ram_reg_0[0]
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.493   101.493    brams/bram2/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.573    
                         clock uncertainty           -0.149   101.423    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   100.649    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.649    
                         arrival time                         -96.881    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.957ns  (logic 54.423ns (56.716%)  route 41.534ns (43.284%))
  Logic Levels:           274  (CARRY4=236 LUT2=17 LUT3=12 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 101.442 - 100.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.549     1.549    sm/clk_out1
    SLICE_X47Y23         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     2.005 r  sm/D_states_q_reg[3]/Q
                         net (fo=176, routed)         2.800     4.805    sm/D_states_q[3]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.929 r  sm/D_states_q[6]_i_7/O
                         net (fo=28, routed)          0.761     5.690    sm/D_states_q[6]_i_7_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I4_O)        0.124     5.814 r  sm/D_registers_q[7][12]_i_64/O
                         net (fo=1, routed)           0.579     6.393    sm/D_registers_q[7][12]_i_64_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  sm/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.579     7.096    sm/D_registers_q[7][12]_i_43_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.220 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.044     8.264    sm/M_sm_bsel[0]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.414 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           0.688     9.102    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.374     9.476 r  sm/ram_reg_i_191/O
                         net (fo=60, routed)          0.499     9.975    alum/divider/D_registers_q[7][12]_i_651_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.843    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.960 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    10.960    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.117 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.850    11.967    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.332    12.299 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.299    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.832 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.832    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    12.949    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.066    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.161    14.344    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.124    14.468 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.468    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.018 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.018    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.132 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.132    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.246 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.246    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.360 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.360    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.631 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.930    16.561    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X45Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.390 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.835    18.724    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.329    19.053 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    19.053    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.603 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.173 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.727    20.900    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X44Y18         LUT2 (Prop_lut2_I1_O)        0.313    21.213 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    21.213    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.763 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.763    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.877    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.991 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.991    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    22.105    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.219 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.261    23.480    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.604 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.604    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.154 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    24.154    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.268 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    24.268    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.382 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.382    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.496 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.496    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.610 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.610    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.881 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          0.995    25.876    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X42Y19         LUT2 (Prop_lut2_I1_O)        0.373    26.249 r  alum/divider/D_registers_q[7][12]_i_504/O
                         net (fo=1, routed)           0.000    26.249    alum/divider/D_registers_q[7][12]_i_504_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.782 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.782    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.016 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    27.016    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.133 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    27.133    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.250 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    27.250    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.407 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.898    28.305    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.332    28.637 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.637    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.187 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.301 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    29.301    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.415 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.415    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.529 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.529    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.643 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.643    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.871 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.738    30.609    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.313    30.922 r  alum/divider/D_registers_q[7][12]_i_452/O
                         net (fo=1, routed)           0.000    30.922    alum/divider/D_registers_q[7][12]_i_452_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.472 r  alum/divider/D_registers_q_reg[7][12]_i_416/CO[3]
                         net (fo=1, routed)           0.000    31.472    alum/divider/D_registers_q_reg[7][12]_i_416_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.586 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.586    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.700 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.700    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.009    31.823    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.937 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.937    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.051 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.252    33.303    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.124    33.427 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.427    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.960 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.960    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.077 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    34.077    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.194 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    34.194    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.311 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.009    34.320    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.437 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.437    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.554 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.554    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.808 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.922    35.730    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.367    36.097 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    36.097    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.630 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.630    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.747 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.864 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.864    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.981 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.009    36.990    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.107 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    37.107    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.224 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    37.224    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.381 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          0.930    38.311    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.332    38.643 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.643    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.193 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    39.193    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.307 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.307    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.421 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.009    39.544    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.772    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.000 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.925    40.925    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.313    41.238 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    41.238    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.771 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.771    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.888 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.888    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.005 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    42.005    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.122 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    42.122    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.239 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.356 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.009    42.365    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.337    43.819    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.124    43.943 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.943    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.493 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.493    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.607 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.607    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.721 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.721    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.835 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.949 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.949    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.063 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.448 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.223    46.671    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.373    47.044 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    47.044    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.594 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.164 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.278 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    48.278    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.435 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.036    49.471    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.329    49.800 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.800    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.350 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    50.350    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.464 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.464    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.578 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.578    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.692 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.692    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.806 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.806    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.920    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.034 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    51.034    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.262 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.924    52.186    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    52.499 r  alum/divider/D_registers_q[7][12]_i_196/O
                         net (fo=1, routed)           0.000    52.499    alum/divider/D_registers_q[7][12]_i_196_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.032 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    53.032    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.149 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    53.149    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.266 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.383 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.383    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.500 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.500    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.617 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.734 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          1.273    55.007    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.124    55.131 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    55.131    alum/divider/ram_reg_i_982_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.681 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.681    alum/divider/ram_reg_i_911_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.795 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.795    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.909 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.909    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.023 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.023    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.137 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    56.137    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.251 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    56.251    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.365 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    56.365    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.479 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.750 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.691    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.373    58.064 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    58.064    alum/divider/ram_reg_i_978_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.614 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    58.614    alum/divider/ram_reg_i_906_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.728 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    58.728    alum/divider/ram_reg_i_836_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.842 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.842    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.956 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.956    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.070 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    59.070    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.184 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.184    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.298 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    59.298    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.412 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.412    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.569 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.093    60.662    alum/divider/d0[12]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.991 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    60.991    alum/divider/ram_reg_i_975_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.541 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    61.541    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.655 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    61.655    alum/divider/ram_reg_i_831_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.769 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    61.769    alum/divider/ram_reg_i_769_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.883 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.883    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.997 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.997    alum/divider/ram_reg_i_681_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.111 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    62.111    alum/divider/ram_reg_i_598_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.225 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    62.225    alum/divider/ram_reg_i_505_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.339 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    62.339    alum/divider/ram_reg_i_404_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.496 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.063    63.559    alum/divider/d0[11]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.344 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    64.344    alum/divider/ram_reg_i_900_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.458 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    64.458    alum/divider/ram_reg_i_830_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.572 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    64.572    alum/divider/ram_reg_i_768_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.686 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    64.686    alum/divider/ram_reg_i_692_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.800 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.800    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.914 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.914    alum/divider/ram_reg_i_518_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.028 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    65.028    alum/divider/ram_reg_i_419_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.142 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    65.142    alum/divider/ram_reg_i_314_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.299 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.974    66.273    alum/divider/d0[10]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.602 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    66.602    alum/divider/ram_reg_i_985_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.135 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    67.135    alum/divider/ram_reg_i_916_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.252 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    67.252    alum/divider/ram_reg_i_841_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.369 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    67.369    alum/divider/ram_reg_i_774_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.486 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    67.486    alum/divider/ram_reg_i_697_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.603 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    67.603    alum/divider/ram_reg_i_615_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.720 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.720    alum/divider/ram_reg_i_523_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.837 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/divider/ram_reg_i_426_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.954 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.954    alum/divider/ram_reg_i_324_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.111 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.977    69.087    alum/divider/d0[9]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.875 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.875    alum/divider/ram_reg_i_922_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.989 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.989    alum/divider/ram_reg_i_851_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.103 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    70.103    alum/divider/ram_reg_i_785_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.217 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    70.217    alum/divider/ram_reg_i_779_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.331 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    70.331    alum/divider/ram_reg_i_702_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.445 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    70.445    alum/divider/ram_reg_i_620_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.559 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.559    alum/divider/ram_reg_i_528_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.673 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.673    alum/divider/ram_reg_i_431_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.830 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          0.918    71.748    alum/divider/d0[8]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    72.077 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    72.077    alum/divider/ram_reg_i_988_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.627 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.627    alum/divider/ram_reg_i_921_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.741 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.741    alum/divider/ram_reg_i_850_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.855 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.855    alum/divider/ram_reg_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.969 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.969    alum/divider/ram_reg_i_708_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.083 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    73.083    alum/divider/ram_reg_i_628_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.197 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.197    alum/divider/ram_reg_i_535_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.311 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.311    alum/divider/ram_reg_i_439_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.425 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/divider/ram_reg_i_337_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.582 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.126    74.708    alum/divider/d0[7]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.037 r  alum/divider/ram_reg_i_998/O
                         net (fo=1, routed)           0.000    75.037    alum/divider/ram_reg_i_998_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.438 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    75.438    alum/divider/ram_reg_i_941_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.552 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.552    alum/divider/ram_reg_i_875_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.666 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.666    alum/divider/ram_reg_i_860_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.780 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.780    alum/divider/ram_reg_i_790_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.894 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.894    alum/divider/ram_reg_i_713_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.008 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    76.008    alum/divider/ram_reg_i_635_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.122 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    76.122    alum/divider/ram_reg_i_544_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.236 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.236    alum/divider/ram_reg_i_446_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.393 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          0.953    77.346    alum/divider/d0[6]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.675 r  alum/divider/ram_reg_i_997/O
                         net (fo=1, routed)           0.000    77.675    alum/divider/ram_reg_i_997_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.208 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    78.208    alum/divider/ram_reg_i_936_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.325 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_870_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.442 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    78.442    alum/divider/ram_reg_i_801_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.559 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.559    alum/divider/ram_reg_i_795_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.676 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/divider/ram_reg_i_718_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.793 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.793    alum/divider/ram_reg_i_640_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.910 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/divider/ram_reg_i_550_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.027 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.027    alum/divider/ram_reg_i_457_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.184 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.106    80.291    alum/divider/d0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.623 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.173 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    81.173    alum/divider/ram_reg_i_935_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.287 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    81.287    alum/divider/ram_reg_i_869_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.401 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    81.401    alum/divider/ram_reg_i_800_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.515 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    81.515    alum/divider/ram_reg_i_723_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.629 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.629    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.743 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.743    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.857 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.857    alum/divider/ram_reg_i_460_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.971 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.971    alum/divider/ram_reg_i_356_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.128 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.987    83.115    alum/divider/d0[4]
    SLICE_X41Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.444 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    83.444    alum/divider/ram_reg_i_1003_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.994 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.994    alum/divider/ram_reg_i_950_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.108 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    84.108    alum/divider/ram_reg_i_880_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.222 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    84.222    alum/divider/ram_reg_i_806_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.336 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    84.336    alum/divider/ram_reg_i_728_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.450 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    84.450    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.564 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.564    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.678 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.678    alum/divider/ram_reg_i_465_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.792 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.792    alum/divider/ram_reg_i_362_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.949 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.951    85.900    alum/divider/d0[3]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.229 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    86.229    alum/divider/ram_reg_i_1006_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.779 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.779    alum/divider/ram_reg_i_955_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.893 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.893    alum/divider/ram_reg_i_885_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.007 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    87.007    alum/divider/ram_reg_i_811_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.121 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    87.121    alum/divider/ram_reg_i_733_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.235 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    87.235    alum/divider/ram_reg_i_655_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.349 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.349    alum/divider/ram_reg_i_565_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.463 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.463    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.577 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.734 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.992    88.726    alum/divider/d0[2]
    SLICE_X44Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.511 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.511    alum/divider/ram_reg_i_960_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.625 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.625    alum/divider/ram_reg_i_890_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.739 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.739    alum/divider/ram_reg_i_816_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.853 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.853    alum/divider/ram_reg_i_738_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.967 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.967    alum/divider/ram_reg_i_660_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.081 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.081    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.195 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.195    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.309 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.309    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.466 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.943    91.409    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.738 r  alum/divider/ram_reg_i_1018/O
                         net (fo=1, routed)           0.000    91.738    alum/divider/ram_reg_i_1018_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.270 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    92.270    alum/divider/ram_reg_i_1010_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.384 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    92.384    alum/divider/ram_reg_i_965_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.498 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.498    alum/divider/ram_reg_i_895_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.612 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.612    alum/divider/ram_reg_i_821_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.726 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.726    alum/divider/ram_reg_i_743_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.840 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.840    alum/divider/ram_reg_i_665_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.954 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.954    alum/divider/ram_reg_i_575_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.068 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.068    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.339 f  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.712    94.051    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.373    94.424 f  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.586    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.710 f  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.664    95.374    sm/ram_reg_i_136_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I2_O)        0.124    95.498 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.671    96.169    sm/D_states_q[2]_i_19_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I2_O)        0.124    96.293 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.583    96.877    sm/D_states_q[2]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I2_O)        0.124    97.001 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.506    97.507    sm/D_states_d__0[2]
    SLICE_X51Y18         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.442   101.442    sm/clk_out1
    SLICE_X51Y18         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.080   101.522    
                         clock uncertainty           -0.149   101.373    
    SLICE_X51Y18         FDSE (Setup_fdse_C_D)       -0.047   101.326    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        101.326    
                         arrival time                         -97.507    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.991ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.317ns  (logic 54.557ns (57.238%)  route 40.760ns (42.762%))
  Logic Levels:           273  (CARRY4=236 LUT2=17 LUT3=12 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 101.493 - 100.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.549     1.549    sm/clk_out1
    SLICE_X47Y23         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     2.005 r  sm/D_states_q_reg[3]/Q
                         net (fo=176, routed)         2.800     4.805    sm/D_states_q[3]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.929 r  sm/D_states_q[6]_i_7/O
                         net (fo=28, routed)          0.761     5.690    sm/D_states_q[6]_i_7_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I4_O)        0.124     5.814 r  sm/D_registers_q[7][12]_i_64/O
                         net (fo=1, routed)           0.579     6.393    sm/D_registers_q[7][12]_i_64_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  sm/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.579     7.096    sm/D_registers_q[7][12]_i_43_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.220 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.044     8.264    sm/M_sm_bsel[0]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.414 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           0.688     9.102    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.374     9.476 r  sm/ram_reg_i_191/O
                         net (fo=60, routed)          0.499     9.975    alum/divider/D_registers_q[7][12]_i_651_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.843    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.960 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    10.960    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.117 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.850    11.967    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.332    12.299 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.299    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.832 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.832    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    12.949    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.066    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.161    14.344    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.124    14.468 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.468    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.018 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.018    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.132 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.132    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.246 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.246    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.360 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.360    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.631 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.930    16.561    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X45Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.390 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.835    18.724    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.329    19.053 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    19.053    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.603 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.173 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.727    20.900    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X44Y18         LUT2 (Prop_lut2_I1_O)        0.313    21.213 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    21.213    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.763 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.763    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.877    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.991 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.991    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    22.105    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.219 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.261    23.480    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.604 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.604    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.154 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    24.154    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.268 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    24.268    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.382 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.382    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.496 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.496    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.610 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.610    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.881 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          0.995    25.876    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X42Y19         LUT2 (Prop_lut2_I1_O)        0.373    26.249 r  alum/divider/D_registers_q[7][12]_i_504/O
                         net (fo=1, routed)           0.000    26.249    alum/divider/D_registers_q[7][12]_i_504_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.782 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.782    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.016 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    27.016    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.133 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    27.133    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.250 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    27.250    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.407 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.898    28.305    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.332    28.637 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.637    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.187 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.301 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    29.301    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.415 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.415    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.529 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.529    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.643 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.643    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.871 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.738    30.609    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.313    30.922 r  alum/divider/D_registers_q[7][12]_i_452/O
                         net (fo=1, routed)           0.000    30.922    alum/divider/D_registers_q[7][12]_i_452_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.472 r  alum/divider/D_registers_q_reg[7][12]_i_416/CO[3]
                         net (fo=1, routed)           0.000    31.472    alum/divider/D_registers_q_reg[7][12]_i_416_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.586 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.586    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.700 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.700    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.009    31.823    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.937 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.937    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.051 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.252    33.303    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.124    33.427 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.427    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.960 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.960    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.077 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    34.077    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.194 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    34.194    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.311 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.009    34.320    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.437 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.437    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.554 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.554    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.808 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.922    35.730    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.367    36.097 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    36.097    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.630 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.630    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.747 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.864 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.864    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.981 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.009    36.990    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.107 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    37.107    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.224 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    37.224    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.381 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          0.930    38.311    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.332    38.643 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.643    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.193 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    39.193    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.307 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.307    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.421 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.009    39.544    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.772    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.000 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.925    40.925    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.313    41.238 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    41.238    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.771 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.771    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.888 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.888    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.005 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    42.005    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.122 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    42.122    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.239 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.356 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.009    42.365    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.337    43.819    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.124    43.943 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.943    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.493 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.493    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.607 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.607    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.721 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.721    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.835 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.949 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.949    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.063 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.448 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.223    46.671    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.373    47.044 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    47.044    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.594 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.164 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.278 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    48.278    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.435 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.036    49.471    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.329    49.800 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.800    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.350 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    50.350    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.464 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.464    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.578 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.578    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.692 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.692    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.806 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.806    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.920    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.034 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    51.034    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.262 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.924    52.186    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    52.499 r  alum/divider/D_registers_q[7][12]_i_196/O
                         net (fo=1, routed)           0.000    52.499    alum/divider/D_registers_q[7][12]_i_196_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.032 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    53.032    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.149 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    53.149    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.266 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.383 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.383    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.500 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.500    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.617 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.734 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          1.273    55.007    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.124    55.131 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    55.131    alum/divider/ram_reg_i_982_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.681 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.681    alum/divider/ram_reg_i_911_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.795 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.795    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.909 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.909    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.023 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.023    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.137 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    56.137    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.251 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    56.251    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.365 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    56.365    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.479 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.750 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.691    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.373    58.064 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    58.064    alum/divider/ram_reg_i_978_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.614 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    58.614    alum/divider/ram_reg_i_906_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.728 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    58.728    alum/divider/ram_reg_i_836_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.842 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.842    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.956 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.956    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.070 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    59.070    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.184 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.184    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.298 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    59.298    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.412 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.412    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.569 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.093    60.662    alum/divider/d0[12]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.991 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    60.991    alum/divider/ram_reg_i_975_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.541 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    61.541    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.655 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    61.655    alum/divider/ram_reg_i_831_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.769 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    61.769    alum/divider/ram_reg_i_769_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.883 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.883    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.997 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.997    alum/divider/ram_reg_i_681_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.111 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    62.111    alum/divider/ram_reg_i_598_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.225 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    62.225    alum/divider/ram_reg_i_505_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.339 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    62.339    alum/divider/ram_reg_i_404_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.496 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.063    63.559    alum/divider/d0[11]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.344 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    64.344    alum/divider/ram_reg_i_900_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.458 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    64.458    alum/divider/ram_reg_i_830_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.572 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    64.572    alum/divider/ram_reg_i_768_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.686 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    64.686    alum/divider/ram_reg_i_692_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.800 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.800    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.914 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.914    alum/divider/ram_reg_i_518_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.028 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    65.028    alum/divider/ram_reg_i_419_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.142 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    65.142    alum/divider/ram_reg_i_314_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.299 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.974    66.273    alum/divider/d0[10]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.602 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    66.602    alum/divider/ram_reg_i_985_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.135 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    67.135    alum/divider/ram_reg_i_916_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.252 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    67.252    alum/divider/ram_reg_i_841_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.369 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    67.369    alum/divider/ram_reg_i_774_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.486 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    67.486    alum/divider/ram_reg_i_697_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.603 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    67.603    alum/divider/ram_reg_i_615_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.720 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.720    alum/divider/ram_reg_i_523_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.837 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/divider/ram_reg_i_426_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.954 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.954    alum/divider/ram_reg_i_324_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.111 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.977    69.087    alum/divider/d0[9]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.875 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.875    alum/divider/ram_reg_i_922_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.989 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.989    alum/divider/ram_reg_i_851_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.103 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    70.103    alum/divider/ram_reg_i_785_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.217 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    70.217    alum/divider/ram_reg_i_779_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.331 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    70.331    alum/divider/ram_reg_i_702_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.445 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    70.445    alum/divider/ram_reg_i_620_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.559 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.559    alum/divider/ram_reg_i_528_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.673 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.673    alum/divider/ram_reg_i_431_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.830 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          0.918    71.748    alum/divider/d0[8]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    72.077 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    72.077    alum/divider/ram_reg_i_988_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.627 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.627    alum/divider/ram_reg_i_921_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.741 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.741    alum/divider/ram_reg_i_850_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.855 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.855    alum/divider/ram_reg_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.969 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.969    alum/divider/ram_reg_i_708_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.083 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    73.083    alum/divider/ram_reg_i_628_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.197 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.197    alum/divider/ram_reg_i_535_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.311 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.311    alum/divider/ram_reg_i_439_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.425 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/divider/ram_reg_i_337_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.582 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.126    74.708    alum/divider/d0[7]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.037 r  alum/divider/ram_reg_i_998/O
                         net (fo=1, routed)           0.000    75.037    alum/divider/ram_reg_i_998_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.438 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    75.438    alum/divider/ram_reg_i_941_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.552 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.552    alum/divider/ram_reg_i_875_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.666 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.666    alum/divider/ram_reg_i_860_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.780 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.780    alum/divider/ram_reg_i_790_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.894 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.894    alum/divider/ram_reg_i_713_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.008 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    76.008    alum/divider/ram_reg_i_635_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.122 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    76.122    alum/divider/ram_reg_i_544_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.236 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.236    alum/divider/ram_reg_i_446_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.393 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          0.953    77.346    alum/divider/d0[6]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.675 r  alum/divider/ram_reg_i_997/O
                         net (fo=1, routed)           0.000    77.675    alum/divider/ram_reg_i_997_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.208 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    78.208    alum/divider/ram_reg_i_936_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.325 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_870_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.442 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    78.442    alum/divider/ram_reg_i_801_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.559 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.559    alum/divider/ram_reg_i_795_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.676 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/divider/ram_reg_i_718_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.793 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.793    alum/divider/ram_reg_i_640_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.910 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/divider/ram_reg_i_550_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.027 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.027    alum/divider/ram_reg_i_457_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.184 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.106    80.291    alum/divider/d0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.623 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.173 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    81.173    alum/divider/ram_reg_i_935_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.287 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    81.287    alum/divider/ram_reg_i_869_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.401 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    81.401    alum/divider/ram_reg_i_800_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.515 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    81.515    alum/divider/ram_reg_i_723_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.629 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.629    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.743 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.743    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.857 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.857    alum/divider/ram_reg_i_460_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.971 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.971    alum/divider/ram_reg_i_356_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.128 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.987    83.115    alum/divider/d0[4]
    SLICE_X41Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.444 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    83.444    alum/divider/ram_reg_i_1003_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.994 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.994    alum/divider/ram_reg_i_950_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.108 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    84.108    alum/divider/ram_reg_i_880_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.222 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    84.222    alum/divider/ram_reg_i_806_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.336 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    84.336    alum/divider/ram_reg_i_728_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.450 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    84.450    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.564 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.564    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.678 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.678    alum/divider/ram_reg_i_465_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.792 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.792    alum/divider/ram_reg_i_362_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.949 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.951    85.900    alum/divider/d0[3]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.229 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    86.229    alum/divider/ram_reg_i_1006_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.779 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.779    alum/divider/ram_reg_i_955_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.893 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.893    alum/divider/ram_reg_i_885_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.007 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    87.007    alum/divider/ram_reg_i_811_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.121 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    87.121    alum/divider/ram_reg_i_733_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.235 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    87.235    alum/divider/ram_reg_i_655_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.349 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.349    alum/divider/ram_reg_i_565_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.463 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.463    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.577 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.734 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.992    88.726    alum/divider/d0[2]
    SLICE_X44Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.511 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.511    alum/divider/ram_reg_i_960_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.625 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.625    alum/divider/ram_reg_i_890_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.739 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.739    alum/divider/ram_reg_i_816_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.853 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.853    alum/divider/ram_reg_i_738_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.967 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.967    alum/divider/ram_reg_i_660_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.081 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.081    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.195 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.195    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.309 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.309    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.466 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.943    91.409    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.738 r  alum/divider/ram_reg_i_1018/O
                         net (fo=1, routed)           0.000    91.738    alum/divider/ram_reg_i_1018_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.270 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    92.270    alum/divider/ram_reg_i_1010_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.384 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    92.384    alum/divider/ram_reg_i_965_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.498 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.498    alum/divider/ram_reg_i_895_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.612 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.612    alum/divider/ram_reg_i_821_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.726 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.726    alum/divider/ram_reg_i_743_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.840 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.840    alum/divider/ram_reg_i_665_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.954 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.954    alum/divider/ram_reg_i_575_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.068 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.068    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.339 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.712    94.051    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.373    94.424 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.586    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.710 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.710    sm/ram_reg_i_136_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    94.919 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           1.058    95.977    sm/M_alum_out[0]
    SLICE_X48Y4          LUT5 (Prop_lut5_I2_O)        0.297    96.274 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.592    96.866    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.493   101.493    brams/bram1/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.573    
                         clock uncertainty           -0.149   101.423    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   100.857    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.857    
                         arrival time                         -96.866    
  -------------------------------------------------------------------
                         slack                                  3.991    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.549ns  (logic 54.559ns (57.100%)  route 40.990ns (42.900%))
  Logic Levels:           273  (CARRY4=236 LUT2=17 LUT3=12 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.560     1.560    sm/clk_out1
    SLICE_X51Y18         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDSE (Prop_fdse_C_Q)         0.456     2.016 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=97, routed)          2.593     4.610    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.124     4.734 r  sm/D_accel_timer_q[3]_i_18/O
                         net (fo=19, routed)          1.306     6.040    sm/D_accel_timer_q[3]_i_18_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.164 f  sm/D_registers_q[7][12]_i_44/O
                         net (fo=1, routed)           0.784     6.948    sm/D_registers_q[7][12]_i_44_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.072 f  sm/D_registers_q[7][12]_i_29/O
                         net (fo=12, routed)          1.168     8.239    sm/M_sm_bsel[1]
    SLICE_X46Y12         LUT3 (Prop_lut3_I1_O)        0.152     8.391 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           0.688     9.079    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.374     9.453 r  sm/ram_reg_i_191/O
                         net (fo=60, routed)          0.499     9.952    alum/divider/D_registers_q[7][12]_i_651_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.820 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.820    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.937 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    10.937    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.094 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.850    11.944    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.332    12.276 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.276    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.809 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.809    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.926 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    12.926    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.043 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.043    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.160 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.161    14.321    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.124    14.445 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.445    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.995 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    14.995    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.109    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.223    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.337    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.608 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.930    16.538    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X45Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.367 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.367    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.481 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.481    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.595 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.595    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.709 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.709    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.866 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.835    18.701    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.329    19.030 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    19.030    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.580 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.580    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.694 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.694    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.808 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.808    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.922 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.922    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.150 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.727    20.877    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X44Y18         LUT2 (Prop_lut2_I1_O)        0.313    21.190 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    21.190    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.740 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.740    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.854 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.854    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.968 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.968    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.082 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    22.082    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.196 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.261    23.457    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.581 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.581    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.131 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    24.131    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.245 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    24.245    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.359 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.359    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.473 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.473    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.587 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.587    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.858 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          0.995    25.853    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X42Y19         LUT2 (Prop_lut2_I1_O)        0.373    26.226 r  alum/divider/D_registers_q[7][12]_i_504/O
                         net (fo=1, routed)           0.000    26.226    alum/divider/D_registers_q[7][12]_i_504_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.759 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.759    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.876 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.876    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.993 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    26.993    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.110 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    27.110    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.227 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    27.227    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.384 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.898    28.282    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.332    28.614 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.614    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.164 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    29.164    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.278 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    29.278    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.392 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.392    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.506 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.506    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.620 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.620    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.848 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.738    30.586    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.313    30.899 r  alum/divider/D_registers_q[7][12]_i_452/O
                         net (fo=1, routed)           0.000    30.899    alum/divider/D_registers_q[7][12]_i_452_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.449 r  alum/divider/D_registers_q_reg[7][12]_i_416/CO[3]
                         net (fo=1, routed)           0.000    31.449    alum/divider/D_registers_q_reg[7][12]_i_416_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.563 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.563    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.677 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.677    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.791 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.009    31.800    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.914 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.914    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.028 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.252    33.280    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.124    33.404 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.404    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.937 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.937    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.054 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    34.054    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.171 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    34.171    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.288 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.009    34.297    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.414 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.414    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.531 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.531    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.785 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.922    35.706    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.367    36.073 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    36.073    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.606 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.606    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.723 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.723    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.840 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.840    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.957 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.009    36.966    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.083 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    37.083    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.200 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    37.200    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.357 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          0.930    38.288    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.332    38.620 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.620    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.170 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    39.170    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.284 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.284    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.398 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.398    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.512 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.009    39.521    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.635 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.635    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.749 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.749    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.977 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.925    40.901    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.313    41.214 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    41.214    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.747 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.747    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.864 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.864    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.981 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.981    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.098 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    42.098    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.215 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    42.215    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.332 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.009    42.341    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.458 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.337    43.796    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.124    43.920 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.920    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.470 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.470    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.584 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.584    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.698 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.698    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.812 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.812    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.926 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.926    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.040 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    45.040    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.154 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    45.154    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.425 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.223    46.648    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.373    47.021 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    47.021    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.571 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.571    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.685 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.685    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.799 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.799    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.913 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.913    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.027 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    48.027    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.141 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    48.141    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.255 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    48.255    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.412 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.036    49.448    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.329    49.777 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.777    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.327 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    50.327    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.441 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.441    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.555 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.669 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    51.011    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.239 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.924    52.163    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    52.476 r  alum/divider/D_registers_q[7][12]_i_196/O
                         net (fo=1, routed)           0.000    52.476    alum/divider/D_registers_q[7][12]_i_196_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.009 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    53.009    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.126 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    53.126    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.243 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.243    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.360 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.360    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.477 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.477    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.594 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.594    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.711 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          1.273    54.984    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.124    55.108 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    55.108    alum/divider/ram_reg_i_982_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.658 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.658    alum/divider/ram_reg_i_911_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.772 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.772    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.886 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.886    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.000 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.000    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.114 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    56.114    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.228 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    56.228    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.342 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    56.342    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.456 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.456    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.727 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.668    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.373    58.041 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    58.041    alum/divider/ram_reg_i_978_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.591 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    58.591    alum/divider/ram_reg_i_906_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.705 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    58.705    alum/divider/ram_reg_i_836_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.819 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.819    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.933 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.933    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.047 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    59.047    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.161 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.161    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.275 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    59.275    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.389 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.389    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.546 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.093    60.639    alum/divider/d0[12]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.968 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    60.968    alum/divider/ram_reg_i_975_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.518 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    61.518    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.632 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    61.632    alum/divider/ram_reg_i_831_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.746 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    61.746    alum/divider/ram_reg_i_769_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.860 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.860    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.974 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.974    alum/divider/ram_reg_i_681_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.088 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    62.088    alum/divider/ram_reg_i_598_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.202 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    62.202    alum/divider/ram_reg_i_505_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.316 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/divider/ram_reg_i_404_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.473 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.063    63.536    alum/divider/d0[11]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.321 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    64.321    alum/divider/ram_reg_i_900_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.435 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    64.435    alum/divider/ram_reg_i_830_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.549 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    64.549    alum/divider/ram_reg_i_768_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.663 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    64.663    alum/divider/ram_reg_i_692_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.777 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.777    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.891 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.891    alum/divider/ram_reg_i_518_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.005 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    65.005    alum/divider/ram_reg_i_419_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.119 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    65.119    alum/divider/ram_reg_i_314_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.276 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.974    66.250    alum/divider/d0[10]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.579 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    66.579    alum/divider/ram_reg_i_985_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.112 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    67.112    alum/divider/ram_reg_i_916_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.229 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    67.229    alum/divider/ram_reg_i_841_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.346 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    67.346    alum/divider/ram_reg_i_774_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.463 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    67.463    alum/divider/ram_reg_i_697_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.580 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    67.580    alum/divider/ram_reg_i_615_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.697 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.697    alum/divider/ram_reg_i_523_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.814 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.814    alum/divider/ram_reg_i_426_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.931 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.931    alum/divider/ram_reg_i_324_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.088 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.977    69.064    alum/divider/d0[9]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.852 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.852    alum/divider/ram_reg_i_922_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.966 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.966    alum/divider/ram_reg_i_851_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.080 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    70.080    alum/divider/ram_reg_i_785_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.194 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    70.194    alum/divider/ram_reg_i_779_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.308 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    70.308    alum/divider/ram_reg_i_702_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.422 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    70.422    alum/divider/ram_reg_i_620_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.536 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.536    alum/divider/ram_reg_i_528_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.650 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.650    alum/divider/ram_reg_i_431_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.807 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          0.918    71.725    alum/divider/d0[8]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    72.054 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    72.054    alum/divider/ram_reg_i_988_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.604 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.604    alum/divider/ram_reg_i_921_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.718 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.718    alum/divider/ram_reg_i_850_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.832 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.832    alum/divider/ram_reg_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.946 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.946    alum/divider/ram_reg_i_708_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.060 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    73.060    alum/divider/ram_reg_i_628_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.174 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.174    alum/divider/ram_reg_i_535_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.288 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.288    alum/divider/ram_reg_i_439_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.402 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.402    alum/divider/ram_reg_i_337_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.559 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.126    74.685    alum/divider/d0[7]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.014 r  alum/divider/ram_reg_i_998/O
                         net (fo=1, routed)           0.000    75.014    alum/divider/ram_reg_i_998_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.415 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    75.415    alum/divider/ram_reg_i_941_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.529 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.529    alum/divider/ram_reg_i_875_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.643 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.643    alum/divider/ram_reg_i_860_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.757 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.757    alum/divider/ram_reg_i_790_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.871 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.871    alum/divider/ram_reg_i_713_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.985 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.985    alum/divider/ram_reg_i_635_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.099 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    76.099    alum/divider/ram_reg_i_544_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.213 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.213    alum/divider/ram_reg_i_446_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.370 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          0.953    77.323    alum/divider/d0[6]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.652 r  alum/divider/ram_reg_i_997/O
                         net (fo=1, routed)           0.000    77.652    alum/divider/ram_reg_i_997_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.185 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    78.185    alum/divider/ram_reg_i_936_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.302 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    78.302    alum/divider/ram_reg_i_870_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.419 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    78.419    alum/divider/ram_reg_i_801_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.536 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.536    alum/divider/ram_reg_i_795_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.653 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.653    alum/divider/ram_reg_i_718_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.770 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.770    alum/divider/ram_reg_i_640_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.887 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.887    alum/divider/ram_reg_i_550_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.004 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.004    alum/divider/ram_reg_i_457_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.161 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.106    80.268    alum/divider/d0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.600 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.600    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.150 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    81.150    alum/divider/ram_reg_i_935_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.264 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    81.264    alum/divider/ram_reg_i_869_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.378 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    81.378    alum/divider/ram_reg_i_800_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.492 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    81.492    alum/divider/ram_reg_i_723_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.834    alum/divider/ram_reg_i_460_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.948 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.948    alum/divider/ram_reg_i_356_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.105 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.987    83.092    alum/divider/d0[4]
    SLICE_X41Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.421 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    83.421    alum/divider/ram_reg_i_1003_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.971 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.971    alum/divider/ram_reg_i_950_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.085 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    84.085    alum/divider/ram_reg_i_880_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.199 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    84.199    alum/divider/ram_reg_i_806_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.313 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    84.313    alum/divider/ram_reg_i_728_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.427 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    84.427    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.541 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.541    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.655 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.655    alum/divider/ram_reg_i_465_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.769 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.769    alum/divider/ram_reg_i_362_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.926 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.951    85.877    alum/divider/d0[3]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.206 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    86.206    alum/divider/ram_reg_i_1006_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.756 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.756    alum/divider/ram_reg_i_955_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.870 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.870    alum/divider/ram_reg_i_885_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.984 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    86.984    alum/divider/ram_reg_i_811_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.098 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    87.098    alum/divider/ram_reg_i_733_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.212 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    87.212    alum/divider/ram_reg_i_655_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.326 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.326    alum/divider/ram_reg_i_565_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.440 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.440    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.554 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.554    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.711 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.992    88.703    alum/divider/d0[2]
    SLICE_X44Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.488 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.488    alum/divider/ram_reg_i_960_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.602 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.602    alum/divider/ram_reg_i_890_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.716 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.716    alum/divider/ram_reg_i_816_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.830 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.830    alum/divider/ram_reg_i_738_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.944 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.944    alum/divider/ram_reg_i_660_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.058 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.058    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.172 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.172    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.286 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.286    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.443 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.943    91.386    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.715 r  alum/divider/ram_reg_i_1018/O
                         net (fo=1, routed)           0.000    91.715    alum/divider/ram_reg_i_1018_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.247 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    92.247    alum/divider/ram_reg_i_1010_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.361 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    92.361    alum/divider/ram_reg_i_965_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.475 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.475    alum/divider/ram_reg_i_895_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.589 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.589    alum/divider/ram_reg_i_821_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.703 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.703    alum/divider/ram_reg_i_743_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.817 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.817    alum/divider/ram_reg_i_665_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.931 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.931    alum/divider/ram_reg_i_575_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.045 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.045    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.316 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.712    94.028    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.373    94.401 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.563    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.687 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.687    sm/ram_reg_i_136_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    94.896 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.993    95.889    sm/M_alum_out[0]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.297    96.186 r  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.305    96.491    sm/D_states_q[3]_i_2_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124    96.615 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.494    97.109    sm/D_states_d__0[3]
    SLICE_X47Y23         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.433   101.433    sm/clk_out1
    SLICE_X47Y23         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.080   101.513    
                         clock uncertainty           -0.149   101.364    
    SLICE_X47Y23         FDRE (Setup_fdre_C_D)       -0.071   101.293    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        101.293    
                         arrival time                         -97.109    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.094ns  (logic 54.557ns (57.371%)  route 40.537ns (42.629%))
  Logic Levels:           273  (CARRY4=236 LUT2=17 LUT3=12 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 101.449 - 100.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.549     1.549    sm/clk_out1
    SLICE_X47Y23         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     2.005 r  sm/D_states_q_reg[3]/Q
                         net (fo=176, routed)         2.800     4.805    sm/D_states_q[3]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.929 r  sm/D_states_q[6]_i_7/O
                         net (fo=28, routed)          0.761     5.690    sm/D_states_q[6]_i_7_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I4_O)        0.124     5.814 r  sm/D_registers_q[7][12]_i_64/O
                         net (fo=1, routed)           0.579     6.393    sm/D_registers_q[7][12]_i_64_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  sm/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.579     7.096    sm/D_registers_q[7][12]_i_43_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.220 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.044     8.264    sm/M_sm_bsel[0]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.414 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           0.688     9.102    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.374     9.476 r  sm/ram_reg_i_191/O
                         net (fo=60, routed)          0.499     9.975    alum/divider/D_registers_q[7][12]_i_651_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.843    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.960 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    10.960    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.117 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.850    11.967    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.332    12.299 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.299    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.832 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.832    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    12.949    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.066    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.161    14.344    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.124    14.468 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.468    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.018 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.018    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.132 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.132    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.246 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.246    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.360 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.360    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.631 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.930    16.561    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X45Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.390 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.835    18.724    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.329    19.053 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    19.053    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.603 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.173 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.727    20.900    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X44Y18         LUT2 (Prop_lut2_I1_O)        0.313    21.213 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    21.213    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.763 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.763    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.877    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.991 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.991    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    22.105    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.219 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.261    23.480    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.604 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.604    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.154 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    24.154    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.268 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    24.268    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.382 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.382    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.496 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.496    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.610 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.610    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.881 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          0.995    25.876    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X42Y19         LUT2 (Prop_lut2_I1_O)        0.373    26.249 r  alum/divider/D_registers_q[7][12]_i_504/O
                         net (fo=1, routed)           0.000    26.249    alum/divider/D_registers_q[7][12]_i_504_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.782 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.782    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.016 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    27.016    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.133 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    27.133    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.250 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    27.250    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.407 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.898    28.305    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.332    28.637 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.637    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.187 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.301 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    29.301    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.415 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.415    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.529 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.529    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.643 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.643    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.871 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.738    30.609    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.313    30.922 r  alum/divider/D_registers_q[7][12]_i_452/O
                         net (fo=1, routed)           0.000    30.922    alum/divider/D_registers_q[7][12]_i_452_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.472 r  alum/divider/D_registers_q_reg[7][12]_i_416/CO[3]
                         net (fo=1, routed)           0.000    31.472    alum/divider/D_registers_q_reg[7][12]_i_416_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.586 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.586    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.700 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.700    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.009    31.823    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.937 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.937    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.051 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.252    33.303    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.124    33.427 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.427    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.960 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.960    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.077 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    34.077    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.194 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    34.194    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.311 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.009    34.320    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.437 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.437    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.554 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.554    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.808 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.922    35.730    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.367    36.097 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    36.097    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.630 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.630    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.747 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.864 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.864    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.981 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.009    36.990    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.107 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    37.107    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.224 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    37.224    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.381 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          0.930    38.311    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.332    38.643 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.643    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.193 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    39.193    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.307 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.307    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.421 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.009    39.544    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.772    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.000 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.925    40.925    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.313    41.238 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    41.238    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.771 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.771    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.888 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.888    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.005 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    42.005    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.122 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    42.122    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.239 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.356 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.009    42.365    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.337    43.819    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.124    43.943 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.943    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.493 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.493    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.607 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.607    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.721 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.721    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.835 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.949 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.949    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.063 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.448 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.223    46.671    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.373    47.044 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    47.044    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.594 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.164 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.278 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    48.278    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.435 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.036    49.471    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.329    49.800 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.800    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.350 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    50.350    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.464 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.464    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.578 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.578    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.692 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.692    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.806 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.806    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.920    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.034 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    51.034    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.262 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.924    52.186    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    52.499 r  alum/divider/D_registers_q[7][12]_i_196/O
                         net (fo=1, routed)           0.000    52.499    alum/divider/D_registers_q[7][12]_i_196_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.032 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    53.032    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.149 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    53.149    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.266 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.383 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.383    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.500 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.500    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.617 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.734 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          1.273    55.007    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.124    55.131 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    55.131    alum/divider/ram_reg_i_982_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.681 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.681    alum/divider/ram_reg_i_911_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.795 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.795    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.909 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.909    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.023 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.023    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.137 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    56.137    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.251 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    56.251    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.365 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    56.365    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.479 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.750 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.691    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.373    58.064 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    58.064    alum/divider/ram_reg_i_978_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.614 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    58.614    alum/divider/ram_reg_i_906_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.728 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    58.728    alum/divider/ram_reg_i_836_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.842 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.842    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.956 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.956    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.070 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    59.070    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.184 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.184    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.298 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    59.298    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.412 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.412    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.569 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.093    60.662    alum/divider/d0[12]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.991 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    60.991    alum/divider/ram_reg_i_975_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.541 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    61.541    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.655 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    61.655    alum/divider/ram_reg_i_831_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.769 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    61.769    alum/divider/ram_reg_i_769_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.883 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.883    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.997 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.997    alum/divider/ram_reg_i_681_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.111 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    62.111    alum/divider/ram_reg_i_598_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.225 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    62.225    alum/divider/ram_reg_i_505_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.339 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    62.339    alum/divider/ram_reg_i_404_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.496 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.063    63.559    alum/divider/d0[11]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.344 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    64.344    alum/divider/ram_reg_i_900_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.458 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    64.458    alum/divider/ram_reg_i_830_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.572 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    64.572    alum/divider/ram_reg_i_768_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.686 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    64.686    alum/divider/ram_reg_i_692_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.800 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.800    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.914 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.914    alum/divider/ram_reg_i_518_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.028 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    65.028    alum/divider/ram_reg_i_419_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.142 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    65.142    alum/divider/ram_reg_i_314_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.299 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.974    66.273    alum/divider/d0[10]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.602 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    66.602    alum/divider/ram_reg_i_985_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.135 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    67.135    alum/divider/ram_reg_i_916_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.252 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    67.252    alum/divider/ram_reg_i_841_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.369 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    67.369    alum/divider/ram_reg_i_774_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.486 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    67.486    alum/divider/ram_reg_i_697_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.603 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    67.603    alum/divider/ram_reg_i_615_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.720 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.720    alum/divider/ram_reg_i_523_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.837 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/divider/ram_reg_i_426_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.954 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.954    alum/divider/ram_reg_i_324_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.111 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.977    69.087    alum/divider/d0[9]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.875 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.875    alum/divider/ram_reg_i_922_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.989 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.989    alum/divider/ram_reg_i_851_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.103 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    70.103    alum/divider/ram_reg_i_785_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.217 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    70.217    alum/divider/ram_reg_i_779_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.331 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    70.331    alum/divider/ram_reg_i_702_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.445 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    70.445    alum/divider/ram_reg_i_620_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.559 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.559    alum/divider/ram_reg_i_528_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.673 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.673    alum/divider/ram_reg_i_431_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.830 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          0.918    71.748    alum/divider/d0[8]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    72.077 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    72.077    alum/divider/ram_reg_i_988_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.627 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.627    alum/divider/ram_reg_i_921_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.741 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.741    alum/divider/ram_reg_i_850_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.855 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.855    alum/divider/ram_reg_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.969 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.969    alum/divider/ram_reg_i_708_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.083 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    73.083    alum/divider/ram_reg_i_628_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.197 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.197    alum/divider/ram_reg_i_535_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.311 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.311    alum/divider/ram_reg_i_439_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.425 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/divider/ram_reg_i_337_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.582 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.126    74.708    alum/divider/d0[7]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.037 r  alum/divider/ram_reg_i_998/O
                         net (fo=1, routed)           0.000    75.037    alum/divider/ram_reg_i_998_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.438 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    75.438    alum/divider/ram_reg_i_941_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.552 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.552    alum/divider/ram_reg_i_875_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.666 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.666    alum/divider/ram_reg_i_860_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.780 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.780    alum/divider/ram_reg_i_790_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.894 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.894    alum/divider/ram_reg_i_713_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.008 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    76.008    alum/divider/ram_reg_i_635_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.122 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    76.122    alum/divider/ram_reg_i_544_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.236 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.236    alum/divider/ram_reg_i_446_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.393 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          0.953    77.346    alum/divider/d0[6]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.675 r  alum/divider/ram_reg_i_997/O
                         net (fo=1, routed)           0.000    77.675    alum/divider/ram_reg_i_997_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.208 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    78.208    alum/divider/ram_reg_i_936_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.325 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_870_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.442 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    78.442    alum/divider/ram_reg_i_801_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.559 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.559    alum/divider/ram_reg_i_795_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.676 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/divider/ram_reg_i_718_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.793 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.793    alum/divider/ram_reg_i_640_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.910 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/divider/ram_reg_i_550_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.027 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.027    alum/divider/ram_reg_i_457_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.184 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.106    80.291    alum/divider/d0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.623 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.173 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    81.173    alum/divider/ram_reg_i_935_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.287 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    81.287    alum/divider/ram_reg_i_869_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.401 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    81.401    alum/divider/ram_reg_i_800_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.515 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    81.515    alum/divider/ram_reg_i_723_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.629 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.629    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.743 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.743    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.857 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.857    alum/divider/ram_reg_i_460_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.971 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.971    alum/divider/ram_reg_i_356_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.128 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.987    83.115    alum/divider/d0[4]
    SLICE_X41Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.444 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    83.444    alum/divider/ram_reg_i_1003_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.994 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.994    alum/divider/ram_reg_i_950_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.108 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    84.108    alum/divider/ram_reg_i_880_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.222 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    84.222    alum/divider/ram_reg_i_806_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.336 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    84.336    alum/divider/ram_reg_i_728_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.450 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    84.450    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.564 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.564    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.678 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.678    alum/divider/ram_reg_i_465_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.792 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.792    alum/divider/ram_reg_i_362_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.949 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.951    85.900    alum/divider/d0[3]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.229 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    86.229    alum/divider/ram_reg_i_1006_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.779 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.779    alum/divider/ram_reg_i_955_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.893 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.893    alum/divider/ram_reg_i_885_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.007 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    87.007    alum/divider/ram_reg_i_811_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.121 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    87.121    alum/divider/ram_reg_i_733_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.235 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    87.235    alum/divider/ram_reg_i_655_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.349 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.349    alum/divider/ram_reg_i_565_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.463 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.463    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.577 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.734 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.992    88.726    alum/divider/d0[2]
    SLICE_X44Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.511 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.511    alum/divider/ram_reg_i_960_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.625 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.625    alum/divider/ram_reg_i_890_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.739 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.739    alum/divider/ram_reg_i_816_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.853 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.853    alum/divider/ram_reg_i_738_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.967 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.967    alum/divider/ram_reg_i_660_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.081 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.081    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.195 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.195    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.309 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.309    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.466 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.943    91.409    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.738 r  alum/divider/ram_reg_i_1018/O
                         net (fo=1, routed)           0.000    91.738    alum/divider/ram_reg_i_1018_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.270 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    92.270    alum/divider/ram_reg_i_1010_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.384 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    92.384    alum/divider/ram_reg_i_965_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.498 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.498    alum/divider/ram_reg_i_895_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.612 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.612    alum/divider/ram_reg_i_821_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.726 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.726    alum/divider/ram_reg_i_743_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.840 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.840    alum/divider/ram_reg_i_665_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.954 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.954    alum/divider/ram_reg_i_575_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.068 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.068    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.339 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.712    94.051    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.373    94.424 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.586    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.710 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.710    sm/ram_reg_i_136_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    94.919 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.660    95.579    sm/M_alum_out[0]
    SLICE_X47Y13         LUT6 (Prop_lut6_I2_O)        0.297    95.876 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.767    96.643    L_reg/D[0]
    SLICE_X51Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.449   101.449    L_reg/clk_out1
    SLICE_X51Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][0]/C
                         clock pessimism              0.080   101.529    
                         clock uncertainty           -0.149   101.380    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)       -0.067   101.313    L_reg/D_registers_q_reg[6][0]
  -------------------------------------------------------------------
                         required time                        101.313    
                         arrival time                         -96.644    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.172ns  (logic 54.423ns (57.184%)  route 40.749ns (42.816%))
  Logic Levels:           274  (CARRY4=236 LUT2=17 LUT3=12 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 101.442 - 100.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.549     1.549    sm/clk_out1
    SLICE_X47Y23         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     2.005 r  sm/D_states_q_reg[3]/Q
                         net (fo=176, routed)         2.800     4.805    sm/D_states_q[3]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.929 r  sm/D_states_q[6]_i_7/O
                         net (fo=28, routed)          0.761     5.690    sm/D_states_q[6]_i_7_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I4_O)        0.124     5.814 r  sm/D_registers_q[7][12]_i_64/O
                         net (fo=1, routed)           0.579     6.393    sm/D_registers_q[7][12]_i_64_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  sm/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.579     7.096    sm/D_registers_q[7][12]_i_43_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.220 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.044     8.264    sm/M_sm_bsel[0]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.414 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           0.688     9.102    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.374     9.476 r  sm/ram_reg_i_191/O
                         net (fo=60, routed)          0.499     9.975    alum/divider/D_registers_q[7][12]_i_651_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.843    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.960 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    10.960    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.117 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.850    11.967    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.332    12.299 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.299    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.832 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.832    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    12.949    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.066    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.161    14.344    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.124    14.468 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.468    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.018 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.018    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.132 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.132    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.246 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.246    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.360 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.360    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.631 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.930    16.561    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X45Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.390 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.835    18.724    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.329    19.053 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    19.053    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.603 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.173 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.727    20.900    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X44Y18         LUT2 (Prop_lut2_I1_O)        0.313    21.213 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    21.213    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.763 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.763    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.877    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.991 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.991    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    22.105    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.219 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.261    23.480    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.604 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.604    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.154 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    24.154    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.268 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    24.268    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.382 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.382    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.496 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.496    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.610 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.610    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.881 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          0.995    25.876    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X42Y19         LUT2 (Prop_lut2_I1_O)        0.373    26.249 r  alum/divider/D_registers_q[7][12]_i_504/O
                         net (fo=1, routed)           0.000    26.249    alum/divider/D_registers_q[7][12]_i_504_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.782 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.782    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.016 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    27.016    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.133 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    27.133    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.250 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    27.250    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.407 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.898    28.305    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.332    28.637 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.637    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.187 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.301 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    29.301    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.415 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.415    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.529 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.529    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.643 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.643    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.871 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.738    30.609    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.313    30.922 r  alum/divider/D_registers_q[7][12]_i_452/O
                         net (fo=1, routed)           0.000    30.922    alum/divider/D_registers_q[7][12]_i_452_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.472 r  alum/divider/D_registers_q_reg[7][12]_i_416/CO[3]
                         net (fo=1, routed)           0.000    31.472    alum/divider/D_registers_q_reg[7][12]_i_416_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.586 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.586    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.700 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.700    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.009    31.823    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.937 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.937    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.051 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.252    33.303    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.124    33.427 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.427    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.960 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.960    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.077 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    34.077    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.194 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    34.194    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.311 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.009    34.320    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.437 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.437    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.554 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.554    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.808 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.922    35.730    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.367    36.097 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    36.097    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.630 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.630    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.747 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.864 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.864    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.981 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.009    36.990    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.107 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    37.107    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.224 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    37.224    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.381 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          0.930    38.311    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.332    38.643 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.643    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.193 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    39.193    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.307 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.307    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.421 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.009    39.544    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.772    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.000 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.925    40.925    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.313    41.238 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    41.238    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.771 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.771    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.888 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.888    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.005 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    42.005    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.122 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    42.122    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.239 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.356 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.009    42.365    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.337    43.819    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.124    43.943 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.943    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.493 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.493    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.607 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.607    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.721 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.721    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.835 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.949 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.949    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.063 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.448 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.223    46.671    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.373    47.044 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    47.044    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.594 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.164 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.278 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    48.278    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.435 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.036    49.471    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.329    49.800 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.800    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.350 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    50.350    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.464 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.464    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.578 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.578    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.692 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.692    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.806 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.806    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.920    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.034 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    51.034    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.262 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.924    52.186    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    52.499 r  alum/divider/D_registers_q[7][12]_i_196/O
                         net (fo=1, routed)           0.000    52.499    alum/divider/D_registers_q[7][12]_i_196_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.032 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    53.032    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.149 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    53.149    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.266 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.383 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.383    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.500 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.500    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.617 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.734 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          1.273    55.007    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.124    55.131 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    55.131    alum/divider/ram_reg_i_982_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.681 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.681    alum/divider/ram_reg_i_911_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.795 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.795    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.909 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.909    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.023 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.023    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.137 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    56.137    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.251 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    56.251    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.365 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    56.365    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.479 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.750 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.691    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.373    58.064 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    58.064    alum/divider/ram_reg_i_978_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.614 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    58.614    alum/divider/ram_reg_i_906_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.728 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    58.728    alum/divider/ram_reg_i_836_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.842 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.842    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.956 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.956    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.070 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    59.070    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.184 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.184    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.298 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    59.298    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.412 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.412    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.569 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.093    60.662    alum/divider/d0[12]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.991 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    60.991    alum/divider/ram_reg_i_975_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.541 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    61.541    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.655 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    61.655    alum/divider/ram_reg_i_831_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.769 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    61.769    alum/divider/ram_reg_i_769_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.883 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.883    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.997 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.997    alum/divider/ram_reg_i_681_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.111 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    62.111    alum/divider/ram_reg_i_598_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.225 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    62.225    alum/divider/ram_reg_i_505_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.339 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    62.339    alum/divider/ram_reg_i_404_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.496 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.063    63.559    alum/divider/d0[11]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.344 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    64.344    alum/divider/ram_reg_i_900_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.458 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    64.458    alum/divider/ram_reg_i_830_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.572 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    64.572    alum/divider/ram_reg_i_768_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.686 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    64.686    alum/divider/ram_reg_i_692_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.800 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.800    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.914 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.914    alum/divider/ram_reg_i_518_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.028 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    65.028    alum/divider/ram_reg_i_419_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.142 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    65.142    alum/divider/ram_reg_i_314_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.299 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.974    66.273    alum/divider/d0[10]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.602 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    66.602    alum/divider/ram_reg_i_985_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.135 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    67.135    alum/divider/ram_reg_i_916_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.252 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    67.252    alum/divider/ram_reg_i_841_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.369 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    67.369    alum/divider/ram_reg_i_774_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.486 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    67.486    alum/divider/ram_reg_i_697_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.603 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    67.603    alum/divider/ram_reg_i_615_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.720 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.720    alum/divider/ram_reg_i_523_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.837 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/divider/ram_reg_i_426_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.954 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.954    alum/divider/ram_reg_i_324_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.111 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.977    69.087    alum/divider/d0[9]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.875 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.875    alum/divider/ram_reg_i_922_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.989 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.989    alum/divider/ram_reg_i_851_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.103 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    70.103    alum/divider/ram_reg_i_785_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.217 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    70.217    alum/divider/ram_reg_i_779_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.331 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    70.331    alum/divider/ram_reg_i_702_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.445 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    70.445    alum/divider/ram_reg_i_620_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.559 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.559    alum/divider/ram_reg_i_528_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.673 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.673    alum/divider/ram_reg_i_431_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.830 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          0.918    71.748    alum/divider/d0[8]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    72.077 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    72.077    alum/divider/ram_reg_i_988_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.627 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.627    alum/divider/ram_reg_i_921_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.741 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.741    alum/divider/ram_reg_i_850_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.855 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.855    alum/divider/ram_reg_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.969 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.969    alum/divider/ram_reg_i_708_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.083 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    73.083    alum/divider/ram_reg_i_628_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.197 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.197    alum/divider/ram_reg_i_535_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.311 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.311    alum/divider/ram_reg_i_439_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.425 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/divider/ram_reg_i_337_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.582 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.126    74.708    alum/divider/d0[7]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.037 r  alum/divider/ram_reg_i_998/O
                         net (fo=1, routed)           0.000    75.037    alum/divider/ram_reg_i_998_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.438 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    75.438    alum/divider/ram_reg_i_941_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.552 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.552    alum/divider/ram_reg_i_875_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.666 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.666    alum/divider/ram_reg_i_860_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.780 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.780    alum/divider/ram_reg_i_790_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.894 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.894    alum/divider/ram_reg_i_713_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.008 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    76.008    alum/divider/ram_reg_i_635_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.122 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    76.122    alum/divider/ram_reg_i_544_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.236 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.236    alum/divider/ram_reg_i_446_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.393 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          0.953    77.346    alum/divider/d0[6]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.675 r  alum/divider/ram_reg_i_997/O
                         net (fo=1, routed)           0.000    77.675    alum/divider/ram_reg_i_997_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.208 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    78.208    alum/divider/ram_reg_i_936_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.325 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_870_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.442 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    78.442    alum/divider/ram_reg_i_801_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.559 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.559    alum/divider/ram_reg_i_795_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.676 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/divider/ram_reg_i_718_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.793 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.793    alum/divider/ram_reg_i_640_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.910 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/divider/ram_reg_i_550_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.027 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.027    alum/divider/ram_reg_i_457_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.184 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.106    80.291    alum/divider/d0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.623 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.173 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    81.173    alum/divider/ram_reg_i_935_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.287 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    81.287    alum/divider/ram_reg_i_869_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.401 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    81.401    alum/divider/ram_reg_i_800_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.515 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    81.515    alum/divider/ram_reg_i_723_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.629 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.629    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.743 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.743    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.857 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.857    alum/divider/ram_reg_i_460_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.971 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.971    alum/divider/ram_reg_i_356_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.128 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.987    83.115    alum/divider/d0[4]
    SLICE_X41Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.444 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    83.444    alum/divider/ram_reg_i_1003_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.994 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.994    alum/divider/ram_reg_i_950_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.108 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    84.108    alum/divider/ram_reg_i_880_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.222 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    84.222    alum/divider/ram_reg_i_806_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.336 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    84.336    alum/divider/ram_reg_i_728_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.450 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    84.450    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.564 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.564    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.678 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.678    alum/divider/ram_reg_i_465_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.792 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.792    alum/divider/ram_reg_i_362_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.949 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.951    85.900    alum/divider/d0[3]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.229 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    86.229    alum/divider/ram_reg_i_1006_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.779 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.779    alum/divider/ram_reg_i_955_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.893 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.893    alum/divider/ram_reg_i_885_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.007 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    87.007    alum/divider/ram_reg_i_811_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.121 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    87.121    alum/divider/ram_reg_i_733_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.235 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    87.235    alum/divider/ram_reg_i_655_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.349 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.349    alum/divider/ram_reg_i_565_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.463 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.463    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.577 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.734 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.992    88.726    alum/divider/d0[2]
    SLICE_X44Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.511 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.511    alum/divider/ram_reg_i_960_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.625 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.625    alum/divider/ram_reg_i_890_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.739 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.739    alum/divider/ram_reg_i_816_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.853 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.853    alum/divider/ram_reg_i_738_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.967 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.967    alum/divider/ram_reg_i_660_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.081 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.081    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.195 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.195    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.309 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.309    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.466 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.943    91.409    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.738 r  alum/divider/ram_reg_i_1018/O
                         net (fo=1, routed)           0.000    91.738    alum/divider/ram_reg_i_1018_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.270 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    92.270    alum/divider/ram_reg_i_1010_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.384 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    92.384    alum/divider/ram_reg_i_965_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.498 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.498    alum/divider/ram_reg_i_895_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.612 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.612    alum/divider/ram_reg_i_821_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.726 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.726    alum/divider/ram_reg_i_743_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.840 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.840    alum/divider/ram_reg_i_665_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.954 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.954    alum/divider/ram_reg_i_575_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.068 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.068    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.339 f  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.712    94.051    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.373    94.424 f  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.586    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.710 f  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.664    95.374    sm/ram_reg_i_136_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I2_O)        0.124    95.498 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.671    96.169    sm/D_states_q[2]_i_19_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I2_O)        0.124    96.293 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.304    96.598    sm/D_states_q[2]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I2_O)        0.124    96.722 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    96.722    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X51Y18         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.442   101.442    sm/clk_out1
    SLICE_X51Y18         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.080   101.522    
                         clock uncertainty           -0.149   101.373    
    SLICE_X51Y18         FDSE (Setup_fdse_C_D)        0.029   101.402    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        101.402    
                         arrival time                         -96.722    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.078ns  (logic 54.557ns (57.381%)  route 40.521ns (42.619%))
  Logic Levels:           273  (CARRY4=236 LUT2=17 LUT3=12 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 101.450 - 100.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.549     1.549    sm/clk_out1
    SLICE_X47Y23         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     2.005 r  sm/D_states_q_reg[3]/Q
                         net (fo=176, routed)         2.800     4.805    sm/D_states_q[3]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.929 r  sm/D_states_q[6]_i_7/O
                         net (fo=28, routed)          0.761     5.690    sm/D_states_q[6]_i_7_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I4_O)        0.124     5.814 r  sm/D_registers_q[7][12]_i_64/O
                         net (fo=1, routed)           0.579     6.393    sm/D_registers_q[7][12]_i_64_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  sm/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.579     7.096    sm/D_registers_q[7][12]_i_43_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.220 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.044     8.264    sm/M_sm_bsel[0]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.414 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           0.688     9.102    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.374     9.476 r  sm/ram_reg_i_191/O
                         net (fo=60, routed)          0.499     9.975    alum/divider/D_registers_q[7][12]_i_651_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.843    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.960 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    10.960    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.117 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.850    11.967    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.332    12.299 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.299    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.832 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.832    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    12.949    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.066    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.161    14.344    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.124    14.468 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.468    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.018 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.018    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.132 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.132    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.246 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.246    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.360 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.360    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.631 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.930    16.561    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X45Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.390 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.835    18.724    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.329    19.053 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    19.053    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.603 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.173 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.727    20.900    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X44Y18         LUT2 (Prop_lut2_I1_O)        0.313    21.213 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    21.213    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.763 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.763    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.877    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.991 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.991    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    22.105    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.219 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.261    23.480    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.604 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.604    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.154 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    24.154    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.268 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    24.268    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.382 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.382    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.496 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.496    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.610 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.610    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.881 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          0.995    25.876    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X42Y19         LUT2 (Prop_lut2_I1_O)        0.373    26.249 r  alum/divider/D_registers_q[7][12]_i_504/O
                         net (fo=1, routed)           0.000    26.249    alum/divider/D_registers_q[7][12]_i_504_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.782 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.782    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.016 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    27.016    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.133 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    27.133    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.250 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    27.250    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.407 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.898    28.305    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.332    28.637 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.637    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.187 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.301 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    29.301    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.415 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.415    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.529 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.529    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.643 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.643    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.871 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.738    30.609    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.313    30.922 r  alum/divider/D_registers_q[7][12]_i_452/O
                         net (fo=1, routed)           0.000    30.922    alum/divider/D_registers_q[7][12]_i_452_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.472 r  alum/divider/D_registers_q_reg[7][12]_i_416/CO[3]
                         net (fo=1, routed)           0.000    31.472    alum/divider/D_registers_q_reg[7][12]_i_416_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.586 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.586    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.700 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.700    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.009    31.823    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.937 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.937    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.051 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.252    33.303    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.124    33.427 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.427    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.960 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.960    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.077 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    34.077    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.194 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    34.194    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.311 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.009    34.320    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.437 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.437    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.554 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.554    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.808 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.922    35.730    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.367    36.097 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    36.097    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.630 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.630    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.747 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.864 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.864    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.981 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.009    36.990    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.107 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    37.107    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.224 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    37.224    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.381 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          0.930    38.311    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.332    38.643 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.643    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.193 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    39.193    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.307 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.307    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.421 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.009    39.544    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.772    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.000 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.925    40.925    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.313    41.238 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    41.238    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.771 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.771    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.888 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.888    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.005 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    42.005    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.122 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    42.122    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.239 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.356 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.009    42.365    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.337    43.819    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.124    43.943 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.943    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.493 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.493    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.607 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.607    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.721 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.721    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.835 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.949 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.949    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.063 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.448 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.223    46.671    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.373    47.044 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    47.044    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.594 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.164 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.278 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    48.278    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.435 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.036    49.471    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.329    49.800 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.800    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.350 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    50.350    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.464 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.464    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.578 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.578    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.692 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.692    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.806 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.806    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.920    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.034 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    51.034    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.262 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.924    52.186    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    52.499 r  alum/divider/D_registers_q[7][12]_i_196/O
                         net (fo=1, routed)           0.000    52.499    alum/divider/D_registers_q[7][12]_i_196_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.032 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    53.032    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.149 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    53.149    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.266 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.383 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.383    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.500 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.500    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.617 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.734 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          1.273    55.007    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.124    55.131 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    55.131    alum/divider/ram_reg_i_982_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.681 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.681    alum/divider/ram_reg_i_911_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.795 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.795    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.909 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.909    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.023 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.023    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.137 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    56.137    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.251 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    56.251    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.365 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    56.365    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.479 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.750 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.691    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.373    58.064 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    58.064    alum/divider/ram_reg_i_978_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.614 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    58.614    alum/divider/ram_reg_i_906_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.728 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    58.728    alum/divider/ram_reg_i_836_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.842 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.842    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.956 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.956    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.070 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    59.070    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.184 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.184    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.298 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    59.298    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.412 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.412    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.569 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.093    60.662    alum/divider/d0[12]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.991 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    60.991    alum/divider/ram_reg_i_975_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.541 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    61.541    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.655 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    61.655    alum/divider/ram_reg_i_831_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.769 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    61.769    alum/divider/ram_reg_i_769_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.883 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.883    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.997 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.997    alum/divider/ram_reg_i_681_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.111 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    62.111    alum/divider/ram_reg_i_598_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.225 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    62.225    alum/divider/ram_reg_i_505_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.339 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    62.339    alum/divider/ram_reg_i_404_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.496 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.063    63.559    alum/divider/d0[11]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.344 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    64.344    alum/divider/ram_reg_i_900_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.458 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    64.458    alum/divider/ram_reg_i_830_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.572 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    64.572    alum/divider/ram_reg_i_768_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.686 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    64.686    alum/divider/ram_reg_i_692_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.800 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.800    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.914 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.914    alum/divider/ram_reg_i_518_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.028 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    65.028    alum/divider/ram_reg_i_419_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.142 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    65.142    alum/divider/ram_reg_i_314_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.299 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.974    66.273    alum/divider/d0[10]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.602 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    66.602    alum/divider/ram_reg_i_985_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.135 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    67.135    alum/divider/ram_reg_i_916_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.252 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    67.252    alum/divider/ram_reg_i_841_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.369 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    67.369    alum/divider/ram_reg_i_774_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.486 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    67.486    alum/divider/ram_reg_i_697_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.603 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    67.603    alum/divider/ram_reg_i_615_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.720 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.720    alum/divider/ram_reg_i_523_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.837 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/divider/ram_reg_i_426_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.954 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.954    alum/divider/ram_reg_i_324_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.111 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.977    69.087    alum/divider/d0[9]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.875 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.875    alum/divider/ram_reg_i_922_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.989 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.989    alum/divider/ram_reg_i_851_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.103 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    70.103    alum/divider/ram_reg_i_785_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.217 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    70.217    alum/divider/ram_reg_i_779_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.331 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    70.331    alum/divider/ram_reg_i_702_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.445 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    70.445    alum/divider/ram_reg_i_620_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.559 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.559    alum/divider/ram_reg_i_528_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.673 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.673    alum/divider/ram_reg_i_431_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.830 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          0.918    71.748    alum/divider/d0[8]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    72.077 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    72.077    alum/divider/ram_reg_i_988_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.627 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.627    alum/divider/ram_reg_i_921_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.741 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.741    alum/divider/ram_reg_i_850_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.855 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.855    alum/divider/ram_reg_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.969 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.969    alum/divider/ram_reg_i_708_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.083 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    73.083    alum/divider/ram_reg_i_628_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.197 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.197    alum/divider/ram_reg_i_535_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.311 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.311    alum/divider/ram_reg_i_439_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.425 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/divider/ram_reg_i_337_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.582 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.126    74.708    alum/divider/d0[7]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.037 r  alum/divider/ram_reg_i_998/O
                         net (fo=1, routed)           0.000    75.037    alum/divider/ram_reg_i_998_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.438 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    75.438    alum/divider/ram_reg_i_941_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.552 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.552    alum/divider/ram_reg_i_875_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.666 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.666    alum/divider/ram_reg_i_860_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.780 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.780    alum/divider/ram_reg_i_790_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.894 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.894    alum/divider/ram_reg_i_713_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.008 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    76.008    alum/divider/ram_reg_i_635_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.122 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    76.122    alum/divider/ram_reg_i_544_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.236 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.236    alum/divider/ram_reg_i_446_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.393 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          0.953    77.346    alum/divider/d0[6]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.675 r  alum/divider/ram_reg_i_997/O
                         net (fo=1, routed)           0.000    77.675    alum/divider/ram_reg_i_997_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.208 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    78.208    alum/divider/ram_reg_i_936_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.325 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_870_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.442 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    78.442    alum/divider/ram_reg_i_801_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.559 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.559    alum/divider/ram_reg_i_795_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.676 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/divider/ram_reg_i_718_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.793 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.793    alum/divider/ram_reg_i_640_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.910 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/divider/ram_reg_i_550_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.027 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.027    alum/divider/ram_reg_i_457_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.184 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.106    80.291    alum/divider/d0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.623 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.173 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    81.173    alum/divider/ram_reg_i_935_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.287 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    81.287    alum/divider/ram_reg_i_869_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.401 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    81.401    alum/divider/ram_reg_i_800_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.515 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    81.515    alum/divider/ram_reg_i_723_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.629 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.629    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.743 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.743    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.857 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.857    alum/divider/ram_reg_i_460_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.971 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.971    alum/divider/ram_reg_i_356_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.128 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.987    83.115    alum/divider/d0[4]
    SLICE_X41Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.444 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    83.444    alum/divider/ram_reg_i_1003_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.994 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.994    alum/divider/ram_reg_i_950_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.108 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    84.108    alum/divider/ram_reg_i_880_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.222 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    84.222    alum/divider/ram_reg_i_806_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.336 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    84.336    alum/divider/ram_reg_i_728_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.450 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    84.450    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.564 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.564    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.678 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.678    alum/divider/ram_reg_i_465_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.792 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.792    alum/divider/ram_reg_i_362_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.949 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.951    85.900    alum/divider/d0[3]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.229 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    86.229    alum/divider/ram_reg_i_1006_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.779 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.779    alum/divider/ram_reg_i_955_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.893 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.893    alum/divider/ram_reg_i_885_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.007 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    87.007    alum/divider/ram_reg_i_811_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.121 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    87.121    alum/divider/ram_reg_i_733_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.235 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    87.235    alum/divider/ram_reg_i_655_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.349 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.349    alum/divider/ram_reg_i_565_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.463 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.463    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.577 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.734 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.992    88.726    alum/divider/d0[2]
    SLICE_X44Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.511 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.511    alum/divider/ram_reg_i_960_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.625 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.625    alum/divider/ram_reg_i_890_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.739 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.739    alum/divider/ram_reg_i_816_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.853 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.853    alum/divider/ram_reg_i_738_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.967 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.967    alum/divider/ram_reg_i_660_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.081 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.081    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.195 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.195    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.309 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.309    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.466 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.943    91.409    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.738 r  alum/divider/ram_reg_i_1018/O
                         net (fo=1, routed)           0.000    91.738    alum/divider/ram_reg_i_1018_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.270 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    92.270    alum/divider/ram_reg_i_1010_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.384 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    92.384    alum/divider/ram_reg_i_965_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.498 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.498    alum/divider/ram_reg_i_895_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.612 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.612    alum/divider/ram_reg_i_821_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.726 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.726    alum/divider/ram_reg_i_743_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.840 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.840    alum/divider/ram_reg_i_665_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.954 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.954    alum/divider/ram_reg_i_575_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.068 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.068    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.339 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.712    94.051    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.373    94.424 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.586    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.710 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.710    sm/ram_reg_i_136_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    94.919 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.660    95.579    sm/M_alum_out[0]
    SLICE_X47Y13         LUT6 (Prop_lut6_I2_O)        0.297    95.876 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.751    96.628    L_reg/D[0]
    SLICE_X53Y10         FDRE                                         r  L_reg/D_registers_q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.450   101.450    L_reg/clk_out1
    SLICE_X53Y10         FDRE                                         r  L_reg/D_registers_q_reg[3][0]/C
                         clock pessimism              0.080   101.530    
                         clock uncertainty           -0.149   101.381    
    SLICE_X53Y10         FDRE (Setup_fdre_C_D)       -0.067   101.314    L_reg/D_registers_q_reg[3][0]
  -------------------------------------------------------------------
                         required time                        101.314    
                         arrival time                         -96.628    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.074ns  (logic 54.557ns (57.383%)  route 40.518ns (42.617%))
  Logic Levels:           273  (CARRY4=236 LUT2=17 LUT3=12 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 101.447 - 100.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.549     1.549    sm/clk_out1
    SLICE_X47Y23         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     2.005 r  sm/D_states_q_reg[3]/Q
                         net (fo=176, routed)         2.800     4.805    sm/D_states_q[3]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.929 r  sm/D_states_q[6]_i_7/O
                         net (fo=28, routed)          0.761     5.690    sm/D_states_q[6]_i_7_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I4_O)        0.124     5.814 r  sm/D_registers_q[7][12]_i_64/O
                         net (fo=1, routed)           0.579     6.393    sm/D_registers_q[7][12]_i_64_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  sm/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.579     7.096    sm/D_registers_q[7][12]_i_43_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.220 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.044     8.264    sm/M_sm_bsel[0]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.414 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           0.688     9.102    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.374     9.476 r  sm/ram_reg_i_191/O
                         net (fo=60, routed)          0.499     9.975    alum/divider/D_registers_q[7][12]_i_651_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.843    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.960 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    10.960    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.117 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.850    11.967    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.332    12.299 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.299    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.832 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.832    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    12.949    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.066    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.161    14.344    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.124    14.468 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.468    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.018 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.018    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.132 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.132    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.246 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.246    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.360 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.360    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.631 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.930    16.561    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X45Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.390 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.835    18.724    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.329    19.053 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    19.053    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.603 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.173 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.727    20.900    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X44Y18         LUT2 (Prop_lut2_I1_O)        0.313    21.213 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    21.213    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.763 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.763    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.877    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.991 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.991    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    22.105    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.219 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.261    23.480    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.604 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.604    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.154 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    24.154    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.268 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    24.268    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.382 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.382    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.496 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.496    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.610 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.610    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.881 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          0.995    25.876    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X42Y19         LUT2 (Prop_lut2_I1_O)        0.373    26.249 r  alum/divider/D_registers_q[7][12]_i_504/O
                         net (fo=1, routed)           0.000    26.249    alum/divider/D_registers_q[7][12]_i_504_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.782 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.782    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.016 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    27.016    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.133 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    27.133    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.250 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    27.250    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.407 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.898    28.305    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.332    28.637 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.637    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.187 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.301 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    29.301    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.415 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.415    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.529 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.529    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.643 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.643    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.871 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.738    30.609    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.313    30.922 r  alum/divider/D_registers_q[7][12]_i_452/O
                         net (fo=1, routed)           0.000    30.922    alum/divider/D_registers_q[7][12]_i_452_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.472 r  alum/divider/D_registers_q_reg[7][12]_i_416/CO[3]
                         net (fo=1, routed)           0.000    31.472    alum/divider/D_registers_q_reg[7][12]_i_416_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.586 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.586    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.700 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.700    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.009    31.823    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.937 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.937    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.051 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.252    33.303    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.124    33.427 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.427    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.960 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.960    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.077 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    34.077    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.194 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    34.194    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.311 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.009    34.320    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.437 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.437    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.554 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.554    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.808 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.922    35.730    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.367    36.097 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    36.097    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.630 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.630    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.747 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.864 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.864    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.981 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.009    36.990    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.107 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    37.107    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.224 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    37.224    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.381 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          0.930    38.311    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.332    38.643 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.643    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.193 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    39.193    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.307 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.307    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.421 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.009    39.544    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.772    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.000 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.925    40.925    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.313    41.238 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    41.238    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.771 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.771    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.888 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.888    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.005 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    42.005    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.122 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    42.122    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.239 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.356 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.009    42.365    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.337    43.819    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.124    43.943 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.943    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.493 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.493    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.607 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.607    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.721 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.721    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.835 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.949 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.949    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.063 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.448 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.223    46.671    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.373    47.044 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    47.044    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.594 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.164 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.278 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    48.278    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.435 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.036    49.471    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.329    49.800 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.800    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.350 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    50.350    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.464 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.464    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.578 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.578    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.692 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.692    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.806 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.806    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.920    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.034 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    51.034    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.262 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.924    52.186    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    52.499 r  alum/divider/D_registers_q[7][12]_i_196/O
                         net (fo=1, routed)           0.000    52.499    alum/divider/D_registers_q[7][12]_i_196_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.032 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    53.032    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.149 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    53.149    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.266 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.383 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.383    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.500 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.500    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.617 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.734 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          1.273    55.007    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.124    55.131 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    55.131    alum/divider/ram_reg_i_982_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.681 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.681    alum/divider/ram_reg_i_911_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.795 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.795    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.909 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.909    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.023 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.023    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.137 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    56.137    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.251 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    56.251    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.365 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    56.365    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.479 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.750 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.691    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.373    58.064 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    58.064    alum/divider/ram_reg_i_978_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.614 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    58.614    alum/divider/ram_reg_i_906_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.728 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    58.728    alum/divider/ram_reg_i_836_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.842 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.842    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.956 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.956    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.070 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    59.070    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.184 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.184    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.298 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    59.298    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.412 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.412    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.569 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.093    60.662    alum/divider/d0[12]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.991 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    60.991    alum/divider/ram_reg_i_975_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.541 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    61.541    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.655 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    61.655    alum/divider/ram_reg_i_831_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.769 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    61.769    alum/divider/ram_reg_i_769_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.883 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.883    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.997 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.997    alum/divider/ram_reg_i_681_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.111 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    62.111    alum/divider/ram_reg_i_598_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.225 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    62.225    alum/divider/ram_reg_i_505_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.339 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    62.339    alum/divider/ram_reg_i_404_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.496 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.063    63.559    alum/divider/d0[11]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.344 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    64.344    alum/divider/ram_reg_i_900_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.458 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    64.458    alum/divider/ram_reg_i_830_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.572 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    64.572    alum/divider/ram_reg_i_768_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.686 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    64.686    alum/divider/ram_reg_i_692_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.800 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.800    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.914 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.914    alum/divider/ram_reg_i_518_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.028 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    65.028    alum/divider/ram_reg_i_419_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.142 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    65.142    alum/divider/ram_reg_i_314_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.299 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.974    66.273    alum/divider/d0[10]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.602 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    66.602    alum/divider/ram_reg_i_985_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.135 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    67.135    alum/divider/ram_reg_i_916_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.252 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    67.252    alum/divider/ram_reg_i_841_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.369 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    67.369    alum/divider/ram_reg_i_774_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.486 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    67.486    alum/divider/ram_reg_i_697_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.603 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    67.603    alum/divider/ram_reg_i_615_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.720 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.720    alum/divider/ram_reg_i_523_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.837 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/divider/ram_reg_i_426_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.954 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.954    alum/divider/ram_reg_i_324_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.111 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.977    69.087    alum/divider/d0[9]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.875 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.875    alum/divider/ram_reg_i_922_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.989 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.989    alum/divider/ram_reg_i_851_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.103 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    70.103    alum/divider/ram_reg_i_785_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.217 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    70.217    alum/divider/ram_reg_i_779_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.331 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    70.331    alum/divider/ram_reg_i_702_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.445 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    70.445    alum/divider/ram_reg_i_620_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.559 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.559    alum/divider/ram_reg_i_528_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.673 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.673    alum/divider/ram_reg_i_431_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.830 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          0.918    71.748    alum/divider/d0[8]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    72.077 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    72.077    alum/divider/ram_reg_i_988_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.627 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.627    alum/divider/ram_reg_i_921_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.741 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.741    alum/divider/ram_reg_i_850_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.855 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.855    alum/divider/ram_reg_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.969 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.969    alum/divider/ram_reg_i_708_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.083 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    73.083    alum/divider/ram_reg_i_628_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.197 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.197    alum/divider/ram_reg_i_535_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.311 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.311    alum/divider/ram_reg_i_439_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.425 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/divider/ram_reg_i_337_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.582 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.126    74.708    alum/divider/d0[7]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.037 r  alum/divider/ram_reg_i_998/O
                         net (fo=1, routed)           0.000    75.037    alum/divider/ram_reg_i_998_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.438 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    75.438    alum/divider/ram_reg_i_941_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.552 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.552    alum/divider/ram_reg_i_875_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.666 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.666    alum/divider/ram_reg_i_860_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.780 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.780    alum/divider/ram_reg_i_790_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.894 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.894    alum/divider/ram_reg_i_713_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.008 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    76.008    alum/divider/ram_reg_i_635_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.122 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    76.122    alum/divider/ram_reg_i_544_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.236 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.236    alum/divider/ram_reg_i_446_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.393 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          0.953    77.346    alum/divider/d0[6]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.675 r  alum/divider/ram_reg_i_997/O
                         net (fo=1, routed)           0.000    77.675    alum/divider/ram_reg_i_997_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.208 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    78.208    alum/divider/ram_reg_i_936_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.325 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_870_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.442 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    78.442    alum/divider/ram_reg_i_801_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.559 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.559    alum/divider/ram_reg_i_795_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.676 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/divider/ram_reg_i_718_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.793 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.793    alum/divider/ram_reg_i_640_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.910 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/divider/ram_reg_i_550_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.027 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.027    alum/divider/ram_reg_i_457_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.184 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.106    80.291    alum/divider/d0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.623 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.173 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    81.173    alum/divider/ram_reg_i_935_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.287 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    81.287    alum/divider/ram_reg_i_869_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.401 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    81.401    alum/divider/ram_reg_i_800_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.515 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    81.515    alum/divider/ram_reg_i_723_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.629 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.629    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.743 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.743    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.857 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.857    alum/divider/ram_reg_i_460_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.971 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.971    alum/divider/ram_reg_i_356_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.128 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.987    83.115    alum/divider/d0[4]
    SLICE_X41Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.444 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    83.444    alum/divider/ram_reg_i_1003_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.994 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.994    alum/divider/ram_reg_i_950_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.108 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    84.108    alum/divider/ram_reg_i_880_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.222 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    84.222    alum/divider/ram_reg_i_806_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.336 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    84.336    alum/divider/ram_reg_i_728_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.450 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    84.450    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.564 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.564    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.678 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.678    alum/divider/ram_reg_i_465_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.792 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.792    alum/divider/ram_reg_i_362_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.949 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.951    85.900    alum/divider/d0[3]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.229 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    86.229    alum/divider/ram_reg_i_1006_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.779 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.779    alum/divider/ram_reg_i_955_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.893 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.893    alum/divider/ram_reg_i_885_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.007 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    87.007    alum/divider/ram_reg_i_811_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.121 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    87.121    alum/divider/ram_reg_i_733_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.235 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    87.235    alum/divider/ram_reg_i_655_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.349 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.349    alum/divider/ram_reg_i_565_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.463 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.463    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.577 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.734 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.992    88.726    alum/divider/d0[2]
    SLICE_X44Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.511 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.511    alum/divider/ram_reg_i_960_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.625 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.625    alum/divider/ram_reg_i_890_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.739 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.739    alum/divider/ram_reg_i_816_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.853 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.853    alum/divider/ram_reg_i_738_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.967 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.967    alum/divider/ram_reg_i_660_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.081 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.081    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.195 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.195    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.309 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.309    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.466 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.943    91.409    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.738 r  alum/divider/ram_reg_i_1018/O
                         net (fo=1, routed)           0.000    91.738    alum/divider/ram_reg_i_1018_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.270 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    92.270    alum/divider/ram_reg_i_1010_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.384 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    92.384    alum/divider/ram_reg_i_965_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.498 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.498    alum/divider/ram_reg_i_895_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.612 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.612    alum/divider/ram_reg_i_821_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.726 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.726    alum/divider/ram_reg_i_743_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.840 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.840    alum/divider/ram_reg_i_665_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.954 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.954    alum/divider/ram_reg_i_575_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.068 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.068    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.339 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.712    94.051    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.373    94.424 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.586    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.710 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.710    sm/ram_reg_i_136_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    94.919 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.660    95.579    sm/M_alum_out[0]
    SLICE_X47Y13         LUT6 (Prop_lut6_I2_O)        0.297    95.876 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.747    96.624    L_reg/D[0]
    SLICE_X49Y12         FDRE                                         r  L_reg/D_registers_q_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.447   101.447    L_reg/clk_out1
    SLICE_X49Y12         FDRE                                         r  L_reg/D_registers_q_reg[7][0]/C
                         clock pessimism              0.080   101.527    
                         clock uncertainty           -0.149   101.378    
    SLICE_X49Y12         FDRE (Setup_fdre_C_D)       -0.067   101.311    L_reg/D_registers_q_reg[7][0]
  -------------------------------------------------------------------
                         required time                        101.311    
                         arrival time                         -96.624    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.094ns  (logic 54.557ns (57.371%)  route 40.537ns (42.629%))
  Logic Levels:           273  (CARRY4=236 LUT2=17 LUT3=12 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 101.449 - 100.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.549     1.549    sm/clk_out1
    SLICE_X47Y23         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     2.005 r  sm/D_states_q_reg[3]/Q
                         net (fo=176, routed)         2.800     4.805    sm/D_states_q[3]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.929 r  sm/D_states_q[6]_i_7/O
                         net (fo=28, routed)          0.761     5.690    sm/D_states_q[6]_i_7_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I4_O)        0.124     5.814 r  sm/D_registers_q[7][12]_i_64/O
                         net (fo=1, routed)           0.579     6.393    sm/D_registers_q[7][12]_i_64_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  sm/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.579     7.096    sm/D_registers_q[7][12]_i_43_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.220 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.044     8.264    sm/M_sm_bsel[0]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.414 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           0.688     9.102    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.374     9.476 r  sm/ram_reg_i_191/O
                         net (fo=60, routed)          0.499     9.975    alum/divider/D_registers_q[7][12]_i_651_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.843    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.960 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    10.960    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.117 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.850    11.967    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.332    12.299 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.299    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.832 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.832    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    12.949    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.066    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.161    14.344    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.124    14.468 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.468    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.018 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.018    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.132 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.132    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.246 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.246    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.360 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.360    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.631 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.930    16.561    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X45Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.390 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.835    18.724    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.329    19.053 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    19.053    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.603 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.717    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.831    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.945 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.945    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.173 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.727    20.900    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X44Y18         LUT2 (Prop_lut2_I1_O)        0.313    21.213 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    21.213    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.763 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.763    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.877    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.991 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.991    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    22.105    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.219 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.261    23.480    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.604 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.604    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.154 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    24.154    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.268 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    24.268    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.382 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.382    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.496 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.496    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.610 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.610    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.881 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          0.995    25.876    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X42Y19         LUT2 (Prop_lut2_I1_O)        0.373    26.249 r  alum/divider/D_registers_q[7][12]_i_504/O
                         net (fo=1, routed)           0.000    26.249    alum/divider/D_registers_q[7][12]_i_504_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.782 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.782    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.899 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.016 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    27.016    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.133 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    27.133    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.250 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    27.250    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.407 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.898    28.305    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.332    28.637 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.637    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.187 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.301 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    29.301    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.415 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.415    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.529 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.529    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.643 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.643    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.871 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.738    30.609    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.313    30.922 r  alum/divider/D_registers_q[7][12]_i_452/O
                         net (fo=1, routed)           0.000    30.922    alum/divider/D_registers_q[7][12]_i_452_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.472 r  alum/divider/D_registers_q_reg[7][12]_i_416/CO[3]
                         net (fo=1, routed)           0.000    31.472    alum/divider/D_registers_q_reg[7][12]_i_416_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.586 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.586    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.700 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.700    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.009    31.823    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.937 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.937    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.051 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.252    33.303    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.124    33.427 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.427    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.960 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.960    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.077 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    34.077    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.194 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    34.194    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.311 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.009    34.320    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.437 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.437    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.554 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.554    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.808 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.922    35.730    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.367    36.097 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    36.097    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.630 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.630    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.747 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.864 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.864    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.981 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.009    36.990    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.107 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    37.107    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.224 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    37.224    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.381 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          0.930    38.311    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.332    38.643 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.643    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.193 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    39.193    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.307 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.307    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.421 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.009    39.544    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.772    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.000 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.925    40.925    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.313    41.238 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    41.238    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.771 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.771    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.888 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.888    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.005 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    42.005    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.122 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    42.122    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.239 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.356 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.009    42.365    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.337    43.819    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.124    43.943 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.943    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.493 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.493    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.607 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.607    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.721 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.721    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.835 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.949 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.949    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.063 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.448 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.223    46.671    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.373    47.044 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    47.044    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.594 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.164 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.278 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    48.278    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.435 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.036    49.471    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.329    49.800 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.800    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.350 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    50.350    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.464 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.464    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.578 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.578    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.692 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.692    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.806 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.806    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.920    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.034 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    51.034    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.262 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.924    52.186    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    52.499 r  alum/divider/D_registers_q[7][12]_i_196/O
                         net (fo=1, routed)           0.000    52.499    alum/divider/D_registers_q[7][12]_i_196_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.032 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    53.032    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.149 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    53.149    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.266 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.383 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.383    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.500 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.500    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.617 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.734 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          1.273    55.007    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.124    55.131 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    55.131    alum/divider/ram_reg_i_982_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.681 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.681    alum/divider/ram_reg_i_911_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.795 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.795    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.909 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.909    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.023 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.023    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.137 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    56.137    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.251 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    56.251    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.365 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    56.365    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.479 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.750 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.691    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.373    58.064 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    58.064    alum/divider/ram_reg_i_978_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.614 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    58.614    alum/divider/ram_reg_i_906_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.728 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    58.728    alum/divider/ram_reg_i_836_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.842 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.842    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.956 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.956    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.070 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    59.070    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.184 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.184    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.298 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    59.298    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.412 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.412    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.569 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.093    60.662    alum/divider/d0[12]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    60.991 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    60.991    alum/divider/ram_reg_i_975_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.541 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    61.541    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.655 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    61.655    alum/divider/ram_reg_i_831_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.769 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    61.769    alum/divider/ram_reg_i_769_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.883 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.883    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.997 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.997    alum/divider/ram_reg_i_681_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.111 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    62.111    alum/divider/ram_reg_i_598_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.225 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    62.225    alum/divider/ram_reg_i_505_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.339 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    62.339    alum/divider/ram_reg_i_404_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.496 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.063    63.559    alum/divider/d0[11]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.344 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    64.344    alum/divider/ram_reg_i_900_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.458 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    64.458    alum/divider/ram_reg_i_830_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.572 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    64.572    alum/divider/ram_reg_i_768_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.686 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    64.686    alum/divider/ram_reg_i_692_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.800 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.800    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.914 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.914    alum/divider/ram_reg_i_518_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.028 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    65.028    alum/divider/ram_reg_i_419_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.142 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    65.142    alum/divider/ram_reg_i_314_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.299 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.974    66.273    alum/divider/d0[10]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.602 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    66.602    alum/divider/ram_reg_i_985_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.135 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    67.135    alum/divider/ram_reg_i_916_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.252 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    67.252    alum/divider/ram_reg_i_841_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.369 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    67.369    alum/divider/ram_reg_i_774_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.486 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    67.486    alum/divider/ram_reg_i_697_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.603 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    67.603    alum/divider/ram_reg_i_615_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.720 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.720    alum/divider/ram_reg_i_523_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.837 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/divider/ram_reg_i_426_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.954 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.954    alum/divider/ram_reg_i_324_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.111 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.977    69.087    alum/divider/d0[9]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.875 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.875    alum/divider/ram_reg_i_922_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.989 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.989    alum/divider/ram_reg_i_851_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.103 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    70.103    alum/divider/ram_reg_i_785_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.217 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    70.217    alum/divider/ram_reg_i_779_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.331 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    70.331    alum/divider/ram_reg_i_702_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.445 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    70.445    alum/divider/ram_reg_i_620_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.559 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.559    alum/divider/ram_reg_i_528_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.673 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.673    alum/divider/ram_reg_i_431_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.830 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          0.918    71.748    alum/divider/d0[8]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    72.077 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    72.077    alum/divider/ram_reg_i_988_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.627 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.627    alum/divider/ram_reg_i_921_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.741 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.741    alum/divider/ram_reg_i_850_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.855 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.855    alum/divider/ram_reg_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.969 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.969    alum/divider/ram_reg_i_708_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.083 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    73.083    alum/divider/ram_reg_i_628_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.197 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.197    alum/divider/ram_reg_i_535_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.311 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    73.311    alum/divider/ram_reg_i_439_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.425 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/divider/ram_reg_i_337_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.582 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          1.126    74.708    alum/divider/d0[7]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.037 r  alum/divider/ram_reg_i_998/O
                         net (fo=1, routed)           0.000    75.037    alum/divider/ram_reg_i_998_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.438 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    75.438    alum/divider/ram_reg_i_941_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.552 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.552    alum/divider/ram_reg_i_875_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.666 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.666    alum/divider/ram_reg_i_860_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.780 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.780    alum/divider/ram_reg_i_790_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.894 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.894    alum/divider/ram_reg_i_713_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.008 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    76.008    alum/divider/ram_reg_i_635_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.122 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    76.122    alum/divider/ram_reg_i_544_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.236 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.236    alum/divider/ram_reg_i_446_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.393 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          0.953    77.346    alum/divider/d0[6]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    77.675 r  alum/divider/ram_reg_i_997/O
                         net (fo=1, routed)           0.000    77.675    alum/divider/ram_reg_i_997_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.208 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    78.208    alum/divider/ram_reg_i_936_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.325 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_870_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.442 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    78.442    alum/divider/ram_reg_i_801_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.559 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.559    alum/divider/ram_reg_i_795_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.676 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/divider/ram_reg_i_718_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.793 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.793    alum/divider/ram_reg_i_640_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.910 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/divider/ram_reg_i_550_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.027 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    79.027    alum/divider/ram_reg_i_457_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.184 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.106    80.291    alum/divider/d0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.623 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.623    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.173 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    81.173    alum/divider/ram_reg_i_935_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.287 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    81.287    alum/divider/ram_reg_i_869_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.401 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    81.401    alum/divider/ram_reg_i_800_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.515 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    81.515    alum/divider/ram_reg_i_723_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.629 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.629    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.743 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.743    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.857 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.857    alum/divider/ram_reg_i_460_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.971 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.971    alum/divider/ram_reg_i_356_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.128 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.987    83.115    alum/divider/d0[4]
    SLICE_X41Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.444 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    83.444    alum/divider/ram_reg_i_1003_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.994 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.994    alum/divider/ram_reg_i_950_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.108 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    84.108    alum/divider/ram_reg_i_880_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.222 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    84.222    alum/divider/ram_reg_i_806_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.336 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    84.336    alum/divider/ram_reg_i_728_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.450 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    84.450    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.564 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.564    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.678 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.678    alum/divider/ram_reg_i_465_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.792 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.792    alum/divider/ram_reg_i_362_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.949 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.951    85.900    alum/divider/d0[3]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.229 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    86.229    alum/divider/ram_reg_i_1006_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.779 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.779    alum/divider/ram_reg_i_955_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.893 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.893    alum/divider/ram_reg_i_885_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.007 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    87.007    alum/divider/ram_reg_i_811_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.121 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    87.121    alum/divider/ram_reg_i_733_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.235 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    87.235    alum/divider/ram_reg_i_655_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.349 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.349    alum/divider/ram_reg_i_565_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.463 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.463    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.577 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.734 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.992    88.726    alum/divider/d0[2]
    SLICE_X44Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.511 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.511    alum/divider/ram_reg_i_960_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.625 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.625    alum/divider/ram_reg_i_890_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.739 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.739    alum/divider/ram_reg_i_816_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.853 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.853    alum/divider/ram_reg_i_738_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.967 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.967    alum/divider/ram_reg_i_660_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.081 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.081    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.195 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    90.195    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.309 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.309    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.466 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.943    91.409    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.738 r  alum/divider/ram_reg_i_1018/O
                         net (fo=1, routed)           0.000    91.738    alum/divider/ram_reg_i_1018_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.270 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    92.270    alum/divider/ram_reg_i_1010_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.384 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    92.384    alum/divider/ram_reg_i_965_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.498 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.498    alum/divider/ram_reg_i_895_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.612 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.612    alum/divider/ram_reg_i_821_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.726 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.726    alum/divider/ram_reg_i_743_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.840 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.840    alum/divider/ram_reg_i_665_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.954 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.954    alum/divider/ram_reg_i_575_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.068 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    93.068    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.339 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.712    94.051    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.373    94.424 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.586    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.710 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.710    sm/ram_reg_i_136_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    94.919 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.660    95.579    sm/M_alum_out[0]
    SLICE_X47Y13         LUT6 (Prop_lut6_I2_O)        0.297    95.876 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.767    96.643    L_reg/D[0]
    SLICE_X50Y11         FDRE                                         r  L_reg/D_registers_q_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.449   101.449    L_reg/clk_out1
    SLICE_X50Y11         FDRE                                         r  L_reg/D_registers_q_reg[4][0]/C
                         clock pessimism              0.080   101.529    
                         clock uncertainty           -0.149   101.380    
    SLICE_X50Y11         FDRE (Setup_fdre_C_D)       -0.031   101.349    L_reg/D_registers_q_reg[4][0]
  -------------------------------------------------------------------
                         required time                        101.349    
                         arrival time                         -96.644    
  -------------------------------------------------------------------
                         slack                                  4.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     0.854    cond_butt_next_play/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.014 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.015    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.069 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.069    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_7
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     0.854    cond_butt_next_play/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.014 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.015    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.080 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.080    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1611395108[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1611395108[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.559     0.559    forLoop_idx_0_1611395108[2].cond_butt_dirs/sync/clk_out1
    SLICE_X48Y31         FDRE                                         r  forLoop_idx_0_1611395108[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  forLoop_idx_0_1611395108[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.765    forLoop_idx_0_1611395108[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X48Y31         FDRE                                         r  forLoop_idx_0_1611395108[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.827     0.827    forLoop_idx_0_1611395108[2].cond_butt_dirs/sync/clk_out1
    SLICE_X48Y31         FDRE                                         r  forLoop_idx_0_1611395108[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.075     0.634    forLoop_idx_0_1611395108[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     0.854    cond_butt_next_play/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.014 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.015    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.105 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.105    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     0.854    cond_butt_next_play/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.014 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.015    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.105 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.105    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_6
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     0.854    cond_butt_next_play/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.014 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.015    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.054 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.054    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.108 r  cond_butt_next_play/D_ctr_q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.108    cond_butt_next_play/D_ctr_q_reg[12]_i_1__0_n_7
    SLICE_X63Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[12]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.594     0.594    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.814    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.864     0.864    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.060     0.654    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.558     0.558    forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/clk_out1
    SLICE_X56Y28         FDRE                                         r  forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.777    forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X56Y28         FDRE                                         r  forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.825     0.825    forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/clk_out1
    SLICE_X56Y28         FDRE                                         r  forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.060     0.618    forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1611395108[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1611395108[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.560     0.560    forLoop_idx_0_1611395108[3].cond_butt_dirs/sync/clk_out1
    SLICE_X56Y30         FDRE                                         r  forLoop_idx_0_1611395108[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  forLoop_idx_0_1611395108[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.779    forLoop_idx_0_1611395108[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X56Y30         FDRE                                         r  forLoop_idx_0_1611395108[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.827     0.827    forLoop_idx_0_1611395108[3].cond_butt_dirs/sync/clk_out1
    SLICE_X56Y30         FDRE                                         r  forLoop_idx_0_1611395108[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.267     0.560    
    SLICE_X56Y30         FDRE (Hold_fdre_C_D)         0.060     0.620    forLoop_idx_0_1611395108[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.812    forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.862     0.862    forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.060     0.652    forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y2      brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y3      brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y11     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y8      L_reg/D_registers_q_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y11     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y11     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y11     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y11     L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.279ns  (logic 0.642ns (10.225%)  route 5.637ns (89.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.692     6.836    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.124     6.960 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.945     7.905    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.279ns  (logic 0.642ns (10.225%)  route 5.637ns (89.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.692     6.836    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.124     6.960 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.945     7.905    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.192ns  (logic 0.642ns (10.369%)  route 5.550ns (89.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.290     6.434    aseg_driver/ctr/Q[0]
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.124     6.558 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          1.260     7.818    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.515     4.920    aseg_driver/ctr/clk
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.192ns  (logic 0.642ns (10.369%)  route 5.550ns (89.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.290     6.434    aseg_driver/ctr/Q[0]
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.124     6.558 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          1.260     7.818    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.515     4.920    aseg_driver/ctr/clk
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.140ns  (logic 0.642ns (10.456%)  route 5.498ns (89.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.692     6.836    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.124     6.960 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.806     7.766    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    timerseg_driver/ctr/clk
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.140ns  (logic 0.642ns (10.456%)  route 5.498ns (89.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.692     6.836    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.124     6.960 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.806     7.766    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    timerseg_driver/ctr/clk
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.140ns  (logic 0.642ns (10.456%)  route 5.498ns (89.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.692     6.836    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.124     6.960 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.806     7.766    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    timerseg_driver/ctr/clk
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.140ns  (logic 0.642ns (10.456%)  route 5.498ns (89.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.692     6.836    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.124     6.960 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.806     7.766    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    timerseg_driver/ctr/clk
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.053ns  (logic 0.642ns (10.606%)  route 5.411ns (89.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.290     6.434    aseg_driver/ctr/Q[0]
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.124     6.558 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          1.122     7.679    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X59Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.516     4.921    aseg_driver/ctr/clk
    SLICE_X59Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.053ns  (logic 0.642ns (10.606%)  route 5.411ns (89.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.290     6.434    aseg_driver/ctr/Q[0]
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.124     6.558 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          1.122     7.679    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X59Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.516     4.921    aseg_driver/ctr/clk
    SLICE_X59Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.245ns  (logic 0.209ns (9.310%)  route 2.036ns (90.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.908     2.664    aseg_driver/ctr/Q[0]
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.045     2.709 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.128     2.838    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X59Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     2.053    aseg_driver/ctr/clk
    SLICE_X59Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.245ns  (logic 0.209ns (9.310%)  route 2.036ns (90.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.908     2.664    aseg_driver/ctr/Q[0]
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.045     2.709 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.128     2.838    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X59Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     2.053    aseg_driver/ctr/clk
    SLICE_X59Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.245ns  (logic 0.209ns (9.310%)  route 2.036ns (90.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.908     2.664    aseg_driver/ctr/Q[0]
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.045     2.709 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.128     2.838    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X59Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     2.053    aseg_driver/ctr/clk
    SLICE_X59Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.245ns  (logic 0.209ns (9.310%)  route 2.036ns (90.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.908     2.664    aseg_driver/ctr/Q[0]
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.045     2.709 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.128     2.838    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X59Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     2.053    aseg_driver/ctr/clk
    SLICE_X59Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.386ns  (logic 0.209ns (8.758%)  route 2.177ns (91.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         2.035     2.791    bseg_driver/ctr/Q[0]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.836 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.143     2.979    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X65Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    bseg_driver/ctr/clk
    SLICE_X65Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.386ns  (logic 0.209ns (8.758%)  route 2.177ns (91.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         2.035     2.791    bseg_driver/ctr/Q[0]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.836 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.143     2.979    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X65Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    bseg_driver/ctr/clk
    SLICE_X65Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.386ns  (logic 0.209ns (8.758%)  route 2.177ns (91.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         2.035     2.791    bseg_driver/ctr/Q[0]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.836 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.143     2.979    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X65Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    bseg_driver/ctr/clk
    SLICE_X65Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.386ns  (logic 0.209ns (8.758%)  route 2.177ns (91.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         2.035     2.791    bseg_driver/ctr/Q[0]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.836 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.143     2.979    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X65Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    bseg_driver/ctr/clk
    SLICE_X65Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.387ns  (logic 0.209ns (8.757%)  route 2.178ns (91.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         2.045     2.802    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.847 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.133     2.979    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    timerseg_driver/ctr/clk
    SLICE_X62Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.387ns  (logic 0.209ns (8.757%)  route 2.178ns (91.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         2.045     2.802    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.847 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.133     2.979    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    timerseg_driver/ctr/clk
    SLICE_X62Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.792ns  (logic 4.496ns (32.597%)  route 9.296ns (67.403%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          1.484     7.163    L_reg/M_ctr_value_5[0]
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.287 r  L_reg/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.960     8.247    L_reg/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.371 r  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           0.997     9.367    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.394    10.885    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X55Y13         LUT4 (Prop_lut4_I3_O)        0.124    11.009 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.461    15.470    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    19.014 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.014    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.738ns  (logic 4.674ns (34.020%)  route 9.064ns (65.980%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          1.484     7.163    L_reg/M_ctr_value_5[0]
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.287 r  L_reg/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.960     8.247    L_reg/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.371 r  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           0.997     9.367    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.989    10.480    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X55Y13         LUT4 (Prop_lut4_I3_O)        0.118    10.598 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.635    15.233    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.728    18.961 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.961    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.614ns  (logic 4.499ns (33.046%)  route 9.115ns (66.954%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          1.484     7.163    L_reg/M_ctr_value_5[0]
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.287 r  L_reg/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.960     8.247    L_reg/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.371 r  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           0.997     9.367    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.882    10.373    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124    10.497 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.792    15.290    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    18.837 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.837    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.515ns  (logic 4.765ns (35.259%)  route 8.750ns (64.741%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          1.484     7.163    L_reg/M_ctr_value_5[0]
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.287 r  L_reg/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.960     8.247    L_reg/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.371 r  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           0.997     9.367    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.159    10.650    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X55Y13         LUT4 (Prop_lut4_I2_O)        0.150    10.800 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.150    14.950    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.787    18.738 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.738    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.274ns  (logic 4.708ns (35.465%)  route 8.567ns (64.535%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          1.484     7.163    L_reg/M_ctr_value_5[0]
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.287 r  L_reg/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.960     8.247    L_reg/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.371 r  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           0.997     9.367    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.394    10.885    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X55Y13         LUT4 (Prop_lut4_I3_O)        0.154    11.039 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.732    14.771    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    18.497 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    18.497    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.665ns  (logic 4.469ns (35.284%)  route 8.196ns (64.716%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          1.484     7.163    L_reg/M_ctr_value_5[0]
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.287 f  L_reg/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.960     8.247    L_reg/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.371 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           0.997     9.367    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     9.491 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.159    10.650    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X55Y13         LUT4 (Prop_lut4_I3_O)        0.124    10.774 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.596    14.371    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    17.887 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.887    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.624ns  (logic 4.526ns (35.851%)  route 8.098ns (64.149%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          1.484     7.163    L_reg/M_ctr_value_5[0]
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.287 r  L_reg/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.960     8.247    L_reg/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.371 r  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           0.997     9.367    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.989    10.480    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X55Y13         LUT4 (Prop_lut4_I3_O)        0.124    10.604 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.668    14.273    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    17.847 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.847    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.747ns  (logic 4.952ns (42.161%)  route 6.794ns (57.839%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X65Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.126     6.804    bseg_driver/ctr/S[1]
    SLICE_X58Y4          LUT2 (Prop_lut2_I0_O)        0.152     6.956 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.970     7.926    L_reg/bseg_OBUF[1]_inst_i_1_0[0]
    SLICE_X58Y3          LUT6 (Prop_lut6_I5_O)        0.326     8.252 f  L_reg/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.851     9.103    L_reg/bseg_OBUF[10]_inst_i_17_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.227 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.027    10.254    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.153    10.407 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.820    13.228    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.741    16.969 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.969    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.663ns  (logic 4.962ns (42.545%)  route 6.701ns (57.455%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X65Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.126     6.804    bseg_driver/ctr/S[1]
    SLICE_X58Y4          LUT2 (Prop_lut2_I0_O)        0.152     6.956 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.970     7.926    L_reg/bseg_OBUF[1]_inst_i_1_0[0]
    SLICE_X58Y3          LUT6 (Prop_lut6_I5_O)        0.326     8.252 f  L_reg/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.851     9.103    L_reg/bseg_OBUF[10]_inst_i_17_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.227 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.382    10.609    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.152    10.761 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.373    13.134    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.752    16.886 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.886    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.586ns  (logic 4.727ns (40.800%)  route 6.859ns (59.200%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X65Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.126     6.804    bseg_driver/ctr/S[1]
    SLICE_X58Y4          LUT2 (Prop_lut2_I0_O)        0.152     6.956 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.970     7.926    L_reg/bseg_OBUF[1]_inst_i_1_0[0]
    SLICE_X58Y3          LUT6 (Prop_lut6_I5_O)        0.326     8.252 f  L_reg/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.851     9.103    L_reg/bseg_OBUF[10]_inst_i_17_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.227 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.382    10.609    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.124    10.733 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.530    13.263    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    16.808 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.808    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.433ns (59.214%)  route 0.987ns (40.786%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X65Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.214     1.894    bseg_driver/ctr/S[1]
    SLICE_X65Y5          LUT2 (Prop_lut2_I1_O)        0.045     1.939 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.773     2.712    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.959 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.959    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.449ns (59.001%)  route 1.007ns (40.999%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    aseg_driver/ctr/clk
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.214     1.891    L_reg/M_ctr_value[0]
    SLICE_X62Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.936 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.124     2.060    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y11         LUT3 (Prop_lut3_I2_O)        0.045     2.105 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.669     2.773    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         1.218     3.991 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.991    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.495ns (59.852%)  route 1.003ns (40.148%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X65Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.214     1.894    bseg_driver/ctr/S[1]
    SLICE_X65Y5          LUT2 (Prop_lut2_I0_O)        0.046     1.940 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.789     2.729    bseg_OBUF[8]
    R1                   OBUF (Prop_obuf_I_O)         1.308     4.037 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.037    bseg[8]
    R1                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.454ns (56.927%)  route 1.100ns (43.073%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    aseg_driver/ctr/clk
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.258     1.934    L_reg/M_ctr_value[1]
    SLICE_X64Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.979 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.163     2.142    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I3_O)        0.045     2.187 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.679     2.867    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         1.223     4.090 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.090    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.393ns (53.969%)  route 1.188ns (46.031%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    aseg_driver/ctr/clk
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.467     2.144    aseg_driver/ctr/S[1]
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.045     2.189 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.720     2.909    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.207     4.116 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.116    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.596ns  (logic 1.456ns (56.078%)  route 1.140ns (43.922%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    aseg_driver/ctr/clk
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.258     1.934    L_reg/M_ctr_value[1]
    SLICE_X64Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.979 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.164     2.143    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I1_O)        0.045     2.188 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.719     2.907    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         1.225     4.132 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.132    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.415ns (53.433%)  route 1.234ns (46.567%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.134     1.814    timerseg_driver/ctr/S[0]
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.859 r  timerseg_driver/ctr/timerseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.099     2.958    timerseg_OBUF[7]
    D6                   OBUF (Prop_obuf_I_O)         1.229     4.188 r  timerseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.188    timerseg[7]
    D6                                                                r  timerseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.504ns (55.720%)  route 1.195ns (44.280%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    aseg_driver/ctr/clk
    SLICE_X59Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.258     1.934    L_reg/M_ctr_value[1]
    SLICE_X64Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.979 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.163     2.142    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I1_O)        0.048     2.190 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.774     2.965    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         1.270     4.235 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.235    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.711ns  (logic 1.547ns (57.064%)  route 1.164ns (42.936%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X65Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          0.318     1.998    L_reg/M_ctr_value_3[0]
    SLICE_X60Y3          LUT6 (Prop_lut6_I5_O)        0.045     2.043 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.244     2.287    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I0_O)        0.049     2.336 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.602     2.938    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         1.312     4.250 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.250    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.477ns (53.421%)  route 1.288ns (46.579%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X65Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          0.318     1.998    L_reg/M_ctr_value_3[0]
    SLICE_X60Y3          LUT6 (Prop_lut6_I5_O)        0.045     2.043 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.244     2.287    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I1_O)        0.045     2.332 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.725     3.057    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         1.246     4.303 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.303    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.632ns  (logic 11.200ns (30.574%)  route 25.432ns (69.426%))
  Logic Levels:           34  (CARRY4=7 LUT2=3 LUT3=3 LUT4=6 LUT5=9 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X51Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.456     2.027 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=19, routed)          1.041     3.069    L_reg/Q[5]
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.148     3.217 r  L_reg/L_4662e4b8_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.849     4.066    L_reg/L_4662e4b8_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.328     4.394 f  L_reg/L_4662e4b8_remainder0__0_carry_i_16__0/O
                         net (fo=4, routed)           1.290     5.684    L_reg/L_4662e4b8_remainder0__0_carry_i_16__0_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.808 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.448     6.256    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X53Y5          LUT4 (Prop_lut4_I1_O)        0.124     6.380 r  L_reg/L_4662e4b8_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.832     7.212    L_reg/L_4662e4b8_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.336 r  L_reg/L_4662e4b8_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.336    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.869 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.869    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.184 f  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.818     9.002    L_reg/L_4662e4b8_remainder0_6[7]
    SLICE_X51Y5          LUT5 (Prop_lut5_I2_O)        0.307     9.309 f  L_reg/i__carry__0_i_29/O
                         net (fo=7, routed)           1.139    10.448    L_reg/i__carry__0_i_29_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I0_O)        0.150    10.598 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=4, routed)           0.196    10.794    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.328    11.122 f  L_reg/i__carry__0_i_10__4/O
                         net (fo=4, routed)           0.819    11.942    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X51Y1          LUT5 (Prop_lut5_I4_O)        0.124    12.066 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=4, routed)           0.424    12.490    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I2_O)        0.119    12.609 f  L_reg/i__carry_i_17__4/O
                         net (fo=2, routed)           0.599    13.208    L_reg/i__carry_i_17__4_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I1_O)        0.332    13.540 f  L_reg/i__carry_i_12__2/O
                         net (fo=2, routed)           0.415    13.955    L_reg/i__carry_i_12__2_n_0
    SLICE_X49Y3          LUT4 (Prop_lut4_I3_O)        0.124    14.079 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           1.011    15.090    L_reg/D_registers_q_reg[6][8]_0[0]
    SLICE_X50Y2          LUT5 (Prop_lut5_I0_O)        0.124    15.214 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    15.214    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.727 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.727    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.966 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.970    16.936    L_reg/i__carry_i_24__3[2]
    SLICE_X48Y3          LUT5 (Prop_lut5_I1_O)        0.301    17.237 r  L_reg/i__carry_i_26__2/O
                         net (fo=2, routed)           0.445    17.682    timerseg_driver/decimal_renderer/i__carry_i_15__3
    SLICE_X48Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.806 r  timerseg_driver/decimal_renderer/i__carry_i_24__3/O
                         net (fo=4, routed)           0.823    18.629    L_reg/i__carry_i_9__3_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I0_O)        0.124    18.753 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=5, routed)           0.829    19.582    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X46Y2          LUT2 (Prop_lut2_I1_O)        0.146    19.728 f  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.744    20.472    L_reg/i__carry_i_17__3_n_0
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.328    20.800 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.668    21.467    L_reg/i__carry_i_9__3_n_0
    SLICE_X47Y0          LUT2 (Prop_lut2_I1_O)        0.124    21.591 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.520    22.112    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28[2]
    SLICE_X47Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.497 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.497    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.611 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.611    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.833 f  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.793    23.626    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y3          LUT4 (Prop_lut4_I2_O)        0.299    23.925 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.797    24.722    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.124    24.846 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.264    25.110    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X45Y2          LUT4 (Prop_lut4_I1_O)        0.124    25.234 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           1.052    26.287    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.152    26.439 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.639    27.078    L_reg/D_registers_q_reg[6][1]_2
    SLICE_X49Y1          LUT6 (Prop_lut6_I5_O)        0.326    27.404 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.790    28.194    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.124    28.318 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.422    29.740    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.124    29.864 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.792    34.657    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    38.203 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.203    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.486ns  (logic 11.409ns (31.269%)  route 25.077ns (68.731%))
  Logic Levels:           34  (CARRY4=7 LUT2=3 LUT3=2 LUT4=7 LUT5=9 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X51Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.456     2.027 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=19, routed)          1.041     3.069    L_reg/Q[5]
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.148     3.217 r  L_reg/L_4662e4b8_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.849     4.066    L_reg/L_4662e4b8_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.328     4.394 f  L_reg/L_4662e4b8_remainder0__0_carry_i_16__0/O
                         net (fo=4, routed)           1.290     5.684    L_reg/L_4662e4b8_remainder0__0_carry_i_16__0_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.808 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.448     6.256    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X53Y5          LUT4 (Prop_lut4_I1_O)        0.124     6.380 r  L_reg/L_4662e4b8_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.832     7.212    L_reg/L_4662e4b8_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.336 r  L_reg/L_4662e4b8_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.336    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.869 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.869    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.184 f  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.818     9.002    L_reg/L_4662e4b8_remainder0_6[7]
    SLICE_X51Y5          LUT5 (Prop_lut5_I2_O)        0.307     9.309 f  L_reg/i__carry__0_i_29/O
                         net (fo=7, routed)           1.139    10.448    L_reg/i__carry__0_i_29_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I0_O)        0.150    10.598 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=4, routed)           0.196    10.794    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.328    11.122 f  L_reg/i__carry__0_i_10__4/O
                         net (fo=4, routed)           0.819    11.942    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X51Y1          LUT5 (Prop_lut5_I4_O)        0.124    12.066 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=4, routed)           0.424    12.490    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I2_O)        0.119    12.609 f  L_reg/i__carry_i_17__4/O
                         net (fo=2, routed)           0.599    13.208    L_reg/i__carry_i_17__4_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I1_O)        0.332    13.540 f  L_reg/i__carry_i_12__2/O
                         net (fo=2, routed)           0.415    13.955    L_reg/i__carry_i_12__2_n_0
    SLICE_X49Y3          LUT4 (Prop_lut4_I3_O)        0.124    14.079 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           1.011    15.090    L_reg/D_registers_q_reg[6][8]_0[0]
    SLICE_X50Y2          LUT5 (Prop_lut5_I0_O)        0.124    15.214 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    15.214    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.727 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.727    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.966 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.970    16.936    L_reg/i__carry_i_24__3[2]
    SLICE_X48Y3          LUT5 (Prop_lut5_I1_O)        0.301    17.237 r  L_reg/i__carry_i_26__2/O
                         net (fo=2, routed)           0.445    17.682    timerseg_driver/decimal_renderer/i__carry_i_15__3
    SLICE_X48Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.806 r  timerseg_driver/decimal_renderer/i__carry_i_24__3/O
                         net (fo=4, routed)           0.823    18.629    L_reg/i__carry_i_9__3_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I0_O)        0.124    18.753 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=5, routed)           0.829    19.582    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X46Y2          LUT2 (Prop_lut2_I1_O)        0.146    19.728 f  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.744    20.472    L_reg/i__carry_i_17__3_n_0
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.328    20.800 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.668    21.467    L_reg/i__carry_i_9__3_n_0
    SLICE_X47Y0          LUT2 (Prop_lut2_I1_O)        0.124    21.591 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.520    22.112    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28[2]
    SLICE_X47Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.497 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.497    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.611 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.611    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.833 f  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.793    23.626    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y3          LUT4 (Prop_lut4_I2_O)        0.299    23.925 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.797    24.722    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.124    24.846 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.264    25.110    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X45Y2          LUT4 (Prop_lut4_I1_O)        0.124    25.234 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           1.052    26.287    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.152    26.439 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.639    27.078    L_reg/D_registers_q_reg[6][1]_2
    SLICE_X49Y1          LUT6 (Prop_lut6_I5_O)        0.326    27.404 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.790    28.194    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.124    28.318 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.224    29.543    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X55Y13         LUT4 (Prop_lut4_I1_O)        0.152    29.695 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.635    34.329    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.728    38.057 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.057    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.070ns  (logic 11.197ns (31.042%)  route 24.873ns (68.958%))
  Logic Levels:           34  (CARRY4=7 LUT2=3 LUT3=2 LUT4=7 LUT5=9 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X51Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.456     2.027 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=19, routed)          1.041     3.069    L_reg/Q[5]
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.148     3.217 r  L_reg/L_4662e4b8_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.849     4.066    L_reg/L_4662e4b8_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.328     4.394 f  L_reg/L_4662e4b8_remainder0__0_carry_i_16__0/O
                         net (fo=4, routed)           1.290     5.684    L_reg/L_4662e4b8_remainder0__0_carry_i_16__0_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.808 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.448     6.256    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X53Y5          LUT4 (Prop_lut4_I1_O)        0.124     6.380 r  L_reg/L_4662e4b8_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.832     7.212    L_reg/L_4662e4b8_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.336 r  L_reg/L_4662e4b8_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.336    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.869 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.869    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.184 f  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.818     9.002    L_reg/L_4662e4b8_remainder0_6[7]
    SLICE_X51Y5          LUT5 (Prop_lut5_I2_O)        0.307     9.309 f  L_reg/i__carry__0_i_29/O
                         net (fo=7, routed)           1.139    10.448    L_reg/i__carry__0_i_29_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I0_O)        0.150    10.598 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=4, routed)           0.196    10.794    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.328    11.122 f  L_reg/i__carry__0_i_10__4/O
                         net (fo=4, routed)           0.819    11.942    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X51Y1          LUT5 (Prop_lut5_I4_O)        0.124    12.066 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=4, routed)           0.424    12.490    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I2_O)        0.119    12.609 f  L_reg/i__carry_i_17__4/O
                         net (fo=2, routed)           0.599    13.208    L_reg/i__carry_i_17__4_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I1_O)        0.332    13.540 f  L_reg/i__carry_i_12__2/O
                         net (fo=2, routed)           0.415    13.955    L_reg/i__carry_i_12__2_n_0
    SLICE_X49Y3          LUT4 (Prop_lut4_I3_O)        0.124    14.079 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           1.011    15.090    L_reg/D_registers_q_reg[6][8]_0[0]
    SLICE_X50Y2          LUT5 (Prop_lut5_I0_O)        0.124    15.214 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    15.214    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.727 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.727    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.966 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.970    16.936    L_reg/i__carry_i_24__3[2]
    SLICE_X48Y3          LUT5 (Prop_lut5_I1_O)        0.301    17.237 r  L_reg/i__carry_i_26__2/O
                         net (fo=2, routed)           0.445    17.682    timerseg_driver/decimal_renderer/i__carry_i_15__3
    SLICE_X48Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.806 r  timerseg_driver/decimal_renderer/i__carry_i_24__3/O
                         net (fo=4, routed)           0.823    18.629    L_reg/i__carry_i_9__3_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I0_O)        0.124    18.753 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=5, routed)           0.829    19.582    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X46Y2          LUT2 (Prop_lut2_I1_O)        0.146    19.728 f  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.744    20.472    L_reg/i__carry_i_17__3_n_0
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.328    20.800 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.668    21.467    L_reg/i__carry_i_9__3_n_0
    SLICE_X47Y0          LUT2 (Prop_lut2_I1_O)        0.124    21.591 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.520    22.112    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28[2]
    SLICE_X47Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.497 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.497    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.611 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.611    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.833 f  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.793    23.626    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y3          LUT4 (Prop_lut4_I2_O)        0.299    23.925 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.797    24.722    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.124    24.846 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.264    25.110    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X45Y2          LUT4 (Prop_lut4_I1_O)        0.124    25.234 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           1.052    26.287    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.152    26.439 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.639    27.078    L_reg/D_registers_q_reg[6][1]_2
    SLICE_X49Y1          LUT6 (Prop_lut6_I5_O)        0.326    27.404 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.790    28.194    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.124    28.318 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.194    29.512    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X55Y13         LUT4 (Prop_lut4_I0_O)        0.124    29.636 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.461    34.097    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    37.641 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    37.641    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.060ns  (logic 11.468ns (31.804%)  route 24.591ns (68.196%))
  Logic Levels:           34  (CARRY4=7 LUT2=3 LUT3=2 LUT4=7 LUT5=9 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X51Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.456     2.027 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=19, routed)          1.041     3.069    L_reg/Q[5]
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.148     3.217 r  L_reg/L_4662e4b8_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.849     4.066    L_reg/L_4662e4b8_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.328     4.394 f  L_reg/L_4662e4b8_remainder0__0_carry_i_16__0/O
                         net (fo=4, routed)           1.290     5.684    L_reg/L_4662e4b8_remainder0__0_carry_i_16__0_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.808 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.448     6.256    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X53Y5          LUT4 (Prop_lut4_I1_O)        0.124     6.380 r  L_reg/L_4662e4b8_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.832     7.212    L_reg/L_4662e4b8_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.336 r  L_reg/L_4662e4b8_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.336    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.869 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.869    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.184 f  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.818     9.002    L_reg/L_4662e4b8_remainder0_6[7]
    SLICE_X51Y5          LUT5 (Prop_lut5_I2_O)        0.307     9.309 f  L_reg/i__carry__0_i_29/O
                         net (fo=7, routed)           1.139    10.448    L_reg/i__carry__0_i_29_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I0_O)        0.150    10.598 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=4, routed)           0.196    10.794    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.328    11.122 f  L_reg/i__carry__0_i_10__4/O
                         net (fo=4, routed)           0.819    11.942    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X51Y1          LUT5 (Prop_lut5_I4_O)        0.124    12.066 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=4, routed)           0.424    12.490    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I2_O)        0.119    12.609 f  L_reg/i__carry_i_17__4/O
                         net (fo=2, routed)           0.599    13.208    L_reg/i__carry_i_17__4_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I1_O)        0.332    13.540 f  L_reg/i__carry_i_12__2/O
                         net (fo=2, routed)           0.415    13.955    L_reg/i__carry_i_12__2_n_0
    SLICE_X49Y3          LUT4 (Prop_lut4_I3_O)        0.124    14.079 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           1.011    15.090    L_reg/D_registers_q_reg[6][8]_0[0]
    SLICE_X50Y2          LUT5 (Prop_lut5_I0_O)        0.124    15.214 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    15.214    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.727 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.727    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.966 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.970    16.936    L_reg/i__carry_i_24__3[2]
    SLICE_X48Y3          LUT5 (Prop_lut5_I1_O)        0.301    17.237 r  L_reg/i__carry_i_26__2/O
                         net (fo=2, routed)           0.445    17.682    timerseg_driver/decimal_renderer/i__carry_i_15__3
    SLICE_X48Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.806 r  timerseg_driver/decimal_renderer/i__carry_i_24__3/O
                         net (fo=4, routed)           0.823    18.629    L_reg/i__carry_i_9__3_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I0_O)        0.124    18.753 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=5, routed)           0.829    19.582    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X46Y2          LUT2 (Prop_lut2_I1_O)        0.146    19.728 f  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.744    20.472    L_reg/i__carry_i_17__3_n_0
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.328    20.800 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.668    21.467    L_reg/i__carry_i_9__3_n_0
    SLICE_X47Y0          LUT2 (Prop_lut2_I1_O)        0.124    21.591 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.520    22.112    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28[2]
    SLICE_X47Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.497 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.497    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.611 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.611    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.833 f  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.793    23.626    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y3          LUT4 (Prop_lut4_I2_O)        0.299    23.925 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.797    24.722    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.124    24.846 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.264    25.110    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X45Y2          LUT4 (Prop_lut4_I1_O)        0.124    25.234 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           1.052    26.287    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.152    26.439 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.639    27.078    L_reg/D_registers_q_reg[6][1]_2
    SLICE_X49Y1          LUT6 (Prop_lut6_I5_O)        0.326    27.404 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.790    28.194    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.124    28.318 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.223    29.542    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X55Y13         LUT4 (Prop_lut4_I1_O)        0.152    29.694 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.150    33.844    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.787    37.631 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.631    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.551ns  (logic 11.408ns (32.088%)  route 24.143ns (67.912%))
  Logic Levels:           34  (CARRY4=7 LUT2=3 LUT3=2 LUT4=7 LUT5=9 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X51Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.456     2.027 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=19, routed)          1.041     3.069    L_reg/Q[5]
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.148     3.217 r  L_reg/L_4662e4b8_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.849     4.066    L_reg/L_4662e4b8_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.328     4.394 f  L_reg/L_4662e4b8_remainder0__0_carry_i_16__0/O
                         net (fo=4, routed)           1.290     5.684    L_reg/L_4662e4b8_remainder0__0_carry_i_16__0_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.808 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.448     6.256    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X53Y5          LUT4 (Prop_lut4_I1_O)        0.124     6.380 r  L_reg/L_4662e4b8_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.832     7.212    L_reg/L_4662e4b8_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.336 r  L_reg/L_4662e4b8_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.336    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.869 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.869    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.184 f  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.818     9.002    L_reg/L_4662e4b8_remainder0_6[7]
    SLICE_X51Y5          LUT5 (Prop_lut5_I2_O)        0.307     9.309 f  L_reg/i__carry__0_i_29/O
                         net (fo=7, routed)           1.139    10.448    L_reg/i__carry__0_i_29_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I0_O)        0.150    10.598 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=4, routed)           0.196    10.794    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.328    11.122 f  L_reg/i__carry__0_i_10__4/O
                         net (fo=4, routed)           0.819    11.942    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X51Y1          LUT5 (Prop_lut5_I4_O)        0.124    12.066 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=4, routed)           0.424    12.490    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I2_O)        0.119    12.609 f  L_reg/i__carry_i_17__4/O
                         net (fo=2, routed)           0.599    13.208    L_reg/i__carry_i_17__4_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I1_O)        0.332    13.540 f  L_reg/i__carry_i_12__2/O
                         net (fo=2, routed)           0.415    13.955    L_reg/i__carry_i_12__2_n_0
    SLICE_X49Y3          LUT4 (Prop_lut4_I3_O)        0.124    14.079 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           1.011    15.090    L_reg/D_registers_q_reg[6][8]_0[0]
    SLICE_X50Y2          LUT5 (Prop_lut5_I0_O)        0.124    15.214 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    15.214    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.727 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.727    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.966 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.970    16.936    L_reg/i__carry_i_24__3[2]
    SLICE_X48Y3          LUT5 (Prop_lut5_I1_O)        0.301    17.237 r  L_reg/i__carry_i_26__2/O
                         net (fo=2, routed)           0.445    17.682    timerseg_driver/decimal_renderer/i__carry_i_15__3
    SLICE_X48Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.806 r  timerseg_driver/decimal_renderer/i__carry_i_24__3/O
                         net (fo=4, routed)           0.823    18.629    L_reg/i__carry_i_9__3_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I0_O)        0.124    18.753 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=5, routed)           0.829    19.582    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X46Y2          LUT2 (Prop_lut2_I1_O)        0.146    19.728 f  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.744    20.472    L_reg/i__carry_i_17__3_n_0
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.328    20.800 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.668    21.467    L_reg/i__carry_i_9__3_n_0
    SLICE_X47Y0          LUT2 (Prop_lut2_I1_O)        0.124    21.591 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.520    22.112    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28[2]
    SLICE_X47Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.497 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.497    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.611 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.611    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.833 f  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.793    23.626    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y3          LUT4 (Prop_lut4_I2_O)        0.299    23.925 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.797    24.722    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.124    24.846 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.264    25.110    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X45Y2          LUT4 (Prop_lut4_I1_O)        0.124    25.234 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           1.052    26.287    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.152    26.439 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.639    27.078    L_reg/D_registers_q_reg[6][1]_2
    SLICE_X49Y1          LUT6 (Prop_lut6_I5_O)        0.326    27.404 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.790    28.194    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.124    28.318 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.194    29.512    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X55Y13         LUT4 (Prop_lut4_I0_O)        0.153    29.665 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.732    33.397    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    37.123 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    37.123    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.337ns  (logic 11.227ns (31.770%)  route 24.111ns (68.230%))
  Logic Levels:           34  (CARRY4=7 LUT2=3 LUT3=2 LUT4=7 LUT5=9 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X51Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.456     2.027 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=19, routed)          1.041     3.069    L_reg/Q[5]
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.148     3.217 r  L_reg/L_4662e4b8_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.849     4.066    L_reg/L_4662e4b8_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.328     4.394 f  L_reg/L_4662e4b8_remainder0__0_carry_i_16__0/O
                         net (fo=4, routed)           1.290     5.684    L_reg/L_4662e4b8_remainder0__0_carry_i_16__0_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.808 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.448     6.256    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X53Y5          LUT4 (Prop_lut4_I1_O)        0.124     6.380 r  L_reg/L_4662e4b8_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.832     7.212    L_reg/L_4662e4b8_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.336 r  L_reg/L_4662e4b8_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.336    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.869 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.869    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.184 f  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.818     9.002    L_reg/L_4662e4b8_remainder0_6[7]
    SLICE_X51Y5          LUT5 (Prop_lut5_I2_O)        0.307     9.309 f  L_reg/i__carry__0_i_29/O
                         net (fo=7, routed)           1.139    10.448    L_reg/i__carry__0_i_29_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I0_O)        0.150    10.598 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=4, routed)           0.196    10.794    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.328    11.122 f  L_reg/i__carry__0_i_10__4/O
                         net (fo=4, routed)           0.819    11.942    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X51Y1          LUT5 (Prop_lut5_I4_O)        0.124    12.066 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=4, routed)           0.424    12.490    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I2_O)        0.119    12.609 f  L_reg/i__carry_i_17__4/O
                         net (fo=2, routed)           0.599    13.208    L_reg/i__carry_i_17__4_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I1_O)        0.332    13.540 f  L_reg/i__carry_i_12__2/O
                         net (fo=2, routed)           0.415    13.955    L_reg/i__carry_i_12__2_n_0
    SLICE_X49Y3          LUT4 (Prop_lut4_I3_O)        0.124    14.079 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           1.011    15.090    L_reg/D_registers_q_reg[6][8]_0[0]
    SLICE_X50Y2          LUT5 (Prop_lut5_I0_O)        0.124    15.214 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    15.214    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.727 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.727    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.966 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.970    16.936    L_reg/i__carry_i_24__3[2]
    SLICE_X48Y3          LUT5 (Prop_lut5_I1_O)        0.301    17.237 r  L_reg/i__carry_i_26__2/O
                         net (fo=2, routed)           0.445    17.682    timerseg_driver/decimal_renderer/i__carry_i_15__3
    SLICE_X48Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.806 r  timerseg_driver/decimal_renderer/i__carry_i_24__3/O
                         net (fo=4, routed)           0.823    18.629    L_reg/i__carry_i_9__3_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I0_O)        0.124    18.753 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=5, routed)           0.829    19.582    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X46Y2          LUT2 (Prop_lut2_I1_O)        0.146    19.728 f  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.744    20.472    L_reg/i__carry_i_17__3_n_0
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.328    20.800 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.668    21.467    L_reg/i__carry_i_9__3_n_0
    SLICE_X47Y0          LUT2 (Prop_lut2_I1_O)        0.124    21.591 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.520    22.112    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28[2]
    SLICE_X47Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.497 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.497    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.611 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.611    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.833 f  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.793    23.626    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y3          LUT4 (Prop_lut4_I2_O)        0.299    23.925 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.797    24.722    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.124    24.846 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.264    25.110    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X45Y2          LUT4 (Prop_lut4_I1_O)        0.124    25.234 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           1.052    26.287    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.152    26.439 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.639    27.078    L_reg/D_registers_q_reg[6][1]_2
    SLICE_X49Y1          LUT6 (Prop_lut6_I5_O)        0.326    27.404 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.790    28.194    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.124    28.318 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.224    29.543    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X55Y13         LUT4 (Prop_lut4_I0_O)        0.124    29.667 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.668    33.335    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    36.909 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    36.909    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.238ns  (logic 11.252ns (31.932%)  route 23.986ns (68.068%))
  Logic Levels:           34  (CARRY4=7 LUT2=3 LUT3=2 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.569     1.569    L_reg/clk_out1
    SLICE_X50Y9          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.478     2.047 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=16, routed)          1.184     3.231    L_reg/D_registers_q_reg[2][9]_0[4]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.295     3.526 r  L_reg/L_4662e4b8_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.532     4.058    L_reg/L_4662e4b8_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X54Y8          LUT5 (Prop_lut5_I1_O)        0.148     4.206 f  L_reg/L_4662e4b8_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           1.015     5.221    L_reg/L_4662e4b8_remainder0__0_carry__1_i_6_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I0_O)        0.328     5.549 f  L_reg/aseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           1.110     6.659    L_reg/aseg_OBUF[10]_inst_i_15_n_0
    SLICE_X56Y9          LUT4 (Prop_lut4_I3_O)        0.152     6.811 r  L_reg/L_4662e4b8_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.602     7.412    L_reg/L_4662e4b8_remainder0__0_carry_i_9_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I2_O)        0.348     7.760 r  L_reg/L_4662e4b8_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.760    aseg_driver/decimal_renderer/i__carry_i_15_0[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.310 r  aseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.310    aseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.623 f  aseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.254     9.877    L_reg/L_4662e4b8_remainder0[7]
    SLICE_X58Y12         LUT5 (Prop_lut5_I2_O)        0.306    10.183 f  L_reg/i__carry__1_i_11/O
                         net (fo=7, routed)           1.375    11.558    L_reg/i__carry__1_i_11_n_0
    SLICE_X56Y10         LUT4 (Prop_lut4_I0_O)        0.124    11.682 f  L_reg/i__carry__0_i_16/O
                         net (fo=4, routed)           0.876    12.558    L_reg/i__carry__0_i_16_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.682 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=3, routed)           0.772    13.453    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.577 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.417    13.994    L_reg/i__carry_i_19__0_n_0
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.118    14.112 f  L_reg/i__carry_i_11__3/O
                         net (fo=4, routed)           0.693    14.806    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I1_O)        0.326    15.132 f  L_reg/i__carry_i_13__0/O
                         net (fo=2, routed)           0.691    15.823    L_reg/i__carry_i_13__0_n_0
    SLICE_X60Y10         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.644    16.591    L_reg/D_registers_q_reg[2][8]_0[0]
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    16.715 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.715    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.247 r  aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.469 f  aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.845    18.314    L_reg/i__carry__0_i_14[0]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.299    18.613 f  L_reg/i__carry_i_30/O
                         net (fo=2, routed)           0.893    19.506    aseg_driver/decimal_renderer/i__carry__0_i_10
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.124    19.630 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=4, routed)           0.731    20.361    L_reg/i__carry_i_13_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.124    20.485 f  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           1.287    21.772    L_reg/i__carry__0_i_11_n_0
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.124    21.896 r  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.820    22.716    L_reg/i__carry_i_17_n_0
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.840 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.511    23.351    L_reg/i__carry_i_9_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I2_O)        0.124    23.475 r  L_reg/i__carry_i_5__2/O
                         net (fo=1, routed)           0.000    23.475    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9_0[2]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.873 r  aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.873    aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.987 r  aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.987    aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.300 f  aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    24.926    aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.306    25.232 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.667    25.899    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I1_O)        0.124    26.023 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.596    26.619    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.150    26.769 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.572    27.340    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y10         LUT2 (Prop_lut2_I1_O)        0.326    27.666 r  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.691    28.357    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I0_O)        0.124    28.481 r  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.670    29.152    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I0_O)        0.124    29.276 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.833    30.109    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I1_O)        0.124    30.233 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.081    33.313    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    36.808 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    36.808    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.207ns  (logic 11.170ns (31.726%)  route 24.038ns (68.274%))
  Logic Levels:           34  (CARRY4=7 LUT2=3 LUT3=2 LUT4=7 LUT5=9 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X51Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.456     2.027 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=19, routed)          1.041     3.069    L_reg/Q[5]
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.148     3.217 r  L_reg/L_4662e4b8_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.849     4.066    L_reg/L_4662e4b8_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.328     4.394 f  L_reg/L_4662e4b8_remainder0__0_carry_i_16__0/O
                         net (fo=4, routed)           1.290     5.684    L_reg/L_4662e4b8_remainder0__0_carry_i_16__0_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.808 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.448     6.256    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X53Y5          LUT4 (Prop_lut4_I1_O)        0.124     6.380 r  L_reg/L_4662e4b8_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.832     7.212    L_reg/L_4662e4b8_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.336 r  L_reg/L_4662e4b8_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.336    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.869 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.869    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.184 f  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.818     9.002    L_reg/L_4662e4b8_remainder0_6[7]
    SLICE_X51Y5          LUT5 (Prop_lut5_I2_O)        0.307     9.309 f  L_reg/i__carry__0_i_29/O
                         net (fo=7, routed)           1.139    10.448    L_reg/i__carry__0_i_29_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I0_O)        0.150    10.598 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=4, routed)           0.196    10.794    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.328    11.122 f  L_reg/i__carry__0_i_10__4/O
                         net (fo=4, routed)           0.819    11.942    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X51Y1          LUT5 (Prop_lut5_I4_O)        0.124    12.066 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=4, routed)           0.424    12.490    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I2_O)        0.119    12.609 f  L_reg/i__carry_i_17__4/O
                         net (fo=2, routed)           0.599    13.208    L_reg/i__carry_i_17__4_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I1_O)        0.332    13.540 f  L_reg/i__carry_i_12__2/O
                         net (fo=2, routed)           0.415    13.955    L_reg/i__carry_i_12__2_n_0
    SLICE_X49Y3          LUT4 (Prop_lut4_I3_O)        0.124    14.079 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           1.011    15.090    L_reg/D_registers_q_reg[6][8]_0[0]
    SLICE_X50Y2          LUT5 (Prop_lut5_I0_O)        0.124    15.214 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    15.214    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.727 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.727    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.966 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.970    16.936    L_reg/i__carry_i_24__3[2]
    SLICE_X48Y3          LUT5 (Prop_lut5_I1_O)        0.301    17.237 r  L_reg/i__carry_i_26__2/O
                         net (fo=2, routed)           0.445    17.682    timerseg_driver/decimal_renderer/i__carry_i_15__3
    SLICE_X48Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.806 r  timerseg_driver/decimal_renderer/i__carry_i_24__3/O
                         net (fo=4, routed)           0.823    18.629    L_reg/i__carry_i_9__3_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I0_O)        0.124    18.753 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=5, routed)           0.829    19.582    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X46Y2          LUT2 (Prop_lut2_I1_O)        0.146    19.728 f  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.744    20.472    L_reg/i__carry_i_17__3_n_0
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.328    20.800 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.668    21.467    L_reg/i__carry_i_9__3_n_0
    SLICE_X47Y0          LUT2 (Prop_lut2_I1_O)        0.124    21.591 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.520    22.112    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28[2]
    SLICE_X47Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.497 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.497    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.611 r  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.611    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.833 f  timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.793    23.626    timerseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y3          LUT4 (Prop_lut4_I2_O)        0.299    23.925 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.797    24.722    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.124    24.846 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.264    25.110    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X45Y2          LUT4 (Prop_lut4_I1_O)        0.124    25.234 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           1.052    26.287    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.152    26.439 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.639    27.078    L_reg/D_registers_q_reg[6][1]_2
    SLICE_X49Y1          LUT6 (Prop_lut6_I5_O)        0.326    27.404 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.790    28.194    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.124    28.318 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.223    29.542    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X55Y13         LUT4 (Prop_lut4_I1_O)        0.124    29.666 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.596    33.262    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    36.779 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    36.779    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.114ns  (logic 11.520ns (32.807%)  route 23.594ns (67.193%))
  Logic Levels:           34  (CARRY4=7 LUT2=3 LUT3=2 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.569     1.569    L_reg/clk_out1
    SLICE_X50Y9          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.478     2.047 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=16, routed)          1.184     3.231    L_reg/D_registers_q_reg[2][9]_0[4]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.295     3.526 r  L_reg/L_4662e4b8_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.532     4.058    L_reg/L_4662e4b8_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X54Y8          LUT5 (Prop_lut5_I1_O)        0.148     4.206 f  L_reg/L_4662e4b8_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           1.015     5.221    L_reg/L_4662e4b8_remainder0__0_carry__1_i_6_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I0_O)        0.328     5.549 f  L_reg/aseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           1.110     6.659    L_reg/aseg_OBUF[10]_inst_i_15_n_0
    SLICE_X56Y9          LUT4 (Prop_lut4_I3_O)        0.152     6.811 r  L_reg/L_4662e4b8_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.602     7.412    L_reg/L_4662e4b8_remainder0__0_carry_i_9_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I2_O)        0.348     7.760 r  L_reg/L_4662e4b8_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.760    aseg_driver/decimal_renderer/i__carry_i_15_0[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.310 r  aseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.310    aseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.623 f  aseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.254     9.877    L_reg/L_4662e4b8_remainder0[7]
    SLICE_X58Y12         LUT5 (Prop_lut5_I2_O)        0.306    10.183 f  L_reg/i__carry__1_i_11/O
                         net (fo=7, routed)           1.375    11.558    L_reg/i__carry__1_i_11_n_0
    SLICE_X56Y10         LUT4 (Prop_lut4_I0_O)        0.124    11.682 f  L_reg/i__carry__0_i_16/O
                         net (fo=4, routed)           0.876    12.558    L_reg/i__carry__0_i_16_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.682 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=3, routed)           0.772    13.453    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.577 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.417    13.994    L_reg/i__carry_i_19__0_n_0
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.118    14.112 f  L_reg/i__carry_i_11__3/O
                         net (fo=4, routed)           0.693    14.806    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I1_O)        0.326    15.132 f  L_reg/i__carry_i_13__0/O
                         net (fo=2, routed)           0.691    15.823    L_reg/i__carry_i_13__0_n_0
    SLICE_X60Y10         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.644    16.591    L_reg/D_registers_q_reg[2][8]_0[0]
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    16.715 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.715    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.247 r  aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.469 f  aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.845    18.314    L_reg/i__carry__0_i_14[0]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.299    18.613 f  L_reg/i__carry_i_30/O
                         net (fo=2, routed)           0.893    19.506    aseg_driver/decimal_renderer/i__carry__0_i_10
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.124    19.630 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=4, routed)           0.731    20.361    L_reg/i__carry_i_13_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.124    20.485 f  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           1.287    21.772    L_reg/i__carry__0_i_11_n_0
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.124    21.896 r  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.820    22.716    L_reg/i__carry_i_17_n_0
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.840 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.511    23.351    L_reg/i__carry_i_9_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I2_O)        0.124    23.475 r  L_reg/i__carry_i_5__2/O
                         net (fo=1, routed)           0.000    23.475    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9_0[2]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.873 r  aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.873    aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.987 r  aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.987    aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.300 f  aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    24.926    aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.306    25.232 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.667    25.899    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I1_O)        0.124    26.023 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.596    26.619    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.150    26.769 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.572    27.340    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y10         LUT2 (Prop_lut2_I1_O)        0.326    27.666 r  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.691    28.357    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I0_O)        0.124    28.481 r  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.670    29.152    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I0_O)        0.124    29.276 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.833    30.109    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I1_O)        0.154    30.263 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.689    32.951    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    36.683 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    36.683    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.891ns  (logic 11.484ns (32.913%)  route 23.407ns (67.087%))
  Logic Levels:           34  (CARRY4=7 LUT2=3 LUT3=2 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.569     1.569    L_reg/clk_out1
    SLICE_X50Y9          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.478     2.047 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=16, routed)          1.184     3.231    L_reg/D_registers_q_reg[2][9]_0[4]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.295     3.526 r  L_reg/L_4662e4b8_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.532     4.058    L_reg/L_4662e4b8_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X54Y8          LUT5 (Prop_lut5_I1_O)        0.148     4.206 f  L_reg/L_4662e4b8_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           1.015     5.221    L_reg/L_4662e4b8_remainder0__0_carry__1_i_6_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I0_O)        0.328     5.549 f  L_reg/aseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           1.110     6.659    L_reg/aseg_OBUF[10]_inst_i_15_n_0
    SLICE_X56Y9          LUT4 (Prop_lut4_I3_O)        0.152     6.811 r  L_reg/L_4662e4b8_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.602     7.412    L_reg/L_4662e4b8_remainder0__0_carry_i_9_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I2_O)        0.348     7.760 r  L_reg/L_4662e4b8_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.760    aseg_driver/decimal_renderer/i__carry_i_15_0[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.310 r  aseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.310    aseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.623 f  aseg_driver/decimal_renderer/L_4662e4b8_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.254     9.877    L_reg/L_4662e4b8_remainder0[7]
    SLICE_X58Y12         LUT5 (Prop_lut5_I2_O)        0.306    10.183 f  L_reg/i__carry__1_i_11/O
                         net (fo=7, routed)           1.375    11.558    L_reg/i__carry__1_i_11_n_0
    SLICE_X56Y10         LUT4 (Prop_lut4_I0_O)        0.124    11.682 f  L_reg/i__carry__0_i_16/O
                         net (fo=4, routed)           0.876    12.558    L_reg/i__carry__0_i_16_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.682 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=3, routed)           0.772    13.453    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.577 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.417    13.994    L_reg/i__carry_i_19__0_n_0
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.118    14.112 f  L_reg/i__carry_i_11__3/O
                         net (fo=4, routed)           0.693    14.806    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I1_O)        0.326    15.132 f  L_reg/i__carry_i_13__0/O
                         net (fo=2, routed)           0.691    15.823    L_reg/i__carry_i_13__0_n_0
    SLICE_X60Y10         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.644    16.591    L_reg/D_registers_q_reg[2][8]_0[0]
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    16.715 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.715    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.247 r  aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.469 f  aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.845    18.314    L_reg/i__carry__0_i_14[0]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.299    18.613 f  L_reg/i__carry_i_30/O
                         net (fo=2, routed)           0.893    19.506    aseg_driver/decimal_renderer/i__carry__0_i_10
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.124    19.630 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=4, routed)           0.731    20.361    L_reg/i__carry_i_13_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.124    20.485 f  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           1.287    21.772    L_reg/i__carry__0_i_11_n_0
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.124    21.896 r  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.820    22.716    L_reg/i__carry_i_17_n_0
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.840 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.511    23.351    L_reg/i__carry_i_9_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I2_O)        0.124    23.475 r  L_reg/i__carry_i_5__2/O
                         net (fo=1, routed)           0.000    23.475    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9_0[2]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.873 r  aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.873    aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.987 r  aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.987    aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.300 f  aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    24.926    aseg_driver/decimal_renderer/L_4662e4b8_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.306    25.232 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.667    25.899    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I1_O)        0.124    26.023 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.596    26.619    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.150    26.769 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.572    27.340    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y10         LUT2 (Prop_lut2_I1_O)        0.326    27.666 r  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.691    28.357    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I0_O)        0.124    28.481 r  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.670    29.152    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I0_O)        0.124    29.276 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.432    29.708    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I1_O)        0.119    29.827 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.903    32.730    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.731    36.461 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    36.461    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     1.081    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.303 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.303    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     1.064    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     2.340 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.340    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.367ns (75.822%)  route 0.436ns (24.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.436     1.168    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.394 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.394    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.433ns (79.353%)  route 0.373ns (20.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.148     0.741 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.373     1.114    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.285     2.399 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.399    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     1.154    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     2.435 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.435    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1997246938[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.415ns (71.410%)  route 0.567ns (28.590%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.594     0.594    forLoop_idx_0_1997246938[1].cond_butt_sel_desel/clk_out1
    SLICE_X65Y52         FDRE                                         r  forLoop_idx_0_1997246938[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  forLoop_idx_0_1997246938[1].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.150     0.885    forLoop_idx_0_1997246938[1].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X64Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.930 r  forLoop_idx_0_1997246938[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.417     1.346    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.576 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.576    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1997246938[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.421ns (71.052%)  route 0.579ns (28.948%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.594     0.594    forLoop_idx_0_1997246938[0].cond_butt_sel_desel/clk_out1
    SLICE_X63Y52         FDRE                                         r  forLoop_idx_0_1997246938[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  forLoop_idx_0_1997246938[0].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.160     0.895    forLoop_idx_0_1997246938[0].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X62Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.940 r  forLoop_idx_0_1997246938[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.419     1.358    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.593 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.593    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.416ns (69.971%)  route 0.608ns (30.029%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y48         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.160     0.896    cond_butt_next_play/D_ctr_q_reg[1]
    SLICE_X62Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.941 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.448     1.389    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.619 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.619    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.408ns (65.788%)  route 0.732ns (34.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.563     0.563    display/clk_out1
    SLICE_X29Y3          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.732     1.436    matoe_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.267     2.703 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     2.703    matoe
    T10                                                               r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.420ns (65.851%)  route 0.736ns (34.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.563     0.563    display/clk_out1
    SLICE_X28Y3          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.736     1.440    matclk_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     2.719 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.719    matclk
    R6                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1611395108[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.249ns  (logic 1.619ns (30.836%)  route 3.631ns (69.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.631     5.125    forLoop_idx_0_1611395108[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X48Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.249 r  forLoop_idx_0_1611395108[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     5.249    forLoop_idx_0_1611395108[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X48Y31         FDRE                                         r  forLoop_idx_0_1611395108[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.441     1.441    forLoop_idx_0_1611395108[2].cond_butt_dirs/sync/clk_out1
    SLICE_X48Y31         FDRE                                         r  forLoop_idx_0_1611395108[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1611395108[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.956ns  (logic 1.617ns (32.631%)  route 3.339ns (67.369%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.339     4.832    forLoop_idx_0_1611395108[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.956 r  forLoop_idx_0_1611395108[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.956    forLoop_idx_0_1611395108[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y30         FDRE                                         r  forLoop_idx_0_1611395108[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.442     1.442    forLoop_idx_0_1611395108[3].cond_butt_dirs/sync/clk_out1
    SLICE_X56Y30         FDRE                                         r  forLoop_idx_0_1611395108[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.612ns  (logic 1.615ns (35.020%)  route 2.997ns (64.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.997     4.488    forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.612 r  forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.612    forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y28         FDRE                                         r  forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.441     1.441    forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/clk_out1
    SLICE_X56Y28         FDRE                                         r  forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1611395108[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.186ns  (logic 1.625ns (38.817%)  route 2.561ns (61.183%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.561     4.062    forLoop_idx_0_1611395108[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  forLoop_idx_0_1611395108[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.186    forLoop_idx_0_1611395108[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1611395108[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.508     1.508    forLoop_idx_0_1611395108[0].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1611395108[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.069ns  (logic 1.628ns (40.001%)  route 2.442ns (59.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.777     3.281    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.405 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.665     4.069    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.069ns  (logic 1.628ns (40.001%)  route 2.442ns (59.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.777     3.281    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.405 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.665     4.069    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.069ns  (logic 1.628ns (40.001%)  route 2.442ns (59.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.777     3.281    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.405 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.665     4.069    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.069ns  (logic 1.628ns (40.001%)  route 2.442ns (59.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.777     3.281    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.405 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.665     4.069    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.069ns  (logic 1.628ns (40.001%)  route 2.442ns (59.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.777     3.281    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.405 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.665     4.069    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.250ns  (logic 1.611ns (49.562%)  route 1.639ns (50.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.639     3.126    forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.250 r  forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.250    forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.508     1.508    forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1997246938[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.307ns (35.226%)  route 0.565ns (64.774%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.565     0.827    forLoop_idx_0_1997246938[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.872 r  forLoop_idx_0_1997246938[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.872    forLoop_idx_0_1997246938[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1997246938[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.862     0.862    forLoop_idx_0_1997246938[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1997246938[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.300ns (32.290%)  route 0.628ns (67.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.628     0.883    forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.928 r  forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.928    forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.862     0.862    forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1997246938[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.311ns (32.799%)  route 0.638ns (67.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.638     0.904    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.949 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.949    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.864     0.864    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1611395108[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.313ns (23.935%)  route 0.996ns (76.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.996     1.264    forLoop_idx_0_1611395108[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.309 r  forLoop_idx_0_1611395108[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.309    forLoop_idx_0_1611395108[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1611395108[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.861     0.861    forLoop_idx_0_1611395108[0].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1611395108[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.316ns (23.719%)  route 1.018ns (76.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.688     0.959    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.004 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.330     1.334    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.316ns (23.719%)  route 1.018ns (76.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.688     0.959    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.004 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.330     1.334    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.316ns (23.719%)  route 1.018ns (76.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.688     0.959    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.004 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.330     1.334    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.316ns (23.719%)  route 1.018ns (76.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.688     0.959    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.004 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.330     1.334    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.316ns (23.719%)  route 1.018ns (76.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.688     0.959    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.004 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.330     1.334    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.496ns  (logic 0.304ns (20.296%)  route 1.193ns (79.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.193     1.451    forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.496 r  forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.496    forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y28         FDRE                                         r  forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.825     0.825    forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/clk_out1
    SLICE_X56Y28         FDRE                                         r  forLoop_idx_0_1611395108[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





