

================================================================
== Vitis HLS Report for 'conv_7x7_Pipeline_CHANNEL_COMB'
================================================================
* Date:           Sat Mar 25 11:33:26 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.835 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      152|      152|  1.520 us|  1.520 us|  152|  152|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CHANNEL_COMB  |      150|      150|         5|          1|          1|   147|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.02>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 8 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 9 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%chan = alloca i32 1"   --->   Operation 10 'alloca' 'chan' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%select_ln44_3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln44_3"   --->   Operation 12 'read' 'select_ln44_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%select_ln41_4_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln41_4"   --->   Operation 13 'read' 'select_ln41_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_ln1319_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln1319"   --->   Operation 14 'read' 'sub_ln1319_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub_ln1319_cast = sext i6 %sub_ln1319_read"   --->   Operation 15 'sext' 'sub_ln1319_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %chan"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %x"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %lhs"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body20"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [conv_7x7.cpp:52]   --->   Operation 21 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.55ns)   --->   "%icmp_ln52 = icmp_eq  i8 %indvar_flatten_load, i8 147" [conv_7x7.cpp:52]   --->   Operation 23 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.91ns)   --->   "%add_ln52_5 = add i8 %indvar_flatten_load, i8 1" [conv_7x7.cpp:52]   --->   Operation 24 'add' 'add_ln52_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc43, void %for.end45.exitStub" [conv_7x7.cpp:52]   --->   Operation 25 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_load = load i6 %x" [conv_7x7.cpp:67]   --->   Operation 26 'load' 'x_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.42ns)   --->   "%icmp_ln67 = icmp_eq  i6 %x_load, i6 49" [conv_7x7.cpp:67]   --->   Operation 27 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln52)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.18ns)   --->   "%select_ln52 = select i1 %icmp_ln67, i6 0, i6 %x_load" [conv_7x7.cpp:52]   --->   Operation 28 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.82ns)   --->   "%x_1 = add i6 %select_ln52, i6 1" [conv_7x7.cpp:67]   --->   Operation 29 'add' 'x_1' <Predicate = (!icmp_ln52)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln67 = store i8 %add_ln52_5, i8 %indvar_flatten" [conv_7x7.cpp:67]   --->   Operation 30 'store' 'store_ln67' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln67 = store i6 %x_1, i6 %x" [conv_7x7.cpp:67]   --->   Operation 31 'store' 'store_ln67' <Predicate = (!icmp_ln52)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.80>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%chan_load = load i2 %chan" [conv_7x7.cpp:52]   --->   Operation 32 'load' 'chan_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.56ns)   --->   "%add_ln52 = add i2 %chan_load, i2 1" [conv_7x7.cpp:52]   --->   Operation 33 'add' 'add_ln52' <Predicate = (icmp_ln67)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.99ns)   --->   "%select_ln52_1 = select i1 %icmp_ln67, i2 %add_ln52, i2 %chan_load" [conv_7x7.cpp:52]   --->   Operation 34 'select' 'select_ln52_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1317 = zext i2 %select_ln52_1"   --->   Operation 35 'zext' 'zext_ln1317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.82ns)   --->   "%add_ln1319 = add i7 %sub_ln1319_cast, i7 %zext_ln1317"   --->   Operation 36 'add' 'add_ln1319' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%select_ln52_cast = zext i6 %select_ln52" [conv_7x7.cpp:52]   --->   Operation 37 'zext' 'select_ln52_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (4.17ns)   --->   "%mul = mul i13 %select_ln52_cast, i13 74" [conv_7x7.cpp:52]   --->   Operation 38 'mul' 'mul' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul, i32 9, i32 12" [conv_7x7.cpp:52]   --->   Operation 39 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %mul, i32 9, i32 11" [conv_7x7.cpp:68]   --->   Operation 40 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.13ns)   --->   "%icmp_ln69 = icmp_ne  i3 %trunc_ln3, i3 7" [conv_7x7.cpp:69]   --->   Operation 41 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.65ns)   --->   "%add_ln69 = add i3 %trunc_ln3, i3 1" [conv_7x7.cpp:69]   --->   Operation 42 'add' 'add_ln69' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.98ns)   --->   "%j = select i1 %icmp_ln69, i3 %trunc_ln3, i3 %add_ln69" [conv_7x7.cpp:69]   --->   Operation 43 'select' 'j' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln67 = store i2 %select_ln52_1, i2 %chan" [conv_7x7.cpp:67]   --->   Operation 44 'store' 'store_ln67' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.83>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1317_1 = zext i2 %select_ln52_1"   --->   Operation 45 'zext' 'zext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (3.36ns) (grouped into DSP with root node add_ln1317)   --->   "%mul_ln1317 = mul i8 %zext_ln1317_1, i8 52"   --->   Operation 46 'mul' 'mul_ln1317' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln1319 = shl i7 %add_ln1319, i7 3"   --->   Operation 47 'shl' 'shl_ln1319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319_1 = sub i7 %shl_ln1319, i7 %add_ln1319"   --->   Operation 48 'sub' 'sub_ln1319_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%i = zext i4 %tmp" [conv_7x7.cpp:52]   --->   Operation 49 'zext' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln70 = add i6 %i, i6 %select_ln41_4_read" [conv_7x7.cpp:70]   --->   Operation 50 'add' 'add_ln70' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1317_2 = zext i6 %add_ln70"   --->   Operation 51 'zext' 'zext_ln1317_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (root node of the DSP)   --->   "%add_ln1317 = add i8 %mul_ln1317, i8 %zext_ln1317_2"   --->   Operation 52 'add' 'add_ln1317' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1317_3 = zext i8 %add_ln1317"   --->   Operation 53 'zext' 'zext_ln1317_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%X_buf_0_addr = getelementptr i16 %X_buf_0, i64 0, i64 %zext_ln1317_3"   --->   Operation 54 'getelementptr' 'X_buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%X_buf_1_addr = getelementptr i16 %X_buf_1, i64 0, i64 %zext_ln1317_3"   --->   Operation 55 'getelementptr' 'X_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%X_buf_2_addr = getelementptr i16 %X_buf_2, i64 0, i64 %zext_ln1317_3"   --->   Operation 56 'getelementptr' 'X_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%X_buf_3_addr = getelementptr i16 %X_buf_3, i64 0, i64 %zext_ln1317_3"   --->   Operation 57 'getelementptr' 'X_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%X_buf_4_addr = getelementptr i16 %X_buf_4, i64 0, i64 %zext_ln1317_3"   --->   Operation 58 'getelementptr' 'X_buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%X_buf_5_addr = getelementptr i16 %X_buf_5, i64 0, i64 %zext_ln1317_3"   --->   Operation 59 'getelementptr' 'X_buf_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%X_buf_6_addr = getelementptr i16 %X_buf_6, i64 0, i64 %zext_ln1317_3"   --->   Operation 60 'getelementptr' 'X_buf_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%X_buf_7_addr = getelementptr i16 %X_buf_7, i64 0, i64 %zext_ln1317_3"   --->   Operation 61 'getelementptr' 'X_buf_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%X_buf_8_addr = getelementptr i16 %X_buf_8, i64 0, i64 %zext_ln1317_3"   --->   Operation 62 'getelementptr' 'X_buf_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%X_buf_9_addr = getelementptr i16 %X_buf_9, i64 0, i64 %zext_ln1317_3"   --->   Operation 63 'getelementptr' 'X_buf_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%X_buf_10_addr = getelementptr i16 %X_buf_10, i64 0, i64 %zext_ln1317_3"   --->   Operation 64 'getelementptr' 'X_buf_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%X_buf_11_addr = getelementptr i16 %X_buf_11, i64 0, i64 %zext_ln1317_3"   --->   Operation 65 'getelementptr' 'X_buf_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%X_buf_12_addr = getelementptr i16 %X_buf_12, i64 0, i64 %zext_ln1317_3"   --->   Operation 66 'getelementptr' 'X_buf_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%X_buf_13_addr = getelementptr i16 %X_buf_13, i64 0, i64 %zext_ln1317_3"   --->   Operation 67 'getelementptr' 'X_buf_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%X_buf_14_addr = getelementptr i16 %X_buf_14, i64 0, i64 %zext_ln1317_3"   --->   Operation 68 'getelementptr' 'X_buf_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%X_buf_15_addr = getelementptr i16 %X_buf_15, i64 0, i64 %zext_ln1317_3"   --->   Operation 69 'getelementptr' 'X_buf_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%X_buf_16_addr = getelementptr i16 %X_buf_16, i64 0, i64 %zext_ln1317_3"   --->   Operation 70 'getelementptr' 'X_buf_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%X_buf_17_addr = getelementptr i16 %X_buf_17, i64 0, i64 %zext_ln1317_3"   --->   Operation 71 'getelementptr' 'X_buf_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%X_buf_18_addr = getelementptr i16 %X_buf_18, i64 0, i64 %zext_ln1317_3"   --->   Operation 72 'getelementptr' 'X_buf_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%X_buf_19_addr = getelementptr i16 %X_buf_19, i64 0, i64 %zext_ln1317_3"   --->   Operation 73 'getelementptr' 'X_buf_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%X_buf_20_addr = getelementptr i16 %X_buf_20, i64 0, i64 %zext_ln1317_3"   --->   Operation 74 'getelementptr' 'X_buf_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%X_buf_21_addr = getelementptr i16 %X_buf_21, i64 0, i64 %zext_ln1317_3"   --->   Operation 75 'getelementptr' 'X_buf_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%X_buf_22_addr = getelementptr i16 %X_buf_22, i64 0, i64 %zext_ln1317_3"   --->   Operation 76 'getelementptr' 'X_buf_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%X_buf_23_addr = getelementptr i16 %X_buf_23, i64 0, i64 %zext_ln1317_3"   --->   Operation 77 'getelementptr' 'X_buf_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%X_buf_24_addr = getelementptr i16 %X_buf_24, i64 0, i64 %zext_ln1317_3"   --->   Operation 78 'getelementptr' 'X_buf_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%X_buf_25_addr = getelementptr i16 %X_buf_25, i64 0, i64 %zext_ln1317_3"   --->   Operation 79 'getelementptr' 'X_buf_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%X_buf_26_addr = getelementptr i16 %X_buf_26, i64 0, i64 %zext_ln1317_3"   --->   Operation 80 'getelementptr' 'X_buf_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%X_buf_27_addr = getelementptr i16 %X_buf_27, i64 0, i64 %zext_ln1317_3"   --->   Operation 81 'getelementptr' 'X_buf_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%X_buf_28_addr = getelementptr i16 %X_buf_28, i64 0, i64 %zext_ln1317_3"   --->   Operation 82 'getelementptr' 'X_buf_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%X_buf_29_addr = getelementptr i16 %X_buf_29, i64 0, i64 %zext_ln1317_3"   --->   Operation 83 'getelementptr' 'X_buf_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%X_buf_30_addr = getelementptr i16 %X_buf_30, i64 0, i64 %zext_ln1317_3"   --->   Operation 84 'getelementptr' 'X_buf_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%X_buf_31_addr = getelementptr i16 %X_buf_31, i64 0, i64 %zext_ln1317_3"   --->   Operation 85 'getelementptr' 'X_buf_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%X_buf_32_addr = getelementptr i16 %X_buf_32, i64 0, i64 %zext_ln1317_3"   --->   Operation 86 'getelementptr' 'X_buf_32_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%X_buf_33_addr = getelementptr i16 %X_buf_33, i64 0, i64 %zext_ln1317_3"   --->   Operation 87 'getelementptr' 'X_buf_33_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%X_buf_34_addr = getelementptr i16 %X_buf_34, i64 0, i64 %zext_ln1317_3"   --->   Operation 88 'getelementptr' 'X_buf_34_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%X_buf_35_addr = getelementptr i16 %X_buf_35, i64 0, i64 %zext_ln1317_3"   --->   Operation 89 'getelementptr' 'X_buf_35_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%X_buf_36_addr = getelementptr i16 %X_buf_36, i64 0, i64 %zext_ln1317_3"   --->   Operation 90 'getelementptr' 'X_buf_36_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%X_buf_37_addr = getelementptr i16 %X_buf_37, i64 0, i64 %zext_ln1317_3"   --->   Operation 91 'getelementptr' 'X_buf_37_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%X_buf_38_addr = getelementptr i16 %X_buf_38, i64 0, i64 %zext_ln1317_3"   --->   Operation 92 'getelementptr' 'X_buf_38_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%X_buf_39_addr = getelementptr i16 %X_buf_39, i64 0, i64 %zext_ln1317_3"   --->   Operation 93 'getelementptr' 'X_buf_39_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%X_buf_40_addr = getelementptr i16 %X_buf_40, i64 0, i64 %zext_ln1317_3"   --->   Operation 94 'getelementptr' 'X_buf_40_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%X_buf_41_addr = getelementptr i16 %X_buf_41, i64 0, i64 %zext_ln1317_3"   --->   Operation 95 'getelementptr' 'X_buf_41_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%X_buf_42_addr = getelementptr i16 %X_buf_42, i64 0, i64 %zext_ln1317_3"   --->   Operation 96 'getelementptr' 'X_buf_42_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%X_buf_43_addr = getelementptr i16 %X_buf_43, i64 0, i64 %zext_ln1317_3"   --->   Operation 97 'getelementptr' 'X_buf_43_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%X_buf_44_addr = getelementptr i16 %X_buf_44, i64 0, i64 %zext_ln1317_3"   --->   Operation 98 'getelementptr' 'X_buf_44_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i3 %j"   --->   Operation 99 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln1319_1 = add i7 %sub_ln1319_1, i7 %zext_ln1319"   --->   Operation 100 'add' 'add_ln1319_1' <Predicate = true> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1319_1 = zext i7 %add_ln1319_1"   --->   Operation 101 'zext' 'zext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%W_buf_0_addr = getelementptr i16 %W_buf_0, i64 0, i64 %zext_ln1319_1"   --->   Operation 102 'getelementptr' 'W_buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%W_buf_1_addr = getelementptr i16 %W_buf_1, i64 0, i64 %zext_ln1319_1"   --->   Operation 103 'getelementptr' 'W_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%W_buf_2_addr = getelementptr i16 %W_buf_2, i64 0, i64 %zext_ln1319_1"   --->   Operation 104 'getelementptr' 'W_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%W_buf_3_addr = getelementptr i16 %W_buf_3, i64 0, i64 %zext_ln1319_1"   --->   Operation 105 'getelementptr' 'W_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%W_buf_4_addr = getelementptr i16 %W_buf_4, i64 0, i64 %zext_ln1319_1"   --->   Operation 106 'getelementptr' 'W_buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%W_buf_5_addr = getelementptr i16 %W_buf_5, i64 0, i64 %zext_ln1319_1"   --->   Operation 107 'getelementptr' 'W_buf_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%W_buf_6_addr = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_1"   --->   Operation 108 'getelementptr' 'W_buf_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (3.25ns)   --->   "%X_buf_0_load = load i8 %X_buf_0_addr"   --->   Operation 109 'load' 'X_buf_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 110 [2/2] (3.25ns)   --->   "%X_buf_1_load = load i8 %X_buf_1_addr"   --->   Operation 110 'load' 'X_buf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 111 [2/2] (3.25ns)   --->   "%X_buf_2_load = load i8 %X_buf_2_addr"   --->   Operation 111 'load' 'X_buf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 112 [2/2] (3.25ns)   --->   "%X_buf_3_load = load i8 %X_buf_3_addr"   --->   Operation 112 'load' 'X_buf_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 113 [2/2] (3.25ns)   --->   "%X_buf_4_load = load i8 %X_buf_4_addr"   --->   Operation 113 'load' 'X_buf_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 114 [2/2] (3.25ns)   --->   "%X_buf_5_load = load i8 %X_buf_5_addr"   --->   Operation 114 'load' 'X_buf_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 115 [2/2] (3.25ns)   --->   "%X_buf_6_load = load i8 %X_buf_6_addr"   --->   Operation 115 'load' 'X_buf_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 116 [2/2] (3.25ns)   --->   "%X_buf_7_load = load i8 %X_buf_7_addr"   --->   Operation 116 'load' 'X_buf_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 117 [2/2] (3.25ns)   --->   "%X_buf_8_load = load i8 %X_buf_8_addr"   --->   Operation 117 'load' 'X_buf_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 118 [2/2] (3.25ns)   --->   "%X_buf_9_load = load i8 %X_buf_9_addr"   --->   Operation 118 'load' 'X_buf_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 119 [2/2] (3.25ns)   --->   "%X_buf_10_load = load i8 %X_buf_10_addr"   --->   Operation 119 'load' 'X_buf_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 120 [2/2] (3.25ns)   --->   "%X_buf_11_load = load i8 %X_buf_11_addr"   --->   Operation 120 'load' 'X_buf_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 121 [2/2] (3.25ns)   --->   "%X_buf_12_load = load i8 %X_buf_12_addr"   --->   Operation 121 'load' 'X_buf_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 122 [2/2] (3.25ns)   --->   "%X_buf_13_load = load i8 %X_buf_13_addr"   --->   Operation 122 'load' 'X_buf_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 123 [2/2] (3.25ns)   --->   "%X_buf_14_load = load i8 %X_buf_14_addr"   --->   Operation 123 'load' 'X_buf_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 124 [2/2] (3.25ns)   --->   "%X_buf_15_load = load i8 %X_buf_15_addr"   --->   Operation 124 'load' 'X_buf_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 125 [2/2] (3.25ns)   --->   "%X_buf_16_load = load i8 %X_buf_16_addr"   --->   Operation 125 'load' 'X_buf_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 126 [2/2] (3.25ns)   --->   "%X_buf_17_load = load i8 %X_buf_17_addr"   --->   Operation 126 'load' 'X_buf_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 127 [2/2] (3.25ns)   --->   "%X_buf_18_load = load i8 %X_buf_18_addr"   --->   Operation 127 'load' 'X_buf_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 128 [2/2] (3.25ns)   --->   "%X_buf_19_load = load i8 %X_buf_19_addr"   --->   Operation 128 'load' 'X_buf_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 129 [2/2] (3.25ns)   --->   "%X_buf_20_load = load i8 %X_buf_20_addr"   --->   Operation 129 'load' 'X_buf_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 130 [2/2] (3.25ns)   --->   "%X_buf_21_load = load i8 %X_buf_21_addr"   --->   Operation 130 'load' 'X_buf_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 131 [2/2] (3.25ns)   --->   "%X_buf_22_load = load i8 %X_buf_22_addr"   --->   Operation 131 'load' 'X_buf_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 132 [2/2] (3.25ns)   --->   "%X_buf_23_load = load i8 %X_buf_23_addr"   --->   Operation 132 'load' 'X_buf_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 133 [2/2] (3.25ns)   --->   "%X_buf_24_load = load i8 %X_buf_24_addr"   --->   Operation 133 'load' 'X_buf_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 134 [2/2] (3.25ns)   --->   "%X_buf_25_load = load i8 %X_buf_25_addr"   --->   Operation 134 'load' 'X_buf_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 135 [2/2] (3.25ns)   --->   "%X_buf_26_load = load i8 %X_buf_26_addr"   --->   Operation 135 'load' 'X_buf_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 136 [2/2] (3.25ns)   --->   "%X_buf_27_load = load i8 %X_buf_27_addr"   --->   Operation 136 'load' 'X_buf_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 137 [2/2] (3.25ns)   --->   "%X_buf_28_load = load i8 %X_buf_28_addr"   --->   Operation 137 'load' 'X_buf_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 138 [2/2] (3.25ns)   --->   "%X_buf_29_load = load i8 %X_buf_29_addr"   --->   Operation 138 'load' 'X_buf_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 139 [2/2] (3.25ns)   --->   "%X_buf_30_load = load i8 %X_buf_30_addr"   --->   Operation 139 'load' 'X_buf_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 140 [2/2] (3.25ns)   --->   "%X_buf_31_load = load i8 %X_buf_31_addr"   --->   Operation 140 'load' 'X_buf_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 141 [2/2] (3.25ns)   --->   "%X_buf_32_load = load i8 %X_buf_32_addr"   --->   Operation 141 'load' 'X_buf_32_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 142 [2/2] (3.25ns)   --->   "%X_buf_33_load = load i8 %X_buf_33_addr"   --->   Operation 142 'load' 'X_buf_33_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 143 [2/2] (3.25ns)   --->   "%X_buf_34_load = load i8 %X_buf_34_addr"   --->   Operation 143 'load' 'X_buf_34_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 144 [2/2] (3.25ns)   --->   "%X_buf_35_load = load i8 %X_buf_35_addr"   --->   Operation 144 'load' 'X_buf_35_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 145 [2/2] (3.25ns)   --->   "%X_buf_36_load = load i8 %X_buf_36_addr"   --->   Operation 145 'load' 'X_buf_36_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 146 [2/2] (3.25ns)   --->   "%X_buf_37_load = load i8 %X_buf_37_addr"   --->   Operation 146 'load' 'X_buf_37_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 147 [2/2] (3.25ns)   --->   "%X_buf_38_load = load i8 %X_buf_38_addr"   --->   Operation 147 'load' 'X_buf_38_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 148 [2/2] (3.25ns)   --->   "%X_buf_39_load = load i8 %X_buf_39_addr"   --->   Operation 148 'load' 'X_buf_39_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 149 [2/2] (3.25ns)   --->   "%X_buf_40_load = load i8 %X_buf_40_addr"   --->   Operation 149 'load' 'X_buf_40_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 150 [2/2] (3.25ns)   --->   "%X_buf_41_load = load i8 %X_buf_41_addr"   --->   Operation 150 'load' 'X_buf_41_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 151 [2/2] (3.25ns)   --->   "%X_buf_42_load = load i8 %X_buf_42_addr"   --->   Operation 151 'load' 'X_buf_42_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 152 [2/2] (3.25ns)   --->   "%X_buf_43_load = load i8 %X_buf_43_addr"   --->   Operation 152 'load' 'X_buf_43_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 153 [2/2] (3.25ns)   --->   "%X_buf_44_load = load i8 %X_buf_44_addr"   --->   Operation 153 'load' 'X_buf_44_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 154 [2/2] (3.25ns)   --->   "%W_buf_0_load = load i7 %W_buf_0_addr"   --->   Operation 154 'load' 'W_buf_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 155 [2/2] (3.25ns)   --->   "%W_buf_1_load = load i7 %W_buf_1_addr"   --->   Operation 155 'load' 'W_buf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 156 [2/2] (3.25ns)   --->   "%W_buf_2_load = load i7 %W_buf_2_addr"   --->   Operation 156 'load' 'W_buf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 157 [2/2] (3.25ns)   --->   "%W_buf_3_load = load i7 %W_buf_3_addr"   --->   Operation 157 'load' 'W_buf_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 158 [2/2] (3.25ns)   --->   "%W_buf_4_load = load i7 %W_buf_4_addr"   --->   Operation 158 'load' 'W_buf_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 159 [2/2] (3.25ns)   --->   "%W_buf_5_load = load i7 %W_buf_5_addr"   --->   Operation 159 'load' 'W_buf_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 160 [2/2] (3.25ns)   --->   "%W_buf_6_load = load i7 %W_buf_6_addr"   --->   Operation 160 'load' 'W_buf_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>

State 4 <SV = 3> <Delay = 6.44>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i3 %j" [conv_7x7.cpp:69]   --->   Operation 161 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (1.82ns)   --->   "%add_ln70_1 = add i6 %zext_ln69, i6 %select_ln44_3_read" [conv_7x7.cpp:70]   --->   Operation 162 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/2] (3.25ns)   --->   "%X_buf_0_load = load i8 %X_buf_0_addr"   --->   Operation 163 'load' 'X_buf_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 164 [1/2] (3.25ns)   --->   "%X_buf_1_load = load i8 %X_buf_1_addr"   --->   Operation 164 'load' 'X_buf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 165 [1/2] (3.25ns)   --->   "%X_buf_2_load = load i8 %X_buf_2_addr"   --->   Operation 165 'load' 'X_buf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 166 [1/2] (3.25ns)   --->   "%X_buf_3_load = load i8 %X_buf_3_addr"   --->   Operation 166 'load' 'X_buf_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 167 [1/2] (3.25ns)   --->   "%X_buf_4_load = load i8 %X_buf_4_addr"   --->   Operation 167 'load' 'X_buf_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 168 [1/2] (3.25ns)   --->   "%X_buf_5_load = load i8 %X_buf_5_addr"   --->   Operation 168 'load' 'X_buf_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 169 [1/2] (3.25ns)   --->   "%X_buf_6_load = load i8 %X_buf_6_addr"   --->   Operation 169 'load' 'X_buf_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 170 [1/2] (3.25ns)   --->   "%X_buf_7_load = load i8 %X_buf_7_addr"   --->   Operation 170 'load' 'X_buf_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 171 [1/2] (3.25ns)   --->   "%X_buf_8_load = load i8 %X_buf_8_addr"   --->   Operation 171 'load' 'X_buf_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 172 [1/2] (3.25ns)   --->   "%X_buf_9_load = load i8 %X_buf_9_addr"   --->   Operation 172 'load' 'X_buf_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 173 [1/2] (3.25ns)   --->   "%X_buf_10_load = load i8 %X_buf_10_addr"   --->   Operation 173 'load' 'X_buf_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 174 [1/2] (3.25ns)   --->   "%X_buf_11_load = load i8 %X_buf_11_addr"   --->   Operation 174 'load' 'X_buf_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 175 [1/2] (3.25ns)   --->   "%X_buf_12_load = load i8 %X_buf_12_addr"   --->   Operation 175 'load' 'X_buf_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 176 [1/2] (3.25ns)   --->   "%X_buf_13_load = load i8 %X_buf_13_addr"   --->   Operation 176 'load' 'X_buf_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 177 [1/2] (3.25ns)   --->   "%X_buf_14_load = load i8 %X_buf_14_addr"   --->   Operation 177 'load' 'X_buf_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 178 [1/2] (3.25ns)   --->   "%X_buf_15_load = load i8 %X_buf_15_addr"   --->   Operation 178 'load' 'X_buf_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 179 [1/2] (3.25ns)   --->   "%X_buf_16_load = load i8 %X_buf_16_addr"   --->   Operation 179 'load' 'X_buf_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 180 [1/2] (3.25ns)   --->   "%X_buf_17_load = load i8 %X_buf_17_addr"   --->   Operation 180 'load' 'X_buf_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 181 [1/2] (3.25ns)   --->   "%X_buf_18_load = load i8 %X_buf_18_addr"   --->   Operation 181 'load' 'X_buf_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 182 [1/2] (3.25ns)   --->   "%X_buf_19_load = load i8 %X_buf_19_addr"   --->   Operation 182 'load' 'X_buf_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 183 [1/2] (3.25ns)   --->   "%X_buf_20_load = load i8 %X_buf_20_addr"   --->   Operation 183 'load' 'X_buf_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 184 [1/2] (3.25ns)   --->   "%X_buf_21_load = load i8 %X_buf_21_addr"   --->   Operation 184 'load' 'X_buf_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 185 [1/2] (3.25ns)   --->   "%X_buf_22_load = load i8 %X_buf_22_addr"   --->   Operation 185 'load' 'X_buf_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 186 [1/2] (3.25ns)   --->   "%X_buf_23_load = load i8 %X_buf_23_addr"   --->   Operation 186 'load' 'X_buf_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 187 [1/2] (3.25ns)   --->   "%X_buf_24_load = load i8 %X_buf_24_addr"   --->   Operation 187 'load' 'X_buf_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 188 [1/2] (3.25ns)   --->   "%X_buf_25_load = load i8 %X_buf_25_addr"   --->   Operation 188 'load' 'X_buf_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 189 [1/2] (3.25ns)   --->   "%X_buf_26_load = load i8 %X_buf_26_addr"   --->   Operation 189 'load' 'X_buf_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 190 [1/2] (3.25ns)   --->   "%X_buf_27_load = load i8 %X_buf_27_addr"   --->   Operation 190 'load' 'X_buf_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 191 [1/2] (3.25ns)   --->   "%X_buf_28_load = load i8 %X_buf_28_addr"   --->   Operation 191 'load' 'X_buf_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 192 [1/2] (3.25ns)   --->   "%X_buf_29_load = load i8 %X_buf_29_addr"   --->   Operation 192 'load' 'X_buf_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 193 [1/2] (3.25ns)   --->   "%X_buf_30_load = load i8 %X_buf_30_addr"   --->   Operation 193 'load' 'X_buf_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 194 [1/2] (3.25ns)   --->   "%X_buf_31_load = load i8 %X_buf_31_addr"   --->   Operation 194 'load' 'X_buf_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 195 [1/2] (3.25ns)   --->   "%X_buf_32_load = load i8 %X_buf_32_addr"   --->   Operation 195 'load' 'X_buf_32_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 196 [1/2] (3.25ns)   --->   "%X_buf_33_load = load i8 %X_buf_33_addr"   --->   Operation 196 'load' 'X_buf_33_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 197 [1/2] (3.25ns)   --->   "%X_buf_34_load = load i8 %X_buf_34_addr"   --->   Operation 197 'load' 'X_buf_34_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 198 [1/2] (3.25ns)   --->   "%X_buf_35_load = load i8 %X_buf_35_addr"   --->   Operation 198 'load' 'X_buf_35_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 199 [1/2] (3.25ns)   --->   "%X_buf_36_load = load i8 %X_buf_36_addr"   --->   Operation 199 'load' 'X_buf_36_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 200 [1/2] (3.25ns)   --->   "%X_buf_37_load = load i8 %X_buf_37_addr"   --->   Operation 200 'load' 'X_buf_37_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 201 [1/2] (3.25ns)   --->   "%X_buf_38_load = load i8 %X_buf_38_addr"   --->   Operation 201 'load' 'X_buf_38_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 202 [1/2] (3.25ns)   --->   "%X_buf_39_load = load i8 %X_buf_39_addr"   --->   Operation 202 'load' 'X_buf_39_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 203 [1/2] (3.25ns)   --->   "%X_buf_40_load = load i8 %X_buf_40_addr"   --->   Operation 203 'load' 'X_buf_40_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 204 [1/2] (3.25ns)   --->   "%X_buf_41_load = load i8 %X_buf_41_addr"   --->   Operation 204 'load' 'X_buf_41_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 205 [1/2] (3.25ns)   --->   "%X_buf_42_load = load i8 %X_buf_42_addr"   --->   Operation 205 'load' 'X_buf_42_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 206 [1/2] (3.25ns)   --->   "%X_buf_43_load = load i8 %X_buf_43_addr"   --->   Operation 206 'load' 'X_buf_43_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 207 [1/2] (3.25ns)   --->   "%X_buf_44_load = load i8 %X_buf_44_addr"   --->   Operation 207 'load' 'X_buf_44_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_4 : Operation 208 [1/1] (3.19ns)   --->   "%r_V = mux i16 @_ssdm_op_Mux.ap_auto.45i16.i6, i16 %X_buf_0_load, i16 %X_buf_1_load, i16 %X_buf_2_load, i16 %X_buf_3_load, i16 %X_buf_4_load, i16 %X_buf_5_load, i16 %X_buf_6_load, i16 %X_buf_7_load, i16 %X_buf_8_load, i16 %X_buf_9_load, i16 %X_buf_10_load, i16 %X_buf_11_load, i16 %X_buf_12_load, i16 %X_buf_13_load, i16 %X_buf_14_load, i16 %X_buf_15_load, i16 %X_buf_16_load, i16 %X_buf_17_load, i16 %X_buf_18_load, i16 %X_buf_19_load, i16 %X_buf_20_load, i16 %X_buf_21_load, i16 %X_buf_22_load, i16 %X_buf_23_load, i16 %X_buf_24_load, i16 %X_buf_25_load, i16 %X_buf_26_load, i16 %X_buf_27_load, i16 %X_buf_28_load, i16 %X_buf_29_load, i16 %X_buf_30_load, i16 %X_buf_31_load, i16 %X_buf_32_load, i16 %X_buf_33_load, i16 %X_buf_34_load, i16 %X_buf_35_load, i16 %X_buf_36_load, i16 %X_buf_37_load, i16 %X_buf_38_load, i16 %X_buf_39_load, i16 %X_buf_40_load, i16 %X_buf_41_load, i16 %X_buf_42_load, i16 %X_buf_43_load, i16 %X_buf_44_load, i6 %add_ln70_1"   --->   Operation 208 'mux' 'r_V' <Predicate = true> <Delay = 3.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/2] (3.25ns)   --->   "%W_buf_0_load = load i7 %W_buf_0_addr"   --->   Operation 209 'load' 'W_buf_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 210 [1/2] (3.25ns)   --->   "%W_buf_1_load = load i7 %W_buf_1_addr"   --->   Operation 210 'load' 'W_buf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 211 [1/2] (3.25ns)   --->   "%W_buf_2_load = load i7 %W_buf_2_addr"   --->   Operation 211 'load' 'W_buf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 212 [1/2] (3.25ns)   --->   "%W_buf_3_load = load i7 %W_buf_3_addr"   --->   Operation 212 'load' 'W_buf_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 213 [1/2] (3.25ns)   --->   "%W_buf_4_load = load i7 %W_buf_4_addr"   --->   Operation 213 'load' 'W_buf_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 214 [1/2] (3.25ns)   --->   "%W_buf_5_load = load i7 %W_buf_5_addr"   --->   Operation 214 'load' 'W_buf_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 215 [1/2] (3.25ns)   --->   "%W_buf_6_load = load i7 %W_buf_6_addr"   --->   Operation 215 'load' 'W_buf_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 216 [1/1] (2.18ns)   --->   "%tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 %W_buf_0_load, i16 %W_buf_1_load, i16 %W_buf_2_load, i16 %W_buf_3_load, i16 %W_buf_4_load, i16 %W_buf_5_load, i16 %W_buf_6_load, i4 %tmp"   --->   Operation 216 'mux' 'tmp_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%lhs_load = load i16 %lhs"   --->   Operation 230 'load' 'lhs_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %lhs_out, i16 %lhs_load"   --->   Operation 231 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 232 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.94>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%lhs_load_1 = load i16 %lhs"   --->   Operation 217 'load' 'lhs_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CHANNEL_COMB_str"   --->   Operation 218 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 147, i64 147, i64 147"   --->   Operation 219 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 220 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [conv_7x7.cpp:67]   --->   Operation 221 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i16 %r_V"   --->   Operation 222 'sext' 'sext_ln1393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1393_1 = sext i16 %tmp_2"   --->   Operation 223 'sext' 'sext_ln1393_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1393 = mul i29 %sext_ln1393_1, i29 %sext_ln1393"   --->   Operation 224 'mul' 'mul_ln1393' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs_load_1, i13 0"   --->   Operation 225 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1393"   --->   Operation 226 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 227 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (1.58ns)   --->   "%store_ln67 = store i16 %trunc_ln4, i16 %lhs" [conv_7x7.cpp:67]   --->   Operation 228 'store' 'store_ln67' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.body20" [conv_7x7.cpp:67]   --->   Operation 229 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.03ns
The critical path consists of the following:
	'alloca' operation ('x') [58]  (0 ns)
	'load' operation ('x_load', conv_7x7.cpp:67) on local variable 'x' [78]  (0 ns)
	'icmp' operation ('icmp_ln67', conv_7x7.cpp:67) [83]  (1.43 ns)
	'select' operation ('select_ln52', conv_7x7.cpp:52) [84]  (1.19 ns)
	'add' operation ('x', conv_7x7.cpp:67) [223]  (1.83 ns)
	'store' operation ('store_ln67', conv_7x7.cpp:67) of variable 'x', conv_7x7.cpp:67 on local variable 'x' [226]  (1.59 ns)

 <State 2>: 6.8ns
The critical path consists of the following:
	'mul' operation ('mul', conv_7x7.cpp:52) [95]  (4.17 ns)
	'add' operation ('add_ln69', conv_7x7.cpp:69) [100]  (1.65 ns)
	'select' operation ('j', conv_7x7.cpp:69) [101]  (0.98 ns)

 <State 3>: 6.83ns
The critical path consists of the following:
	'shl' operation ('shl_ln1319') [90]  (0 ns)
	'sub' operation ('sub_ln1319_1') [91]  (0 ns)
	'add' operation ('add_ln1319_1') [154]  (3.58 ns)
	'getelementptr' operation ('W_buf_0_addr') [156]  (0 ns)
	'load' operation ('W_buf_0_load') on array 'W_buf_0' [210]  (3.25 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'load' operation ('X_buf_0_load') on array 'X_buf_0' [163]  (3.25 ns)
	'mux' operation ('r.V') [208]  (3.19 ns)

 <State 5>: 4.95ns
The critical path consists of the following:
	'mul' operation of DSP[221] ('mul_ln1393') [219]  (3.36 ns)
	'add' operation of DSP[221] ('ret.V') [221]  (0 ns)
	'store' operation ('store_ln67', conv_7x7.cpp:67) of variable 'trunc_ln4' on local variable 'lhs' [227]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
