/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/lib_srl_fifo_v1_0_2
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap lib_srl_fifo_v1_0_2 /home/feilong/Storages/fpga/000_vivado_sim_linux32/lib_srl_fifo_v1_0_2
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work lib_srl_fifo_v1_0_2 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/lib_srl_fifo_v1_0_2/.cxl.vhdl.lib_srl_fifo_v1_0_2.lib_srl_fifo_v1_0_2.lin64.cmf
