{"sha": "a87169db7dc0667a978e3f5b63e0fca648d3b793", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTg3MTY5ZGI3ZGMwNjY3YTk3OGUzZjViNjNlMGZjYTY0OGQzYjc5Mw==", "commit": {"author": {"name": "Olivier Hainque", "email": "hainque@adacore.com", "date": "2017-09-06T13:21:10Z"}, "committer": {"name": "Olivier Hainque", "email": "hainque@gcc.gnu.org", "date": "2017-09-06T13:21:10Z"}, "message": "vxworks.h (VXCPU_FOR_8548): Correct definition for VxWorks 7.\n\n2017-09-06  Olivier Hainque  <hainque@adacore.com>\n\n\t* config/powerpcspe/vxworks.h (VXCPU_FOR_8548): Correct definition\n\tfor VxWorks 7.  Adjust surrounding comments.\n\nFrom-SVN: r251796", "tree": {"sha": "fa08ca1c9fa94d790c980e4f711f7db73bdd352a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/fa08ca1c9fa94d790c980e4f711f7db73bdd352a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a87169db7dc0667a978e3f5b63e0fca648d3b793", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a87169db7dc0667a978e3f5b63e0fca648d3b793", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a87169db7dc0667a978e3f5b63e0fca648d3b793", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a87169db7dc0667a978e3f5b63e0fca648d3b793/comments", "author": {"login": "hainque", "id": 18735142, "node_id": "MDQ6VXNlcjE4NzM1MTQy", "avatar_url": "https://avatars.githubusercontent.com/u/18735142?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hainque", "html_url": "https://github.com/hainque", "followers_url": "https://api.github.com/users/hainque/followers", "following_url": "https://api.github.com/users/hainque/following{/other_user}", "gists_url": "https://api.github.com/users/hainque/gists{/gist_id}", "starred_url": "https://api.github.com/users/hainque/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hainque/subscriptions", "organizations_url": "https://api.github.com/users/hainque/orgs", "repos_url": "https://api.github.com/users/hainque/repos", "events_url": "https://api.github.com/users/hainque/events{/privacy}", "received_events_url": "https://api.github.com/users/hainque/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "940ab2e08e241437c176aad1ad5bf2a2a2849809", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/940ab2e08e241437c176aad1ad5bf2a2a2849809", "html_url": "https://github.com/Rust-GCC/gccrs/commit/940ab2e08e241437c176aad1ad5bf2a2a2849809"}], "stats": {"total": 17, "additions": 14, "deletions": 3}, "files": [{"sha": "695cf0118453bb3fcbeb9c421ce614f97c6cf58c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a87169db7dc0667a978e3f5b63e0fca648d3b793/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a87169db7dc0667a978e3f5b63e0fca648d3b793/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a87169db7dc0667a978e3f5b63e0fca648d3b793", "patch": "@@ -1,3 +1,8 @@\n+2017-09-06  Olivier Hainque  <hainque@adacore.com>\n+\n+\t* config/powerpcspe/vxworks.h (VXCPU_FOR_8548): Correct definition\n+\tfor VxWorks 7.  Adjust surrounding comments.\n+\n 2017-09-06  Richard Biener  <rguenther@suse.de>\n \n \t* gimple-ssa-strength-reduction.c"}, {"sha": "6a60af5366e09401f7178ac79d39e693643a1057", "filename": "gcc/config/powerpcspe/vxworks.h", "status": "modified", "additions": 9, "deletions": 3, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a87169db7dc0667a978e3f5b63e0fca648d3b793/gcc%2Fconfig%2Fpowerpcspe%2Fvxworks.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a87169db7dc0667a978e3f5b63e0fca648d3b793/gcc%2Fconfig%2Fpowerpcspe%2Fvxworks.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fpowerpcspe%2Fvxworks.h?ref=a87169db7dc0667a978e3f5b63e0fca648d3b793", "patch": "@@ -60,11 +60,17 @@ along with GCC; see the file COPYING3.  If not see\n \n #define SUBTARGET_EXTRA_SPECS /* none needed */\n \n-/* VxWorks and VxWorksAE (aka 653) expect different CPU values to designate\n-   SPE on 8548.  We define a dedicated macro for the base VxWorks here, which\n-   the AE configuration will override.  */\n+/* Arrange to infer -DCPU, which VxWorks headers require, from -mcpu.  */\n \n+/* Different flavors of VxWorks expect different CPU values to designate SPE\n+   on 8548.  We define a dedicated macro for the base VxWorks here, which the\n+   AE configuration might also override.  */\n+\n+#if TARGET_VXWORKS7\n+#define VXCPU_FOR_8548 \"PPCE500V2\"\n+#else\n #define VXCPU_FOR_8548 \"PPC85XX\"\n+#endif\n \n /* FIXME: The only reason we allow no -mcpu switch at all is because\n    config-ml.in insists on a \".\" multilib. */"}]}