{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591169062536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591169062536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 15:24:22 2020 " "Processing started: Wed Jun 03 15:24:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591169062536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591169062536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_input -c key_input " "Command: quartus_map --read_settings_files=on --write_settings_files=off key_input -c key_input" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591169062536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1591169062897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_input.bdf 1 1 " "Found 1 design units, including 1 entities, in source file key_input.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key_input " "Found entity 1: key_input" {  } { { "key_input.bdf" "" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169062944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591169062944 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "counter_debounce.vhd " "Can't analyze file -- file counter_debounce.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1591169062944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_debounce-Behavioral " "Found design unit 1: keyboard_debounce-Behavioral" {  } { { "keyboard_debounce.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/keyboard_debounce.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063257 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_debounce " "Found entity 1: keyboard_debounce" {  } { { "keyboard_debounce.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/keyboard_debounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591169063257 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "InputReceiver.vhd " "Can't analyze file -- file InputReceiver.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1591169063257 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ControlUnit.vhd " "Can't analyze file -- file ControlUnit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1591169063257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-Behavioral " "Found design unit 1: control_unit-Behavioral" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063272 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591169063272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led-behavioral " "Found design unit 1: led-behavioral" {  } { { "led.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/led.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063272 ""} { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591169063272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behavioral " "Found design unit 1: timer-behavioral" {  } { { "timer.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/timer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063272 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591169063272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "row_scanner.vhd 2 1 " "Found 2 design units, including 1 entities, in source file row_scanner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 row_scanner-behavioral " "Found design unit 1: row_scanner-behavioral" {  } { { "row_scanner.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/row_scanner.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063272 ""} { "Info" "ISGN_ENTITY_NAME" "1 row_scanner " "Found entity 1: row_scanner" {  } { { "row_scanner.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/row_scanner.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591169063272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "key_input " "Elaborating entity \"key_input\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591169063304 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7.vhd 2 1 " "Using design file seg7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-Behavioral " "Found design unit 1: seg7-Behavioral" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063304 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063304 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1591169063304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:inst " "Elaborating entity \"seg7\" for hierarchy \"seg7:inst\"" {  } { { "key_input.bdf" "inst" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 416 1008 1224 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169063304 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1_in seg7.vhd(20) " "VHDL Process Statement warning at seg7.vhd(20): signal \"num1_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|seg7:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2_in seg7.vhd(21) " "VHDL Process Statement warning at seg7.vhd(21): signal \"num2_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|seg7:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num3_in seg7.vhd(22) " "VHDL Process Statement warning at seg7.vhd(22): signal \"num3_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|seg7:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num4_in seg7.vhd(23) " "VHDL Process Statement warning at seg7.vhd(23): signal \"num4_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|seg7:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op seg7.vhd(17) " "VHDL Process Statement warning at seg7.vhd(17): inferring latch(es) for signal or variable \"op\", which holds its previous value in one or more paths through the process" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|seg7:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] seg7.vhd(17) " "Inferred latch for \"op\[0\]\" at seg7.vhd(17)" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|seg7:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] seg7.vhd(17) " "Inferred latch for \"op\[1\]\" at seg7.vhd(17)" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|seg7:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] seg7.vhd(17) " "Inferred latch for \"op\[2\]\" at seg7.vhd(17)" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|seg7:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] seg7.vhd(17) " "Inferred latch for \"op\[3\]\" at seg7.vhd(17)" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|seg7:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst3 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst3\"" {  } { { "key_input.bdf" "inst3" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 416 504 752 560 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169063319 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state control_unit.vhd(156) " "VHDL Process Statement warning at control_unit.vhd(156): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state control_unit.vhd(162) " "VHDL Process Statement warning at control_unit.vhd(162): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hint_a control_unit.vhd(163) " "VHDL Process Statement warning at control_unit.vhd(163): signal \"hint_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hint_b control_unit.vhd(165) " "VHDL Process Statement warning at control_unit.vhd(165): signal \"hint_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state control_unit.vhd(167) " "VHDL Process Statement warning at control_unit.vhd(167): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_current control_unit.vhd(173) " "VHDL Process Statement warning at control_unit.vhd(173): signal \"num_current\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_in control_unit.vhd(175) " "VHDL Process Statement warning at control_unit.vhd(175): signal \"sw_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_in control_unit.vhd(177) " "VHDL Process Statement warning at control_unit.vhd(177): signal \"sw_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_in control_unit.vhd(179) " "VHDL Process Statement warning at control_unit.vhd(179): signal \"sw_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_in control_unit.vhd(181) " "VHDL Process Statement warning at control_unit.vhd(181): signal \"sw_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num_1 control_unit.vhd(56) " "VHDL Process Statement warning at control_unit.vhd(56): inferring latch(es) for signal or variable \"num_1\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num_2 control_unit.vhd(56) " "VHDL Process Statement warning at control_unit.vhd(56): inferring latch(es) for signal or variable \"num_2\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num_3 control_unit.vhd(56) " "VHDL Process Statement warning at control_unit.vhd(56): inferring latch(es) for signal or variable \"num_3\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num_4 control_unit.vhd(56) " "VHDL Process Statement warning at control_unit.vhd(56): inferring latch(es) for signal or variable \"num_4\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_4\[0\] control_unit.vhd(56) " "Inferred latch for \"num_4\[0\]\" at control_unit.vhd(56)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_4\[1\] control_unit.vhd(56) " "Inferred latch for \"num_4\[1\]\" at control_unit.vhd(56)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_4\[2\] control_unit.vhd(56) " "Inferred latch for \"num_4\[2\]\" at control_unit.vhd(56)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_4\[3\] control_unit.vhd(56) " "Inferred latch for \"num_4\[3\]\" at control_unit.vhd(56)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_3\[0\] control_unit.vhd(56) " "Inferred latch for \"num_3\[0\]\" at control_unit.vhd(56)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_3\[1\] control_unit.vhd(56) " "Inferred latch for \"num_3\[1\]\" at control_unit.vhd(56)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_3\[2\] control_unit.vhd(56) " "Inferred latch for \"num_3\[2\]\" at control_unit.vhd(56)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_3\[3\] control_unit.vhd(56) " "Inferred latch for \"num_3\[3\]\" at control_unit.vhd(56)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_2\[0\] control_unit.vhd(56) " "Inferred latch for \"num_2\[0\]\" at control_unit.vhd(56)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_2\[1\] control_unit.vhd(56) " "Inferred latch for \"num_2\[1\]\" at control_unit.vhd(56)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_2\[2\] control_unit.vhd(56) " "Inferred latch for \"num_2\[2\]\" at control_unit.vhd(56)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_2\[3\] control_unit.vhd(56) " "Inferred latch for \"num_2\[3\]\" at control_unit.vhd(56)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_1\[0\] control_unit.vhd(56) " "Inferred latch for \"num_1\[0\]\" at control_unit.vhd(56)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_1\[1\] control_unit.vhd(56) " "Inferred latch for \"num_1\[1\]\" at control_unit.vhd(56)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_1\[2\] control_unit.vhd(56) " "Inferred latch for \"num_1\[2\]\" at control_unit.vhd(56)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_1\[3\] control_unit.vhd(56) " "Inferred latch for \"num_1\[3\]\" at control_unit.vhd(56)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063319 "|key_input|control_unit:inst3"}
{ "Warning" "WSGN_SEARCH_FILE" "debounce_g.bdf 1 1 " "Using design file debounce_g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_g " "Found entity 1: debounce_g" {  } { { "debounce_g.bdf" "" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/debounce_g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063351 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1591169063351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_g debounce_g:inst2 " "Elaborating entity \"debounce_g\" for hierarchy \"debounce_g:inst2\"" {  } { { "key_input.bdf" "inst2" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 488 312 448 584 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169063351 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_gen.bdf 1 1 " "Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.bdf" "" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/clk_gen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063366 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1591169063366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:inst5 " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:inst5\"" {  } { { "key_input.bdf" "inst5" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 632 144 264 760 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169063366 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div10_t.bdf 1 1 " "Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div10_t " "Found entity 1: div10_t" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/div10_t.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063366 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1591169063366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10_t clk_gen:inst5\|div10_t:inst3 " "Elaborating entity \"div10_t\" for hierarchy \"clk_gen:inst5\|div10_t:inst3\"" {  } { { "clk_gen.bdf" "inst3" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/clk_gen.bdf" { { 32 432 560 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169063366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst1 " "Elaborating entity \"timer\" for hierarchy \"timer:inst1\"" {  } { { "key_input.bdf" "inst1" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 608 504 712 688 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169063366 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de_change.vhd 2 1 " "Using design file de_change.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_change-a " "Found design unit 1: de_change-a" {  } { { "de_change.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/de_change.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063382 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_change " "Found entity 1: de_change" {  } { { "de_change.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/de_change.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063382 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1591169063382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_change de_change:inst7 " "Elaborating entity \"de_change\" for hierarchy \"de_change:inst7\"" {  } { { "key_input.bdf" "inst7" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 568 832 976 648 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169063382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:inst9 " "Elaborating entity \"led\" for hierarchy \"led:inst9\"" {  } { { "key_input.bdf" "inst9" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 656 1000 1208 768 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169063382 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dot_display.vhd 2 1 " "Using design file dot_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dot_display-behavioral " "Found design unit 1: dot_display-behavioral" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063397 ""} { "Info" "ISGN_ENTITY_NAME" "1 dot_display " "Found entity 1: dot_display" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591169063397 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1591169063397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_display dot_display:inst12 " "Elaborating entity \"dot_display\" for hierarchy \"dot_display:inst12\"" {  } { { "key_input.bdf" "inst12" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 1120 1024 1232 1232 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169063413 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state dot_display.vhd(32) " "VHDL Process Statement warning at dot_display.vhd(32): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "g_display dot_display.vhd(29) " "VHDL Process Statement warning at dot_display.vhd(29): inferring latch(es) for signal or variable \"g_display\", which holds its previous value in one or more paths through the process" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_display dot_display.vhd(29) " "VHDL Process Statement warning at dot_display.vhd(29): inferring latch(es) for signal or variable \"r_display\", which holds its previous value in one or more paths through the process" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g_display dot_display.vhd(3633) " "VHDL Process Statement warning at dot_display.vhd(3633): signal \"g_display\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 3633 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_count dot_display.vhd(3633) " "VHDL Process Statement warning at dot_display.vhd(3633): signal \"row_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 3633 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_display dot_display.vhd(3634) " "VHDL Process Statement warning at dot_display.vhd(3634): signal \"r_display\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 3634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_count dot_display.vhd(3634) " "VHDL Process Statement warning at dot_display.vhd(3634): signal \"row_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 3634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[0\]\[0\] dot_display.vhd(29) " "Inferred latch for \"r_display\[0\]\[0\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[0\]\[1\] dot_display.vhd(29) " "Inferred latch for \"r_display\[0\]\[1\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[0\]\[2\] dot_display.vhd(29) " "Inferred latch for \"r_display\[0\]\[2\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[0\]\[3\] dot_display.vhd(29) " "Inferred latch for \"r_display\[0\]\[3\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[0\]\[4\] dot_display.vhd(29) " "Inferred latch for \"r_display\[0\]\[4\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[0\]\[5\] dot_display.vhd(29) " "Inferred latch for \"r_display\[0\]\[5\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[0\]\[6\] dot_display.vhd(29) " "Inferred latch for \"r_display\[0\]\[6\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[0\]\[7\] dot_display.vhd(29) " "Inferred latch for \"r_display\[0\]\[7\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[1\]\[0\] dot_display.vhd(29) " "Inferred latch for \"r_display\[1\]\[0\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[1\]\[1\] dot_display.vhd(29) " "Inferred latch for \"r_display\[1\]\[1\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[1\]\[2\] dot_display.vhd(29) " "Inferred latch for \"r_display\[1\]\[2\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[1\]\[3\] dot_display.vhd(29) " "Inferred latch for \"r_display\[1\]\[3\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[1\]\[4\] dot_display.vhd(29) " "Inferred latch for \"r_display\[1\]\[4\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[1\]\[5\] dot_display.vhd(29) " "Inferred latch for \"r_display\[1\]\[5\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[1\]\[6\] dot_display.vhd(29) " "Inferred latch for \"r_display\[1\]\[6\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[1\]\[7\] dot_display.vhd(29) " "Inferred latch for \"r_display\[1\]\[7\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[2\]\[0\] dot_display.vhd(29) " "Inferred latch for \"r_display\[2\]\[0\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[2\]\[1\] dot_display.vhd(29) " "Inferred latch for \"r_display\[2\]\[1\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[2\]\[2\] dot_display.vhd(29) " "Inferred latch for \"r_display\[2\]\[2\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[2\]\[3\] dot_display.vhd(29) " "Inferred latch for \"r_display\[2\]\[3\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[2\]\[4\] dot_display.vhd(29) " "Inferred latch for \"r_display\[2\]\[4\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[2\]\[5\] dot_display.vhd(29) " "Inferred latch for \"r_display\[2\]\[5\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[2\]\[6\] dot_display.vhd(29) " "Inferred latch for \"r_display\[2\]\[6\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[2\]\[7\] dot_display.vhd(29) " "Inferred latch for \"r_display\[2\]\[7\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[3\]\[0\] dot_display.vhd(29) " "Inferred latch for \"r_display\[3\]\[0\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[3\]\[1\] dot_display.vhd(29) " "Inferred latch for \"r_display\[3\]\[1\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[3\]\[2\] dot_display.vhd(29) " "Inferred latch for \"r_display\[3\]\[2\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[3\]\[3\] dot_display.vhd(29) " "Inferred latch for \"r_display\[3\]\[3\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[3\]\[4\] dot_display.vhd(29) " "Inferred latch for \"r_display\[3\]\[4\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[3\]\[5\] dot_display.vhd(29) " "Inferred latch for \"r_display\[3\]\[5\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[3\]\[6\] dot_display.vhd(29) " "Inferred latch for \"r_display\[3\]\[6\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[3\]\[7\] dot_display.vhd(29) " "Inferred latch for \"r_display\[3\]\[7\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[4\]\[0\] dot_display.vhd(29) " "Inferred latch for \"r_display\[4\]\[0\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[4\]\[1\] dot_display.vhd(29) " "Inferred latch for \"r_display\[4\]\[1\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[4\]\[2\] dot_display.vhd(29) " "Inferred latch for \"r_display\[4\]\[2\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[4\]\[3\] dot_display.vhd(29) " "Inferred latch for \"r_display\[4\]\[3\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[4\]\[4\] dot_display.vhd(29) " "Inferred latch for \"r_display\[4\]\[4\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[4\]\[5\] dot_display.vhd(29) " "Inferred latch for \"r_display\[4\]\[5\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[4\]\[6\] dot_display.vhd(29) " "Inferred latch for \"r_display\[4\]\[6\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[4\]\[7\] dot_display.vhd(29) " "Inferred latch for \"r_display\[4\]\[7\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[5\]\[0\] dot_display.vhd(29) " "Inferred latch for \"r_display\[5\]\[0\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[5\]\[1\] dot_display.vhd(29) " "Inferred latch for \"r_display\[5\]\[1\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[5\]\[2\] dot_display.vhd(29) " "Inferred latch for \"r_display\[5\]\[2\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[5\]\[3\] dot_display.vhd(29) " "Inferred latch for \"r_display\[5\]\[3\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[5\]\[4\] dot_display.vhd(29) " "Inferred latch for \"r_display\[5\]\[4\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[5\]\[5\] dot_display.vhd(29) " "Inferred latch for \"r_display\[5\]\[5\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[5\]\[6\] dot_display.vhd(29) " "Inferred latch for \"r_display\[5\]\[6\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[5\]\[7\] dot_display.vhd(29) " "Inferred latch for \"r_display\[5\]\[7\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[6\]\[0\] dot_display.vhd(29) " "Inferred latch for \"r_display\[6\]\[0\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[6\]\[1\] dot_display.vhd(29) " "Inferred latch for \"r_display\[6\]\[1\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[6\]\[2\] dot_display.vhd(29) " "Inferred latch for \"r_display\[6\]\[2\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[6\]\[3\] dot_display.vhd(29) " "Inferred latch for \"r_display\[6\]\[3\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[6\]\[4\] dot_display.vhd(29) " "Inferred latch for \"r_display\[6\]\[4\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[6\]\[5\] dot_display.vhd(29) " "Inferred latch for \"r_display\[6\]\[5\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[6\]\[6\] dot_display.vhd(29) " "Inferred latch for \"r_display\[6\]\[6\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[6\]\[7\] dot_display.vhd(29) " "Inferred latch for \"r_display\[6\]\[7\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[7\]\[0\] dot_display.vhd(29) " "Inferred latch for \"r_display\[7\]\[0\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[7\]\[1\] dot_display.vhd(29) " "Inferred latch for \"r_display\[7\]\[1\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[7\]\[2\] dot_display.vhd(29) " "Inferred latch for \"r_display\[7\]\[2\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[7\]\[3\] dot_display.vhd(29) " "Inferred latch for \"r_display\[7\]\[3\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[7\]\[4\] dot_display.vhd(29) " "Inferred latch for \"r_display\[7\]\[4\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[7\]\[5\] dot_display.vhd(29) " "Inferred latch for \"r_display\[7\]\[5\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[7\]\[6\] dot_display.vhd(29) " "Inferred latch for \"r_display\[7\]\[6\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_display\[7\]\[7\] dot_display.vhd(29) " "Inferred latch for \"r_display\[7\]\[7\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[0\]\[0\] dot_display.vhd(29) " "Inferred latch for \"g_display\[0\]\[0\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[0\]\[1\] dot_display.vhd(29) " "Inferred latch for \"g_display\[0\]\[1\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[0\]\[2\] dot_display.vhd(29) " "Inferred latch for \"g_display\[0\]\[2\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[0\]\[3\] dot_display.vhd(29) " "Inferred latch for \"g_display\[0\]\[3\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[0\]\[4\] dot_display.vhd(29) " "Inferred latch for \"g_display\[0\]\[4\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[0\]\[5\] dot_display.vhd(29) " "Inferred latch for \"g_display\[0\]\[5\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[0\]\[6\] dot_display.vhd(29) " "Inferred latch for \"g_display\[0\]\[6\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[0\]\[7\] dot_display.vhd(29) " "Inferred latch for \"g_display\[0\]\[7\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[1\]\[0\] dot_display.vhd(29) " "Inferred latch for \"g_display\[1\]\[0\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[1\]\[1\] dot_display.vhd(29) " "Inferred latch for \"g_display\[1\]\[1\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[1\]\[2\] dot_display.vhd(29) " "Inferred latch for \"g_display\[1\]\[2\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[1\]\[3\] dot_display.vhd(29) " "Inferred latch for \"g_display\[1\]\[3\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[1\]\[4\] dot_display.vhd(29) " "Inferred latch for \"g_display\[1\]\[4\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[1\]\[5\] dot_display.vhd(29) " "Inferred latch for \"g_display\[1\]\[5\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[1\]\[6\] dot_display.vhd(29) " "Inferred latch for \"g_display\[1\]\[6\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[1\]\[7\] dot_display.vhd(29) " "Inferred latch for \"g_display\[1\]\[7\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[2\]\[0\] dot_display.vhd(29) " "Inferred latch for \"g_display\[2\]\[0\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[2\]\[1\] dot_display.vhd(29) " "Inferred latch for \"g_display\[2\]\[1\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[2\]\[2\] dot_display.vhd(29) " "Inferred latch for \"g_display\[2\]\[2\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[2\]\[3\] dot_display.vhd(29) " "Inferred latch for \"g_display\[2\]\[3\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[2\]\[4\] dot_display.vhd(29) " "Inferred latch for \"g_display\[2\]\[4\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[2\]\[5\] dot_display.vhd(29) " "Inferred latch for \"g_display\[2\]\[5\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[2\]\[6\] dot_display.vhd(29) " "Inferred latch for \"g_display\[2\]\[6\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[2\]\[7\] dot_display.vhd(29) " "Inferred latch for \"g_display\[2\]\[7\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[3\]\[0\] dot_display.vhd(29) " "Inferred latch for \"g_display\[3\]\[0\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[3\]\[1\] dot_display.vhd(29) " "Inferred latch for \"g_display\[3\]\[1\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[3\]\[2\] dot_display.vhd(29) " "Inferred latch for \"g_display\[3\]\[2\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[3\]\[3\] dot_display.vhd(29) " "Inferred latch for \"g_display\[3\]\[3\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[3\]\[4\] dot_display.vhd(29) " "Inferred latch for \"g_display\[3\]\[4\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[3\]\[5\] dot_display.vhd(29) " "Inferred latch for \"g_display\[3\]\[5\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[3\]\[6\] dot_display.vhd(29) " "Inferred latch for \"g_display\[3\]\[6\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[3\]\[7\] dot_display.vhd(29) " "Inferred latch for \"g_display\[3\]\[7\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[4\]\[0\] dot_display.vhd(29) " "Inferred latch for \"g_display\[4\]\[0\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[4\]\[1\] dot_display.vhd(29) " "Inferred latch for \"g_display\[4\]\[1\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[4\]\[2\] dot_display.vhd(29) " "Inferred latch for \"g_display\[4\]\[2\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[4\]\[3\] dot_display.vhd(29) " "Inferred latch for \"g_display\[4\]\[3\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[4\]\[4\] dot_display.vhd(29) " "Inferred latch for \"g_display\[4\]\[4\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[4\]\[5\] dot_display.vhd(29) " "Inferred latch for \"g_display\[4\]\[5\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[4\]\[6\] dot_display.vhd(29) " "Inferred latch for \"g_display\[4\]\[6\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[4\]\[7\] dot_display.vhd(29) " "Inferred latch for \"g_display\[4\]\[7\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[5\]\[0\] dot_display.vhd(29) " "Inferred latch for \"g_display\[5\]\[0\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[5\]\[1\] dot_display.vhd(29) " "Inferred latch for \"g_display\[5\]\[1\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[5\]\[2\] dot_display.vhd(29) " "Inferred latch for \"g_display\[5\]\[2\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[5\]\[3\] dot_display.vhd(29) " "Inferred latch for \"g_display\[5\]\[3\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[5\]\[4\] dot_display.vhd(29) " "Inferred latch for \"g_display\[5\]\[4\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[5\]\[5\] dot_display.vhd(29) " "Inferred latch for \"g_display\[5\]\[5\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[5\]\[6\] dot_display.vhd(29) " "Inferred latch for \"g_display\[5\]\[6\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[5\]\[7\] dot_display.vhd(29) " "Inferred latch for \"g_display\[5\]\[7\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063413 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[6\]\[0\] dot_display.vhd(29) " "Inferred latch for \"g_display\[6\]\[0\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063429 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[6\]\[1\] dot_display.vhd(29) " "Inferred latch for \"g_display\[6\]\[1\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063429 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[6\]\[2\] dot_display.vhd(29) " "Inferred latch for \"g_display\[6\]\[2\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063429 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[6\]\[3\] dot_display.vhd(29) " "Inferred latch for \"g_display\[6\]\[3\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063429 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[6\]\[4\] dot_display.vhd(29) " "Inferred latch for \"g_display\[6\]\[4\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063429 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[6\]\[5\] dot_display.vhd(29) " "Inferred latch for \"g_display\[6\]\[5\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063429 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[6\]\[6\] dot_display.vhd(29) " "Inferred latch for \"g_display\[6\]\[6\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063429 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[6\]\[7\] dot_display.vhd(29) " "Inferred latch for \"g_display\[6\]\[7\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063429 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[7\]\[0\] dot_display.vhd(29) " "Inferred latch for \"g_display\[7\]\[0\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063429 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[7\]\[1\] dot_display.vhd(29) " "Inferred latch for \"g_display\[7\]\[1\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063429 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[7\]\[2\] dot_display.vhd(29) " "Inferred latch for \"g_display\[7\]\[2\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063429 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[7\]\[3\] dot_display.vhd(29) " "Inferred latch for \"g_display\[7\]\[3\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063429 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[7\]\[4\] dot_display.vhd(29) " "Inferred latch for \"g_display\[7\]\[4\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063429 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[7\]\[5\] dot_display.vhd(29) " "Inferred latch for \"g_display\[7\]\[5\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063429 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[7\]\[6\] dot_display.vhd(29) " "Inferred latch for \"g_display\[7\]\[6\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063429 "|key_input|dot_display:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_display\[7\]\[7\] dot_display.vhd(29) " "Inferred latch for \"g_display\[7\]\[7\]\" at dot_display.vhd(29)" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591169063429 "|key_input|dot_display:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_scanner row_scanner:inst6 " "Elaborating entity \"row_scanner\" for hierarchy \"row_scanner:inst6\"" {  } { { "key_input.bdf" "inst6" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 1024 840 984 1104 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169063429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:inst\|op\[3\] " "LATCH primitive \"seg7:inst\|op\[3\]\" is permanently enabled" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1591169063885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:inst\|op\[2\] " "LATCH primitive \"seg7:inst\|op\[2\]\" is permanently enabled" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1591169063885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:inst\|op\[1\] " "LATCH primitive \"seg7:inst\|op\[1\]\" is permanently enabled" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1591169063885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:inst\|op\[0\] " "LATCH primitive \"seg7:inst\|op\[0\]\" is permanently enabled" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1591169063885 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|g_display\[4\]\[2\] dot_display:inst12\|g_display\[7\]\[1\] " "Duplicate LATCH primitive \"dot_display:inst12\|g_display\[4\]\[2\]\" merged with LATCH primitive \"dot_display:inst12\|g_display\[7\]\[1\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|g_display\[4\]\[1\] dot_display:inst12\|g_display\[7\]\[1\] " "Duplicate LATCH primitive \"dot_display:inst12\|g_display\[4\]\[1\]\" merged with LATCH primitive \"dot_display:inst12\|g_display\[7\]\[1\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|g_display\[5\]\[0\] dot_display:inst12\|g_display\[7\]\[1\] " "Duplicate LATCH primitive \"dot_display:inst12\|g_display\[5\]\[0\]\" merged with LATCH primitive \"dot_display:inst12\|g_display\[7\]\[1\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|g_display\[5\]\[1\] dot_display:inst12\|g_display\[7\]\[1\] " "Duplicate LATCH primitive \"dot_display:inst12\|g_display\[5\]\[1\]\" merged with LATCH primitive \"dot_display:inst12\|g_display\[7\]\[1\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|g_display\[5\]\[2\] dot_display:inst12\|g_display\[7\]\[1\] " "Duplicate LATCH primitive \"dot_display:inst12\|g_display\[5\]\[2\]\" merged with LATCH primitive \"dot_display:inst12\|g_display\[7\]\[1\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|g_display\[5\]\[3\] dot_display:inst12\|g_display\[7\]\[1\] " "Duplicate LATCH primitive \"dot_display:inst12\|g_display\[5\]\[3\]\" merged with LATCH primitive \"dot_display:inst12\|g_display\[7\]\[1\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|g_display\[6\]\[0\] dot_display:inst12\|g_display\[7\]\[1\] " "Duplicate LATCH primitive \"dot_display:inst12\|g_display\[6\]\[0\]\" merged with LATCH primitive \"dot_display:inst12\|g_display\[7\]\[1\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|g_display\[6\]\[1\] dot_display:inst12\|g_display\[7\]\[1\] " "Duplicate LATCH primitive \"dot_display:inst12\|g_display\[6\]\[1\]\" merged with LATCH primitive \"dot_display:inst12\|g_display\[7\]\[1\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|g_display\[6\]\[2\] dot_display:inst12\|g_display\[7\]\[1\] " "Duplicate LATCH primitive \"dot_display:inst12\|g_display\[6\]\[2\]\" merged with LATCH primitive \"dot_display:inst12\|g_display\[7\]\[1\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|g_display\[6\]\[3\] dot_display:inst12\|g_display\[7\]\[1\] " "Duplicate LATCH primitive \"dot_display:inst12\|g_display\[6\]\[3\]\" merged with LATCH primitive \"dot_display:inst12\|g_display\[7\]\[1\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|g_display\[7\]\[2\] dot_display:inst12\|g_display\[7\]\[1\] " "Duplicate LATCH primitive \"dot_display:inst12\|g_display\[7\]\[2\]\" merged with LATCH primitive \"dot_display:inst12\|g_display\[7\]\[1\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[7\]\[7\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[7\]\[7\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[7\]\[6\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[7\]\[6\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[7\]\[5\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[7\]\[5\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[7\]\[3\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[7\]\[3\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[7\]\[2\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[7\]\[2\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[7\]\[1\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[7\]\[1\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[7\]\[0\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[7\]\[0\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[6\]\[7\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[6\]\[7\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[6\]\[6\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[6\]\[6\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[6\]\[5\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[6\]\[5\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[6\]\[4\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[6\]\[4\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[6\]\[3\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[6\]\[3\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[6\]\[2\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[6\]\[2\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[6\]\[1\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[6\]\[1\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[6\]\[0\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[6\]\[0\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[5\]\[7\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[5\]\[7\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[5\]\[6\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[5\]\[6\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[5\]\[5\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[5\]\[5\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[5\]\[4\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[5\]\[4\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[5\]\[3\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[5\]\[3\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[5\]\[2\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[5\]\[2\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[5\]\[1\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[5\]\[1\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[5\]\[0\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[5\]\[0\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[4\]\[7\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[4\]\[7\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[4\]\[6\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[4\]\[6\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[4\]\[5\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[4\]\[5\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[4\]\[4\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[4\]\[4\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[4\]\[3\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[4\]\[3\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[4\]\[2\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[4\]\[2\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[4\]\[1\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[4\]\[1\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[4\]\[0\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[4\]\[0\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[3\]\[7\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[3\]\[7\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[3\]\[6\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[3\]\[6\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[3\]\[5\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[3\]\[5\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[3\]\[4\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[3\]\[4\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[3\]\[3\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[3\]\[3\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[3\]\[2\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[3\]\[2\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[3\]\[1\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[3\]\[1\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[3\]\[0\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[3\]\[0\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[2\]\[7\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[2\]\[7\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[2\]\[6\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[2\]\[6\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[2\]\[5\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[2\]\[5\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[2\]\[4\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[2\]\[4\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[2\]\[3\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[2\]\[3\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[2\]\[2\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[2\]\[2\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[2\]\[1\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[2\]\[1\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[2\]\[0\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[2\]\[0\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[1\]\[7\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[1\]\[7\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[1\]\[6\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[1\]\[6\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[1\]\[5\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[1\]\[5\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[1\]\[4\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[1\]\[4\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[1\]\[3\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[1\]\[3\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[1\]\[2\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[1\]\[2\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[1\]\[1\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[1\]\[1\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[1\]\[0\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[1\]\[0\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[0\]\[7\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[0\]\[7\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[0\]\[6\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[0\]\[6\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[0\]\[5\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[0\]\[5\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[0\]\[4\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[0\]\[4\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[0\]\[3\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[0\]\[3\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[0\]\[2\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[0\]\[2\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[0\]\[1\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[0\]\[1\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_display:inst12\|r_display\[0\]\[0\] dot_display:inst12\|r_display\[7\]\[4\] " "Duplicate LATCH primitive \"dot_display:inst12\|r_display\[0\]\[0\]\" merged with LATCH primitive \"dot_display:inst12\|r_display\[7\]\[4\]\"" {  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst3\|num_1\[0\] " "Latch control_unit:inst3\|num_1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|game_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|game_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst3\|num_3\[0\] " "Latch control_unit:inst3\|num_3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|game_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|game_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst3\|num_1\[1\] " "Latch control_unit:inst3\|num_1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|game_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|game_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst3\|num_3\[1\] " "Latch control_unit:inst3\|num_3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|game_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|game_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst3\|num_1\[2\] " "Latch control_unit:inst3\|num_1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|game_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|game_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst3\|num_3\[2\] " "Latch control_unit:inst3\|num_3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|game_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|game_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst3\|num_1\[3\] " "Latch control_unit:inst3\|num_1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|game_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|game_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst3\|num_3\[3\] " "Latch control_unit:inst3\|num_3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|game_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|game_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[7\]\[1\] " "Latch dot_display:inst12\|g_display\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[5\]\[4\] " "Latch dot_display:inst12\|g_display\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[5\]\[5\] " "Latch dot_display:inst12\|g_display\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[5\]\[6\] " "Latch dot_display:inst12\|g_display\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[4\]\[6\] " "Latch dot_display:inst12\|g_display\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[3\]\[1\] " "Latch dot_display:inst12\|g_display\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[3\]\[2\] " "Latch dot_display:inst12\|g_display\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[3\]\[3\] " "Latch dot_display:inst12\|g_display\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[3\]\[4\] " "Latch dot_display:inst12\|g_display\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[3\]\[6\] " "Latch dot_display:inst12\|g_display\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[2\]\[4\] " "Latch dot_display:inst12\|g_display\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[2\]\[6\] " "Latch dot_display:inst12\|g_display\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[2\]\[1\] " "Latch dot_display:inst12\|g_display\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[1\]\[1\] " "Latch dot_display:inst12\|g_display\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[1\]\[6\] " "Latch dot_display:inst12\|g_display\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[0\]\[1\] " "Latch dot_display:inst12\|g_display\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[0\]\[2\] " "Latch dot_display:inst12\|g_display\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[0\]\[3\] " "Latch dot_display:inst12\|g_display\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[0\]\[4\] " "Latch dot_display:inst12\|g_display\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[0\]\[5\] " "Latch dot_display:inst12\|g_display\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|g_display\[0\]\[6\] " "Latch dot_display:inst12\|g_display\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_display:inst12\|r_display\[7\]\[4\] " "Latch dot_display:inst12\|r_display\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst3\|led_state\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst3\|led_state\[0\]" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591169064651 ""}  } { { "dot_display.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/dot_display.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591169064651 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "de_out3 GND " "Pin \"de_out3\" is stuck at GND" {  } { { "key_input.bdf" "" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 624 1312 1488 640 "de_out3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591169065057 "|key_input|de_out3"} { "Warning" "WMLS_MLS_STUCK_PIN" "com_N20 VCC " "Pin \"com_N20\" is stuck at VCC" {  } { { "key_input.bdf" "" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 896 1312 1488 912 "com_N20" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591169065057 "|key_input|com_N20"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1591169065057 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_unit:inst3\|led_state\[1\] High " "Register control_unit:inst3\|led_state\[1\] will power up to High" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1591169065088 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1591169065088 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1591169065354 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1591169065713 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591169065713 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "475 " "Implemented 475 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1591169065791 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1591169065791 ""} { "Info" "ICUT_CUT_TM_LCELLS" "422 " "Implemented 422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1591169065791 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1591169065791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591169065807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 03 15:24:25 2020 " "Processing ended: Wed Jun 03 15:24:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591169065807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591169065807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591169065807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591169065807 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591169067432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591169067432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 15:24:27 2020 " "Processing started: Wed Jun 03 15:24:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591169067432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1591169067432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off key_input -c key_input " "Command: quartus_fit --read_settings_files=off --write_settings_files=off key_input -c key_input" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1591169067432 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1591169067510 ""}
{ "Info" "0" "" "Project  = key_input" {  } {  } 0 0 "Project  = key_input" 0 0 "Fitter" 0 0 1591169067510 ""}
{ "Info" "0" "" "Revision = key_input" {  } {  } 0 0 "Revision = key_input" 0 0 "Fitter" 0 0 1591169067510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1591169067635 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "key_input 5CEFA2F23C8 " "Selected device 5CEFA2F23C8 for design \"key_input\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1591169067651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591169067698 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591169067698 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1591169067854 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1591169067870 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1591169068214 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1591169072339 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 3 global CLKCTRL_G6 " "clk~inputCLKENA0 with 3 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1591169072417 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1591169072417 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591169072527 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "TimeQuest Timing Analyzer is analyzing 38 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1591169073198 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "key_input.sdc " "Synopsys Design Constraints File file not found: 'key_input.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1591169073198 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1591169073198 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|num_2\[3\]~0  from: dataa  to: combout " "Cell: inst3\|num_2\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1591169073198 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1591169073198 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1591169073198 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1591169073198 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1591169073198 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1591169073214 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591169073214 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591169073214 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1591169073214 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1591169073214 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1591169073214 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1591169073277 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1591169073277 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1591169073277 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591169073402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1591169075924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591169076395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1591169076410 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1591169078037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591169078037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1591169079428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y23 X43_Y33 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33" {  } { { "loc" "" { Generic "C:/altera/13.1/DefuseBombVHDL/src/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33"} 33 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1591169083308 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1591169083308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591169091300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1591169091300 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1591169091300 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.31 " "Total time spent on timing analysis during the Fitter is 2.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1591169093472 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591169093581 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591169094269 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591169094331 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591169095566 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591169099316 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/DefuseBombVHDL/src/output_files/key_input.fit.smsg " "Generated suppressed messages file C:/altera/13.1/DefuseBombVHDL/src/output_files/key_input.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1591169099941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1696 " "Peak virtual memory: 1696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591169100707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 03 15:25:00 2020 " "Processing ended: Wed Jun 03 15:25:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591169100707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591169100707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591169100707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1591169100707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1591169102270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591169102270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 15:25:02 2020 " "Processing started: Wed Jun 03 15:25:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591169102270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1591169102270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off key_input -c key_input " "Command: quartus_asm --read_settings_files=off --write_settings_files=off key_input -c key_input" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1591169102270 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1591169106192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591169107161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 03 15:25:07 2020 " "Processing ended: Wed Jun 03 15:25:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591169107161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591169107161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591169107161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1591169107161 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1591169107833 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1591169108833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591169108833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 15:25:08 2020 " "Processing started: Wed Jun 03 15:25:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591169108833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591169108833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta key_input -c key_input " "Command: quartus_sta key_input -c key_input" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591169108833 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1591169108911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1591169109567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1591169109614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1591169109614 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "TimeQuest Timing Analyzer is analyzing 38 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1591169110492 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "key_input.sdc " "Synopsys Design Constraints File file not found: 'key_input.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1591169110586 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1591169110586 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst4\|2 clk_gen:inst5\|div10_t:inst4\|2 " "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst4\|2 clk_gen:inst5\|div10_t:inst4\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110586 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst3\|2 clk_gen:inst5\|div10_t:inst3\|2 " "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst3\|2 clk_gen:inst5\|div10_t:inst3\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110586 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst2\|2 clk_gen:inst5\|div10_t:inst2\|2 " "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst2\|2 clk_gen:inst5\|div10_t:inst2\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110586 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst1\|2 clk_gen:inst5\|div10_t:inst1\|2 " "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst1\|2 clk_gen:inst5\|div10_t:inst1\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110586 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst\|2 clk_gen:inst5\|div10_t:inst\|2 " "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst\|2 clk_gen:inst5\|div10_t:inst\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110586 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110586 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce_g:inst2\|1 debounce_g:inst2\|1 " "create_clock -period 1.000 -name debounce_g:inst2\|1 debounce_g:inst2\|1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110586 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:inst3\|num_current\[0\] control_unit:inst3\|num_current\[0\] " "create_clock -period 1.000 -name control_unit:inst3\|num_current\[0\] control_unit:inst3\|num_current\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110586 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst6\|2 clk_gen:inst5\|div10_t:inst6\|2 " "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst6\|2 clk_gen:inst5\|div10_t:inst6\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110586 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst5\|2 clk_gen:inst5\|div10_t:inst5\|2 " "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst5\|2 clk_gen:inst5\|div10_t:inst5\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110586 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:inst3\|led_state\[0\] control_unit:inst3\|led_state\[0\] " "create_clock -period 1.000 -name control_unit:inst3\|led_state\[0\] control_unit:inst3\|led_state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110586 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110586 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1591169110586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110633 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1591169110648 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1591169110648 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1591169110742 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1591169110742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.287 " "Worst-case setup slack is -9.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.287            -172.381 control_unit:inst3\|led_state\[0\]  " "   -9.287            -172.381 control_unit:inst3\|led_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.496            -345.129 debounce_g:inst2\|1  " "   -6.496            -345.129 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.740            -174.168 clk_gen:inst5\|div10_t:inst6\|2  " "   -5.740            -174.168 clk_gen:inst5\|div10_t:inst6\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.972             -61.853 clk_gen:inst5\|div10_t:inst4\|2  " "   -4.972             -61.853 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.754             -28.006 control_unit:inst3\|num_current\[0\]  " "   -4.754             -28.006 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.198             -18.574 clk_gen:inst5\|div10_t:inst3\|2  " "   -2.198             -18.574 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.907              -7.801 clk_gen:inst5\|div10_t:inst5\|2  " "   -1.907              -7.801 clk_gen:inst5\|div10_t:inst5\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.554              -5.990 clk_gen:inst5\|div10_t:inst1\|2  " "   -1.554              -5.990 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.526              -7.751 clk_gen:inst5\|div10_t:inst2\|2  " "   -1.526              -7.751 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.185              -5.144 clk_gen:inst5\|div10_t:inst\|2  " "   -1.185              -5.144 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.047              -3.321 clk  " "   -1.047              -3.321 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169110742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.089 " "Worst-case hold slack is -2.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.089              -3.885 clk  " "   -2.089              -3.885 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.243              -1.706 debounce_g:inst2\|1  " "   -1.243              -1.706 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.214              -2.326 clk_gen:inst5\|div10_t:inst1\|2  " "   -1.214              -2.326 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.010              -1.807 clk_gen:inst5\|div10_t:inst5\|2  " "   -1.010              -1.807 clk_gen:inst5\|div10_t:inst5\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.975             -10.738 control_unit:inst3\|led_state\[0\]  " "   -0.975             -10.738 control_unit:inst3\|led_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847              -4.328 clk_gen:inst5\|div10_t:inst4\|2  " "   -0.847              -4.328 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.799              -2.085 clk_gen:inst5\|div10_t:inst3\|2  " "   -0.799              -2.085 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.618              -1.197 clk_gen:inst5\|div10_t:inst\|2  " "   -0.618              -1.197 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.561              -1.073 clk_gen:inst5\|div10_t:inst2\|2  " "   -0.561              -1.073 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300              -0.300 control_unit:inst3\|num_current\[0\]  " "   -0.300              -0.300 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.931               0.000 clk_gen:inst5\|div10_t:inst6\|2  " "    0.931               0.000 clk_gen:inst5\|div10_t:inst6\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169110758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.496 " "Worst-case recovery slack is -5.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.496             -34.377 control_unit:inst3\|num_current\[0\]  " "   -5.496             -34.377 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.482              -4.964 debounce_g:inst2\|1  " "   -2.482              -4.964 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169110773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.303 " "Worst-case removal slack is 1.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.303               0.000 debounce_g:inst2\|1  " "    1.303               0.000 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.430               0.000 control_unit:inst3\|num_current\[0\]  " "    1.430               0.000 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169110773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -70.872 debounce_g:inst2\|1  " "   -0.724             -70.872 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -36.815 clk_gen:inst5\|div10_t:inst6\|2  " "   -0.724             -36.815 clk_gen:inst5\|div10_t:inst6\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -23.399 clk_gen:inst5\|div10_t:inst3\|2  " "   -0.724             -23.399 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -20.424 clk_gen:inst5\|div10_t:inst4\|2  " "   -0.724             -20.424 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -6.636 clk_gen:inst5\|div10_t:inst2\|2  " "   -0.724              -6.636 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.844 clk_gen:inst5\|div10_t:inst5\|2  " "   -0.724              -5.844 clk_gen:inst5\|div10_t:inst5\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.610 clk  " "   -0.724              -5.610 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.530 clk_gen:inst5\|div10_t:inst\|2  " "   -0.724              -5.530 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.944 clk_gen:inst5\|div10_t:inst1\|2  " "   -0.724              -4.944 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 control_unit:inst3\|led_state\[0\]  " "    0.158               0.000 control_unit:inst3\|led_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 control_unit:inst3\|num_current\[0\]  " "    0.226               0.000 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169110789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169110789 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1591169110851 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1591169110914 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1591169112655 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112845 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1591169112860 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1591169112860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.069 " "Worst-case setup slack is -9.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.069            -170.937 control_unit:inst3\|led_state\[0\]  " "   -9.069            -170.937 control_unit:inst3\|led_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.718            -345.592 debounce_g:inst2\|1  " "   -6.718            -345.592 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.551            -169.593 clk_gen:inst5\|div10_t:inst6\|2  " "   -5.551            -169.593 clk_gen:inst5\|div10_t:inst6\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.007             -62.130 clk_gen:inst5\|div10_t:inst4\|2  " "   -5.007             -62.130 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.618             -27.099 control_unit:inst3\|num_current\[0\]  " "   -4.618             -27.099 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.238             -18.912 clk_gen:inst5\|div10_t:inst3\|2  " "   -2.238             -18.912 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.825              -7.750 clk_gen:inst5\|div10_t:inst5\|2  " "   -1.825              -7.750 clk_gen:inst5\|div10_t:inst5\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631              -6.088 clk_gen:inst5\|div10_t:inst1\|2  " "   -1.631              -6.088 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.602              -8.015 clk_gen:inst5\|div10_t:inst2\|2  " "   -1.602              -8.015 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.301              -3.905 clk  " "   -1.301              -3.905 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.202              -5.037 clk_gen:inst5\|div10_t:inst\|2  " "   -1.202              -5.037 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.045 " "Worst-case hold slack is -2.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.045              -3.983 clk  " "   -2.045              -3.983 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.087              -1.977 clk_gen:inst5\|div10_t:inst1\|2  " "   -1.087              -1.977 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.999              -1.281 debounce_g:inst2\|1  " "   -0.999              -1.281 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.987             -10.014 control_unit:inst3\|led_state\[0\]  " "   -0.987             -10.014 control_unit:inst3\|led_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.871              -1.484 clk_gen:inst5\|div10_t:inst5\|2  " "   -0.871              -1.484 clk_gen:inst5\|div10_t:inst5\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.739              -1.760 clk_gen:inst5\|div10_t:inst3\|2  " "   -0.739              -1.760 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.677              -2.954 clk_gen:inst5\|div10_t:inst4\|2  " "   -0.677              -2.954 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.333 control_unit:inst3\|num_current\[0\]  " "   -0.538              -1.333 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.468              -0.904 clk_gen:inst5\|div10_t:inst\|2  " "   -0.468              -0.904 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.460              -0.892 clk_gen:inst5\|div10_t:inst2\|2  " "   -0.460              -0.892 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.838               0.000 clk_gen:inst5\|div10_t:inst6\|2  " "    0.838               0.000 clk_gen:inst5\|div10_t:inst6\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.405 " "Worst-case recovery slack is -5.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.405             -33.549 control_unit:inst3\|num_current\[0\]  " "   -5.405             -33.549 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.496              -4.992 debounce_g:inst2\|1  " "   -2.496              -4.992 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169112876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.136 " "Worst-case removal slack is 1.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.136               0.000 control_unit:inst3\|num_current\[0\]  " "    1.136               0.000 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.274               0.000 debounce_g:inst2\|1  " "    1.274               0.000 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -70.762 debounce_g:inst2\|1  " "   -0.724             -70.762 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -36.875 clk_gen:inst5\|div10_t:inst6\|2  " "   -0.724             -36.875 clk_gen:inst5\|div10_t:inst6\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -23.329 clk_gen:inst5\|div10_t:inst3\|2  " "   -0.724             -23.329 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -20.304 clk_gen:inst5\|div10_t:inst4\|2  " "   -0.724             -20.304 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -6.619 clk_gen:inst5\|div10_t:inst2\|2  " "   -0.724              -6.619 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.838 clk_gen:inst5\|div10_t:inst5\|2  " "   -0.724              -5.838 clk_gen:inst5\|div10_t:inst5\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.592 clk  " "   -0.724              -5.592 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.515 clk_gen:inst5\|div10_t:inst\|2  " "   -0.724              -5.515 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.372 clk_gen:inst5\|div10_t:inst1\|2  " "   -0.724              -5.372 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 control_unit:inst3\|led_state\[0\]  " "    0.081               0.000 control_unit:inst3\|led_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 control_unit:inst3\|num_current\[0\]  " "    0.112               0.000 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169112892 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1591169112923 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1591169113173 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1591169114173 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114298 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1591169114298 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1591169114298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.807 " "Worst-case setup slack is -3.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.807             -65.212 control_unit:inst3\|led_state\[0\]  " "   -3.807             -65.212 control_unit:inst3\|led_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.805            -127.125 debounce_g:inst2\|1  " "   -2.805            -127.125 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.108             -62.950 clk_gen:inst5\|div10_t:inst6\|2  " "   -2.108             -62.950 clk_gen:inst5\|div10_t:inst6\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.862             -20.898 clk_gen:inst5\|div10_t:inst4\|2  " "   -1.862             -20.898 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.733              -7.859 control_unit:inst3\|num_current\[0\]  " "   -1.733              -7.859 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.729              -2.962 clk_gen:inst5\|div10_t:inst3\|2  " "   -0.729              -2.962 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.702              -1.083 clk  " "   -0.702              -1.083 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.443              -1.511 clk_gen:inst5\|div10_t:inst5\|2  " "   -0.443              -1.511 clk_gen:inst5\|div10_t:inst5\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321              -1.159 clk_gen:inst5\|div10_t:inst1\|2  " "   -0.321              -1.159 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.269              -1.183 clk_gen:inst5\|div10_t:inst2\|2  " "   -0.269              -1.183 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162              -0.646 clk_gen:inst5\|div10_t:inst\|2  " "   -0.162              -0.646 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.936 " "Worst-case hold slack is -0.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.936              -1.739 clk  " "   -0.936              -1.739 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.706              -1.049 debounce_g:inst2\|1  " "   -0.706              -1.049 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.694              -1.375 clk_gen:inst5\|div10_t:inst1\|2  " "   -0.694              -1.375 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.652              -1.236 clk_gen:inst5\|div10_t:inst5\|2  " "   -0.652              -1.236 clk_gen:inst5\|div10_t:inst5\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.642              -4.733 clk_gen:inst5\|div10_t:inst4\|2  " "   -0.642              -4.733 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.557              -2.480 control_unit:inst3\|num_current\[0\]  " "   -0.557              -2.480 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.535              -5.759 control_unit:inst3\|led_state\[0\]  " "   -0.535              -5.759 control_unit:inst3\|led_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.518              -1.488 clk_gen:inst5\|div10_t:inst3\|2  " "   -0.518              -1.488 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.479              -0.941 clk_gen:inst5\|div10_t:inst\|2  " "   -0.479              -0.941 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.420              -0.837 clk_gen:inst5\|div10_t:inst2\|2  " "   -0.420              -0.837 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 clk_gen:inst5\|div10_t:inst6\|2  " "    0.384               0.000 clk_gen:inst5\|div10_t:inst6\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169114314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.255 " "Worst-case recovery slack is -2.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.255             -12.953 control_unit:inst3\|num_current\[0\]  " "   -2.255             -12.953 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.702              -1.404 debounce_g:inst2\|1  " "   -0.702              -1.404 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.372 " "Worst-case removal slack is 0.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 debounce_g:inst2\|1  " "    0.372               0.000 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579               0.000 control_unit:inst3\|num_current\[0\]  " "    0.579               0.000 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.371 " "Worst-case minimum pulse width slack is -0.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.371              -0.772 clk  " "   -0.371              -0.772 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -0.358 clk_gen:inst5\|div10_t:inst1\|2  " "   -0.090              -0.358 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.018 debounce_g:inst2\|1  " "   -0.009              -0.018 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004              -0.007 clk_gen:inst5\|div10_t:inst5\|2  " "   -0.004              -0.007 clk_gen:inst5\|div10_t:inst5\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 clk_gen:inst5\|div10_t:inst3\|2  " "    0.021               0.000 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 clk_gen:inst5\|div10_t:inst6\|2  " "    0.052               0.000 clk_gen:inst5\|div10_t:inst6\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 clk_gen:inst5\|div10_t:inst4\|2  " "    0.073               0.000 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 clk_gen:inst5\|div10_t:inst2\|2  " "    0.149               0.000 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 control_unit:inst3\|led_state\[0\]  " "    0.156               0.000 control_unit:inst3\|led_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 clk_gen:inst5\|div10_t:inst\|2  " "    0.161               0.000 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 control_unit:inst3\|num_current\[0\]  " "    0.225               0.000 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169114361 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1591169114439 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114939 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1591169114939 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1591169114939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.509 " "Worst-case setup slack is -3.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.509             -60.332 control_unit:inst3\|led_state\[0\]  " "   -3.509             -60.332 control_unit:inst3\|led_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.605            -116.889 debounce_g:inst2\|1  " "   -2.605            -116.889 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.928             -57.435 clk_gen:inst5\|div10_t:inst6\|2  " "   -1.928             -57.435 clk_gen:inst5\|div10_t:inst6\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.696             -18.818 clk_gen:inst5\|div10_t:inst4\|2  " "   -1.696             -18.818 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.547              -6.721 control_unit:inst3\|num_current\[0\]  " "   -1.547              -6.721 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.652              -2.394 clk_gen:inst5\|div10_t:inst3\|2  " "   -0.652              -2.394 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.624              -0.903 clk  " "   -0.624              -0.903 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.364              -1.241 clk_gen:inst5\|div10_t:inst5\|2  " "   -0.364              -1.241 clk_gen:inst5\|div10_t:inst5\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.259              -0.968 clk_gen:inst5\|div10_t:inst1\|2  " "   -0.259              -0.968 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.252              -1.002 clk_gen:inst5\|div10_t:inst2\|2  " "   -0.252              -1.002 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.163              -0.528 clk_gen:inst5\|div10_t:inst\|2  " "   -0.163              -0.528 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169114939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.941 " "Worst-case hold slack is -0.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.941              -1.718 clk  " "   -0.941              -1.718 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.659              -0.981 debounce_g:inst2\|1  " "   -0.659              -0.981 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.625              -1.180 clk_gen:inst5\|div10_t:inst5\|2  " "   -0.625              -1.180 clk_gen:inst5\|div10_t:inst5\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.607              -4.567 clk_gen:inst5\|div10_t:inst4\|2  " "   -0.607              -4.567 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.578              -2.754 control_unit:inst3\|num_current\[0\]  " "   -0.578              -2.754 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.578              -1.156 clk_gen:inst5\|div10_t:inst1\|2  " "   -0.578              -1.156 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.502              -1.415 clk_gen:inst5\|div10_t:inst3\|2  " "   -0.502              -1.415 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.466              -4.963 control_unit:inst3\|led_state\[0\]  " "   -0.466              -4.963 control_unit:inst3\|led_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.447              -0.879 clk_gen:inst5\|div10_t:inst\|2  " "   -0.447              -0.879 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404              -0.801 clk_gen:inst5\|div10_t:inst2\|2  " "   -0.404              -0.801 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 clk_gen:inst5\|div10_t:inst6\|2  " "    0.345               0.000 clk_gen:inst5\|div10_t:inst6\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169114954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.028 " "Worst-case recovery slack is -2.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.028             -11.533 control_unit:inst3\|num_current\[0\]  " "   -2.028             -11.533 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.610              -1.220 debounce_g:inst2\|1  " "   -0.610              -1.220 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169114970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.321 " "Worst-case removal slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 debounce_g:inst2\|1  " "    0.321               0.000 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516               0.000 control_unit:inst3\|num_current\[0\]  " "    0.516               0.000 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.370 " "Worst-case minimum pulse width slack is -0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.370              -0.781 clk  " "   -0.370              -0.781 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.274 clk_gen:inst5\|div10_t:inst1\|2  " "   -0.069              -0.274 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 debounce_g:inst2\|1  " "    0.019               0.000 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 clk_gen:inst5\|div10_t:inst5\|2  " "    0.029               0.000 clk_gen:inst5\|div10_t:inst5\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041               0.000 clk_gen:inst5\|div10_t:inst3\|2  " "    0.041               0.000 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 clk_gen:inst5\|div10_t:inst6\|2  " "    0.072               0.000 clk_gen:inst5\|div10_t:inst6\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 clk_gen:inst5\|div10_t:inst4\|2  " "    0.092               0.000 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 clk_gen:inst5\|div10_t:inst2\|2  " "    0.146               0.000 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 clk_gen:inst5\|div10_t:inst\|2  " "    0.159               0.000 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 control_unit:inst3\|led_state\[0\]  " "    0.204               0.000 control_unit:inst3\|led_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 control_unit:inst3\|num_current\[0\]  " "    0.256               0.000 control_unit:inst3\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591169114992 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1591169116433 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1591169116433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591169116512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 03 15:25:16 2020 " "Processing ended: Wed Jun 03 15:25:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591169116512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591169116512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591169116512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591169116512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591169118074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591169118074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 15:25:17 2020 " "Processing started: Wed Jun 03 15:25:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591169118074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591169118074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off key_input -c key_input " "Command: quartus_eda --read_settings_files=off --write_settings_files=off key_input -c key_input" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591169118074 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1591169118967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591169119014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 03 15:25:19 2020 " "Processing ended: Wed Jun 03 15:25:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591169119014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591169119014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591169119014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591169119014 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 115 s " "Quartus II Full Compilation was successful. 0 errors, 115 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591169119655 ""}
