// Seed: 561052480
module module_0 (
    output tri   id_0,
    output uwire id_1,
    output tri1  id_2,
    input  tri   id_3,
    input  uwire id_4,
    input  tri0  id_5,
    input  uwire id_6,
    input  uwire id_7,
    input  wand  id_8,
    output wand  id_9
);
  assign id_1 = 1'b0;
  assign id_2 = 1 & 1;
  wire id_11;
  wire id_12;
  assign module_1.id_3 = 0;
  assign id_1 = 1;
  assign id_2 = 1'b0 != module_0;
  supply1 id_13 = 1, id_14, id_15, id_16;
endmodule
module module_1 (
    output tri0  id_0,
    input  wire  id_1
    , id_8,
    input  wand  id_2,
    output tri   id_3,
    input  uwire id_4,
    input  wor   id_5,
    output wor   id_6
);
  assign id_8 = id_4;
  module_0 modCall_1 (
      id_8,
      id_0,
      id_6,
      id_1,
      id_4,
      id_4,
      id_5,
      id_5,
      id_8,
      id_3
  );
  id_9(
      1, id_8, id_5, id_5
  );
endmodule
