\hypertarget{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o}{}\doxysection{Fast-\/mode Plus on GPIO}
\label{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o}\index{Fast-\/mode Plus on GPIO@{Fast-\/mode Plus on GPIO}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga1f9beaf68b00ae5598cb8d930da05704}{SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60cd7909ee96ba91280daff7fac4f76a}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+FMP\+\_\+\+PB6}}
\begin{DoxyCompactList}\small\item\em Fast-\/mode Plus driving capability on a specific GPIO. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga4b939ef5ec69e81277ef2323d5917eb5}{SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2cd1a2a0ef7012e87fa06c5e8cb05}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+FMP\+\_\+\+PB7}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga2cd8442a02f25ed8e7e0ba6e5723edd4}{SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df0fd48121dfd545c2e005da130d867}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+FMP\+\_\+\+PB8}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga71c50ae2406cd9b6dff73cd9cd189c3d}{SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2ff2bb9e8f061cdc2de4b585f08747}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+FMP\+\_\+\+PB9}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga1f9beaf68b00ae5598cb8d930da05704}\label{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga1f9beaf68b00ae5598cb8d930da05704}} 
\index{Fast-\/mode Plus on GPIO@{Fast-\/mode Plus on GPIO}!SYSCFG\_FASTMODEPLUS\_PB6@{SYSCFG\_FASTMODEPLUS\_PB6}}
\index{SYSCFG\_FASTMODEPLUS\_PB6@{SYSCFG\_FASTMODEPLUS\_PB6}!Fast-\/mode Plus on GPIO@{Fast-\/mode Plus on GPIO}}
\doxysubsubsection{\texorpdfstring{SYSCFG\_FASTMODEPLUS\_PB6}{SYSCFG\_FASTMODEPLUS\_PB6}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB6~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60cd7909ee96ba91280daff7fac4f76a}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+FMP\+\_\+\+PB6}}}



Fast-\/mode Plus driving capability on a specific GPIO. 

Enable Fast-\/mode Plus on PB6 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal_8h_source_l00131}{131}} of file \mbox{\hyperlink{stm32f0xx__hal_8h_source}{stm32f0xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga4b939ef5ec69e81277ef2323d5917eb5}\label{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga4b939ef5ec69e81277ef2323d5917eb5}} 
\index{Fast-\/mode Plus on GPIO@{Fast-\/mode Plus on GPIO}!SYSCFG\_FASTMODEPLUS\_PB7@{SYSCFG\_FASTMODEPLUS\_PB7}}
\index{SYSCFG\_FASTMODEPLUS\_PB7@{SYSCFG\_FASTMODEPLUS\_PB7}!Fast-\/mode Plus on GPIO@{Fast-\/mode Plus on GPIO}}
\doxysubsubsection{\texorpdfstring{SYSCFG\_FASTMODEPLUS\_PB7}{SYSCFG\_FASTMODEPLUS\_PB7}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB7~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2cd1a2a0ef7012e87fa06c5e8cb05}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+FMP\+\_\+\+PB7}}}

Enable Fast-\/mode Plus on PB7 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal_8h_source_l00132}{132}} of file \mbox{\hyperlink{stm32f0xx__hal_8h_source}{stm32f0xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga2cd8442a02f25ed8e7e0ba6e5723edd4}\label{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga2cd8442a02f25ed8e7e0ba6e5723edd4}} 
\index{Fast-\/mode Plus on GPIO@{Fast-\/mode Plus on GPIO}!SYSCFG\_FASTMODEPLUS\_PB8@{SYSCFG\_FASTMODEPLUS\_PB8}}
\index{SYSCFG\_FASTMODEPLUS\_PB8@{SYSCFG\_FASTMODEPLUS\_PB8}!Fast-\/mode Plus on GPIO@{Fast-\/mode Plus on GPIO}}
\doxysubsubsection{\texorpdfstring{SYSCFG\_FASTMODEPLUS\_PB8}{SYSCFG\_FASTMODEPLUS\_PB8}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB8~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df0fd48121dfd545c2e005da130d867}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+FMP\+\_\+\+PB8}}}

Enable Fast-\/mode Plus on PB8 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal_8h_source_l00133}{133}} of file \mbox{\hyperlink{stm32f0xx__hal_8h_source}{stm32f0xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga71c50ae2406cd9b6dff73cd9cd189c3d}\label{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga71c50ae2406cd9b6dff73cd9cd189c3d}} 
\index{Fast-\/mode Plus on GPIO@{Fast-\/mode Plus on GPIO}!SYSCFG\_FASTMODEPLUS\_PB9@{SYSCFG\_FASTMODEPLUS\_PB9}}
\index{SYSCFG\_FASTMODEPLUS\_PB9@{SYSCFG\_FASTMODEPLUS\_PB9}!Fast-\/mode Plus on GPIO@{Fast-\/mode Plus on GPIO}}
\doxysubsubsection{\texorpdfstring{SYSCFG\_FASTMODEPLUS\_PB9}{SYSCFG\_FASTMODEPLUS\_PB9}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB9~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2ff2bb9e8f061cdc2de4b585f08747}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+FMP\+\_\+\+PB9}}}

Enable Fast-\/mode Plus on PB9 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal_8h_source_l00134}{134}} of file \mbox{\hyperlink{stm32f0xx__hal_8h_source}{stm32f0xx\+\_\+hal.\+h}}.

