// Seed: 3916496826
module module_0;
  id_1 :
  assert property (@(posedge id_1) id_1)
  else $clog2(37);
  ;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    output tri0 id_3,
    output supply0 id_4,
    output supply0 id_5
);
  parameter id_7 = (1'b0);
  module_0 modCall_1 ();
  parameter id_8 = id_7;
  logic id_9;
endmodule
module module_2 #(
    parameter id_7 = 32'd71
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  output wand id_2;
  output wire id_1;
  logic _id_7;
  ;
  assign id_5[id_7] = -1;
  assign id_2 = -1;
  module_0 modCall_1 ();
endmodule
