
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//recode-sr-latin_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400d90 <.init>:
  400d90:	stp	x29, x30, [sp, #-16]!
  400d94:	mov	x29, sp
  400d98:	bl	40164c <ferror@plt+0x68c>
  400d9c:	ldp	x29, x30, [sp], #16
  400da0:	ret

Disassembly of section .plt:

0000000000400db0 <exit@plt-0x20>:
  400db0:	stp	x16, x30, [sp, #-16]!
  400db4:	adrp	x16, 412000 <ferror@plt+0x11040>
  400db8:	ldr	x17, [x16, #4088]
  400dbc:	add	x16, x16, #0xff8
  400dc0:	br	x17
  400dc4:	nop
  400dc8:	nop
  400dcc:	nop

0000000000400dd0 <exit@plt>:
  400dd0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400dd4:	ldr	x17, [x16]
  400dd8:	add	x16, x16, #0x0
  400ddc:	br	x17

0000000000400de0 <error@plt>:
  400de0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400de4:	ldr	x17, [x16, #8]
  400de8:	add	x16, x16, #0x8
  400dec:	br	x17

0000000000400df0 <iconv_close@plt>:
  400df0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400df4:	ldr	x17, [x16, #16]
  400df8:	add	x16, x16, #0x10
  400dfc:	br	x17

0000000000400e00 <set_program_name@plt>:
  400e00:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e04:	ldr	x17, [x16, #24]
  400e08:	add	x16, x16, #0x18
  400e0c:	br	x17

0000000000400e10 <__cxa_atexit@plt>:
  400e10:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e14:	ldr	x17, [x16, #32]
  400e18:	add	x16, x16, #0x20
  400e1c:	br	x17

0000000000400e20 <xrealloc@plt>:
  400e20:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e24:	ldr	x17, [x16, #40]
  400e28:	add	x16, x16, #0x28
  400e2c:	br	x17

0000000000400e30 <bindtextdomain@plt>:
  400e30:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e34:	ldr	x17, [x16, #48]
  400e38:	add	x16, x16, #0x30
  400e3c:	br	x17

0000000000400e40 <__libc_start_main@plt>:
  400e40:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e44:	ldr	x17, [x16, #56]
  400e48:	add	x16, x16, #0x38
  400e4c:	br	x17

0000000000400e50 <xmalloc@plt>:
  400e50:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e54:	ldr	x17, [x16, #64]
  400e58:	add	x16, x16, #0x40
  400e5c:	br	x17

0000000000400e60 <close_stdout@plt>:
  400e60:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e64:	ldr	x17, [x16, #72]
  400e68:	add	x16, x16, #0x48
  400e6c:	br	x17

0000000000400e70 <proper_name_utf8@plt>:
  400e70:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e74:	ldr	x17, [x16, #80]
  400e78:	add	x16, x16, #0x50
  400e7c:	br	x17

0000000000400e80 <getc@plt>:
  400e80:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e84:	ldr	x17, [x16, #88]
  400e88:	add	x16, x16, #0x58
  400e8c:	br	x17

0000000000400e90 <__gmon_start__@plt>:
  400e90:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e94:	ldr	x17, [x16, #96]
  400e98:	add	x16, x16, #0x60
  400e9c:	br	x17

0000000000400ea0 <abort@plt>:
  400ea0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ea4:	ldr	x17, [x16, #104]
  400ea8:	add	x16, x16, #0x68
  400eac:	br	x17

0000000000400eb0 <feof@plt>:
  400eb0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400eb4:	ldr	x17, [x16, #112]
  400eb8:	add	x16, x16, #0x70
  400ebc:	br	x17

0000000000400ec0 <textdomain@plt>:
  400ec0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ec4:	ldr	x17, [x16, #120]
  400ec8:	add	x16, x16, #0x78
  400ecc:	br	x17

0000000000400ed0 <getopt_long@plt>:
  400ed0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ed4:	ldr	x17, [x16, #128]
  400ed8:	add	x16, x16, #0x80
  400edc:	br	x17

0000000000400ee0 <basename@plt>:
  400ee0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ee4:	ldr	x17, [x16, #136]
  400ee8:	add	x16, x16, #0x88
  400eec:	br	x17

0000000000400ef0 <xmem_cd_iconv@plt>:
  400ef0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ef4:	ldr	x17, [x16, #144]
  400ef8:	add	x16, x16, #0x90
  400efc:	br	x17

0000000000400f00 <proper_name@plt>:
  400f00:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f04:	ldr	x17, [x16, #152]
  400f08:	add	x16, x16, #0x98
  400f0c:	br	x17

0000000000400f10 <free@plt>:
  400f10:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f14:	ldr	x17, [x16, #160]
  400f18:	add	x16, x16, #0xa0
  400f1c:	br	x17

0000000000400f20 <fwrite@plt>:
  400f20:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f24:	ldr	x17, [x16, #168]
  400f28:	add	x16, x16, #0xa8
  400f2c:	br	x17

0000000000400f30 <iconv_open@plt>:
  400f30:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f34:	ldr	x17, [x16, #176]
  400f38:	add	x16, x16, #0xb0
  400f3c:	br	x17

0000000000400f40 <dcgettext@plt>:
  400f40:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f44:	ldr	x17, [x16, #184]
  400f48:	add	x16, x16, #0xb8
  400f4c:	br	x17

0000000000400f50 <c_strcasecmp@plt>:
  400f50:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f54:	ldr	x17, [x16, #192]
  400f58:	add	x16, x16, #0xc0
  400f5c:	br	x17

0000000000400f60 <printf@plt>:
  400f60:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f64:	ldr	x17, [x16, #200]
  400f68:	add	x16, x16, #0xc8
  400f6c:	br	x17

0000000000400f70 <__errno_location@plt>:
  400f70:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f74:	ldr	x17, [x16, #208]
  400f78:	add	x16, x16, #0xd0
  400f7c:	br	x17

0000000000400f80 <locale_charset@plt>:
  400f80:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f84:	ldr	x17, [x16, #216]
  400f88:	add	x16, x16, #0xd8
  400f8c:	br	x17

0000000000400f90 <putchar@plt>:
  400f90:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f94:	ldr	x17, [x16, #224]
  400f98:	add	x16, x16, #0xe0
  400f9c:	br	x17

0000000000400fa0 <fprintf@plt>:
  400fa0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400fa4:	ldr	x17, [x16, #232]
  400fa8:	add	x16, x16, #0xe8
  400fac:	br	x17

0000000000400fb0 <setlocale@plt>:
  400fb0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400fb4:	ldr	x17, [x16, #240]
  400fb8:	add	x16, x16, #0xf0
  400fbc:	br	x17

0000000000400fc0 <ferror@plt>:
  400fc0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400fc4:	ldr	x17, [x16, #248]
  400fc8:	add	x16, x16, #0xf8
  400fcc:	br	x17

Disassembly of section .text:

0000000000400fd0 <.text>:
  400fd0:	stp	x29, x30, [sp, #-176]!
  400fd4:	mov	x29, sp
  400fd8:	stp	x19, x20, [sp, #16]
  400fdc:	mov	w20, w0
  400fe0:	mov	x19, x1
  400fe4:	ldr	x0, [x1]
  400fe8:	stp	x21, x22, [sp, #32]
  400fec:	adrp	x22, 401000 <ferror@plt+0x40>
  400ff0:	stp	x23, x24, [sp, #48]
  400ff4:	adrp	x23, 401000 <ferror@plt+0x40>
  400ff8:	add	x23, x23, #0xa98
  400ffc:	stp	x25, x26, [sp, #64]
  401000:	adrp	x21, 401000 <ferror@plt+0x40>
  401004:	add	x22, x22, #0xf28
  401008:	stp	x27, x28, [sp, #80]
  40100c:	bl	400e00 <set_program_name@plt>
  401010:	adrp	x1, 401000 <ferror@plt+0x40>
  401014:	mov	w0, #0x6                   	// #6
  401018:	add	x1, x1, #0xa78
  40101c:	bl	400fb0 <setlocale@plt>
  401020:	add	x21, x21, #0xad0
  401024:	adrp	x1, 401000 <ferror@plt+0x40>
  401028:	add	x1, x1, #0xa80
  40102c:	mov	x0, x23
  401030:	bl	400e30 <bindtextdomain@plt>
  401034:	mov	x0, x23
  401038:	mov	w25, #0x0                   	// #0
  40103c:	bl	400ec0 <textdomain@plt>
  401040:	mov	w24, #0x0                   	// #0
  401044:	adrp	x0, 400000 <exit@plt-0xdd0>
  401048:	add	x0, x0, #0xe60
  40104c:	bl	401a38 <ferror@plt+0xa78>
  401050:	mov	x3, x22
  401054:	mov	x2, x21
  401058:	mov	x1, x19
  40105c:	mov	w0, w20
  401060:	mov	x4, #0x0                   	// #0
  401064:	bl	400ed0 <getopt_long@plt>
  401068:	cmn	w0, #0x1
  40106c:	b.eq	4010e0 <ferror@plt+0x120>  // b.none
  401070:	cmp	w0, #0x56
  401074:	b.eq	4011c4 <ferror@plt+0x204>  // b.none
  401078:	cmp	w0, #0x68
  40107c:	b.eq	4010bc <ferror@plt+0xfc>  // b.none
  401080:	cbz	w0, 401050 <ferror@plt+0x90>
  401084:	adrp	x0, 413000 <ferror@plt+0x12040>
  401088:	mov	w2, #0x5                   	// #5
  40108c:	adrp	x1, 401000 <ferror@plt+0x40>
  401090:	add	x1, x1, #0xaa8
  401094:	ldr	x19, [x0, #272]
  401098:	mov	x0, #0x0                   	// #0
  40109c:	bl	400f40 <dcgettext@plt>
  4010a0:	mov	x1, x0
  4010a4:	adrp	x2, 413000 <ferror@plt+0x12040>
  4010a8:	mov	x0, x19
  4010ac:	ldr	x2, [x2, #304]
  4010b0:	bl	400fa0 <fprintf@plt>
  4010b4:	mov	w0, #0x1                   	// #1
  4010b8:	bl	400dd0 <exit@plt>
  4010bc:	mov	x3, x22
  4010c0:	mov	x2, x21
  4010c4:	mov	x1, x19
  4010c8:	mov	w0, w20
  4010cc:	mov	x4, #0x0                   	// #0
  4010d0:	mov	w24, #0x1                   	// #1
  4010d4:	bl	400ed0 <getopt_long@plt>
  4010d8:	cmn	w0, #0x1
  4010dc:	b.ne	401070 <ferror@plt+0xb0>  // b.any
  4010e0:	cbnz	w25, 40137c <ferror@plt+0x3bc>
  4010e4:	cbnz	w24, 401460 <ferror@plt+0x4a0>
  4010e8:	adrp	x0, 413000 <ferror@plt+0x12040>
  4010ec:	ldr	w0, [x0, #280]
  4010f0:	sub	w20, w20, w0
  4010f4:	cmp	w20, #0x0
  4010f8:	b.gt	401420 <ferror@plt+0x460>
  4010fc:	adrp	x0, 413000 <ferror@plt+0x12040>
  401100:	ldr	x22, [x0, #296]
  401104:	bl	400f80 <locale_charset@plt>
  401108:	adrp	x1, 401000 <ferror@plt+0x40>
  40110c:	add	x1, x1, #0xe40
  401110:	stp	x0, x1, [sp, #128]
  401114:	bl	400f50 <c_strcasecmp@plt>
  401118:	mov	w25, w0
  40111c:	cbnz	w0, 401540 <ferror@plt+0x580>
  401120:	mov	x28, #0xffffffffffffffff    	// #-1
  401124:	str	x28, [sp, #120]
  401128:	mov	x19, #0x0                   	// #0
  40112c:	mov	x20, #0x0                   	// #0
  401130:	mov	x23, #0x0                   	// #0
  401134:	mov	x24, #0x0                   	// #0
  401138:	stp	xzr, xzr, [sp, #104]
  40113c:	nop
  401140:	mov	x0, x22
  401144:	bl	400eb0 <feof@plt>
  401148:	cbnz	w0, 4011ac <ferror@plt+0x1ec>
  40114c:	mov	x0, x22
  401150:	add	x21, x19, x20
  401154:	bl	400e80 <getc@plt>
  401158:	mov	x27, x19
  40115c:	mov	w26, w0
  401160:	cmn	w0, #0x1
  401164:	b.eq	401198 <ferror@plt+0x1d8>  // b.none
  401168:	cmp	x27, x21
  40116c:	b.eq	401214 <ferror@plt+0x254>  // b.none
  401170:	mov	x2, x27
  401174:	cmp	w0, #0xa
  401178:	strb	w0, [x2], #1
  40117c:	b.eq	4011cc <ferror@plt+0x20c>  // b.none
  401180:	mov	x27, x2
  401184:	mov	x0, x22
  401188:	bl	400e80 <getc@plt>
  40118c:	mov	w26, w0
  401190:	cmn	w0, #0x1
  401194:	b.ne	401168 <ferror@plt+0x1a8>  // b.any
  401198:	cmp	x27, x19
  40119c:	b.eq	4011ac <ferror@plt+0x1ec>  // b.none
  4011a0:	mov	x0, x22
  4011a4:	bl	400fc0 <ferror@plt>
  4011a8:	cbz	w0, 4011d8 <ferror@plt+0x218>
  4011ac:	cbnz	w25, 401448 <ferror@plt+0x488>
  4011b0:	cbz	x19, 4011bc <ferror@plt+0x1fc>
  4011b4:	mov	x0, x19
  4011b8:	bl	400f10 <free@plt>
  4011bc:	mov	w0, #0x0                   	// #0
  4011c0:	bl	400dd0 <exit@plt>
  4011c4:	mov	w25, #0x1                   	// #1
  4011c8:	b	401050 <ferror@plt+0x90>
  4011cc:	mov	x27, x20
  4011d0:	mov	x20, x27
  4011d4:	mov	x27, x2
  4011d8:	subs	x1, x27, x19
  4011dc:	b.eq	4015f8 <ferror@plt+0x638>  // b.none
  4011e0:	cbnz	w25, 401250 <ferror@plt+0x290>
  4011e4:	add	x3, sp, #0x98
  4011e8:	add	x2, sp, #0x90
  4011ec:	mov	x0, x19
  4011f0:	bl	401708 <ferror@plt+0x748>
  4011f4:	adrp	x0, 413000 <ferror@plt+0x12040>
  4011f8:	mov	x1, #0x1                   	// #1
  4011fc:	ldr	x3, [x0, #288]
  401200:	ldp	x0, x2, [sp, #144]
  401204:	bl	400f20 <fwrite@plt>
  401208:	ldr	x0, [sp, #144]
  40120c:	bl	400f10 <free@plt>
  401210:	b	401140 <ferror@plt+0x180>
  401214:	add	x1, x20, #0x14
  401218:	mov	x0, x19
  40121c:	lsl	x27, x1, #1
  401220:	mov	x1, x27
  401224:	bl	400e20 <xrealloc@plt>
  401228:	strb	w26, [x0, x20]
  40122c:	add	x2, x0, x20
  401230:	cmp	w26, #0xa
  401234:	mov	x19, x0
  401238:	add	x21, x0, x27
  40123c:	add	x2, x2, #0x1
  401240:	b.eq	4011d0 <ferror@plt+0x210>  // b.none
  401244:	mov	x20, x27
  401248:	mov	x27, x2
  40124c:	b	401184 <ferror@plt+0x1c4>
  401250:	ldp	x5, x2, [sp, #112]
  401254:	add	x4, sp, #0xa8
  401258:	add	x3, sp, #0xa0
  40125c:	mov	x0, x19
  401260:	stp	x24, x5, [sp, #160]
  401264:	bl	400ef0 <xmem_cd_iconv@plt>
  401268:	cbnz	w0, 40133c <ferror@plt+0x37c>
  40126c:	ldr	x21, [sp, #160]
  401270:	cmp	x24, x21
  401274:	b.eq	401374 <ferror@plt+0x3b4>  // b.none
  401278:	cbz	x24, 401288 <ferror@plt+0x2c8>
  40127c:	mov	x0, x24
  401280:	bl	400f10 <free@plt>
  401284:	ldr	x21, [sp, #160]
  401288:	ldr	x1, [sp, #168]
  40128c:	str	x1, [sp, #112]
  401290:	add	x3, sp, #0x98
  401294:	add	x2, sp, #0x90
  401298:	mov	x0, x21
  40129c:	bl	401708 <ferror@plt+0x748>
  4012a0:	ldp	x0, x1, [sp, #144]
  4012a4:	add	x4, sp, #0xa8
  4012a8:	ldr	x5, [sp, #104]
  4012ac:	add	x3, sp, #0xa0
  4012b0:	mov	x2, x28
  4012b4:	stp	x23, x5, [sp, #160]
  4012b8:	bl	400ef0 <xmem_cd_iconv@plt>
  4012bc:	cbnz	w0, 401304 <ferror@plt+0x344>
  4012c0:	ldr	x0, [sp, #160]
  4012c4:	cmp	x23, x0
  4012c8:	b.eq	4012e4 <ferror@plt+0x324>  // b.none
  4012cc:	cbz	x23, 4012dc <ferror@plt+0x31c>
  4012d0:	mov	x0, x23
  4012d4:	bl	400f10 <free@plt>
  4012d8:	ldr	x0, [sp, #160]
  4012dc:	ldr	x1, [sp, #168]
  4012e0:	str	x1, [sp, #104]
  4012e4:	mov	x23, x0
  4012e8:	adrp	x1, 413000 <ferror@plt+0x12040>
  4012ec:	ldp	x0, x2, [sp, #160]
  4012f0:	mov	x24, x21
  4012f4:	ldr	x3, [x1, #288]
  4012f8:	mov	x1, #0x1                   	// #1
  4012fc:	bl	400f20 <fwrite@plt>
  401300:	b	401208 <ferror@plt+0x248>
  401304:	bl	400f70 <__errno_location@plt>
  401308:	mov	x3, x0
  40130c:	mov	w2, #0x5                   	// #5
  401310:	adrp	x1, 401000 <ferror@plt+0x40>
  401314:	mov	x0, #0x0                   	// #0
  401318:	add	x1, x1, #0xed8
  40131c:	ldr	w24, [x3]
  401320:	bl	400f40 <dcgettext@plt>
  401324:	ldp	x4, x3, [sp, #128]
  401328:	mov	x2, x0
  40132c:	mov	w1, w24
  401330:	mov	w0, #0x1                   	// #1
  401334:	bl	400de0 <error@plt>
  401338:	b	4012c0 <ferror@plt+0x300>
  40133c:	bl	400f70 <__errno_location@plt>
  401340:	mov	x3, x0
  401344:	mov	w2, #0x5                   	// #5
  401348:	adrp	x1, 401000 <ferror@plt+0x40>
  40134c:	mov	x0, #0x0                   	// #0
  401350:	add	x1, x1, #0xeb0
  401354:	ldr	w21, [x3]
  401358:	bl	400f40 <dcgettext@plt>
  40135c:	ldr	x3, [sp, #128]
  401360:	mov	x2, x0
  401364:	mov	w1, w21
  401368:	mov	w0, #0x1                   	// #1
  40136c:	bl	400de0 <error@plt>
  401370:	b	40126c <ferror@plt+0x2ac>
  401374:	ldr	x1, [sp, #168]
  401378:	b	401290 <ferror@plt+0x2d0>
  40137c:	adrp	x0, 413000 <ferror@plt+0x12040>
  401380:	ldr	x0, [x0, #304]
  401384:	bl	400ee0 <basename@plt>
  401388:	mov	x1, x0
  40138c:	adrp	x3, 401000 <ferror@plt+0x40>
  401390:	add	x3, x3, #0xad8
  401394:	mov	x2, x23
  401398:	adrp	x0, 401000 <ferror@plt+0x40>
  40139c:	add	x0, x0, #0xae0
  4013a0:	bl	400f60 <printf@plt>
  4013a4:	mov	w2, #0x5                   	// #5
  4013a8:	adrp	x1, 401000 <ferror@plt+0x40>
  4013ac:	mov	x0, #0x0                   	// #0
  4013b0:	add	x1, x1, #0xaf0
  4013b4:	bl	400f40 <dcgettext@plt>
  4013b8:	adrp	x2, 401000 <ferror@plt+0x40>
  4013bc:	adrp	x1, 401000 <ferror@plt+0x40>
  4013c0:	add	x2, x2, #0xbd0
  4013c4:	add	x1, x1, #0xbf8
  4013c8:	bl	400f60 <printf@plt>
  4013cc:	mov	w2, #0x5                   	// #5
  4013d0:	adrp	x1, 401000 <ferror@plt+0x40>
  4013d4:	mov	x0, #0x0                   	// #0
  4013d8:	add	x1, x1, #0xc08
  4013dc:	bl	400f40 <dcgettext@plt>
  4013e0:	mov	x19, x0
  4013e4:	adrp	x1, 401000 <ferror@plt+0x40>
  4013e8:	add	x1, x1, #0xc20
  4013ec:	adrp	x0, 401000 <ferror@plt+0x40>
  4013f0:	add	x0, x0, #0xc30
  4013f4:	bl	400e70 <proper_name_utf8@plt>
  4013f8:	mov	x20, x0
  4013fc:	adrp	x0, 401000 <ferror@plt+0x40>
  401400:	add	x0, x0, #0xc40
  401404:	bl	400f00 <proper_name@plt>
  401408:	mov	x2, x0
  40140c:	mov	x1, x20
  401410:	mov	x0, x19
  401414:	bl	400f60 <printf@plt>
  401418:	mov	w0, #0x0                   	// #0
  40141c:	bl	400dd0 <exit@plt>
  401420:	mov	w2, #0x5                   	// #5
  401424:	adrp	x1, 401000 <ferror@plt+0x40>
  401428:	mov	x0, #0x0                   	// #0
  40142c:	add	x1, x1, #0xe28
  401430:	bl	400f40 <dcgettext@plt>
  401434:	mov	x2, x0
  401438:	mov	w1, #0x0                   	// #0
  40143c:	mov	w0, #0x1                   	// #1
  401440:	bl	400de0 <error@plt>
  401444:	b	4010fc <ferror@plt+0x13c>
  401448:	mov	x0, x28
  40144c:	bl	400df0 <iconv_close@plt>
  401450:	ldr	x0, [sp, #120]
  401454:	bl	400df0 <iconv_close@plt>
  401458:	cbnz	x19, 4011b4 <ferror@plt+0x1f4>
  40145c:	b	4011bc <ferror@plt+0x1fc>
  401460:	mov	w2, #0x5                   	// #5
  401464:	adrp	x1, 401000 <ferror@plt+0x40>
  401468:	mov	x0, #0x0                   	// #0
  40146c:	add	x1, x1, #0xc50
  401470:	bl	400f40 <dcgettext@plt>
  401474:	adrp	x1, 413000 <ferror@plt+0x12040>
  401478:	ldr	x1, [x1, #304]
  40147c:	bl	400f60 <printf@plt>
  401480:	mov	w0, #0xa                   	// #10
  401484:	bl	400f90 <putchar@plt>
  401488:	adrp	x1, 401000 <ferror@plt+0x40>
  40148c:	add	x1, x1, #0xc68
  401490:	mov	w2, #0x5                   	// #5
  401494:	mov	x0, #0x0                   	// #0
  401498:	bl	400f40 <dcgettext@plt>
  40149c:	bl	400f60 <printf@plt>
  4014a0:	adrp	x1, 401000 <ferror@plt+0x40>
  4014a4:	add	x1, x1, #0xca0
  4014a8:	mov	w2, #0x5                   	// #5
  4014ac:	mov	x0, #0x0                   	// #0
  4014b0:	bl	400f40 <dcgettext@plt>
  4014b4:	bl	400f60 <printf@plt>
  4014b8:	mov	w0, #0xa                   	// #10
  4014bc:	bl	400f90 <putchar@plt>
  4014c0:	adrp	x1, 401000 <ferror@plt+0x40>
  4014c4:	add	x1, x1, #0xd00
  4014c8:	mov	w2, #0x5                   	// #5
  4014cc:	mov	x0, #0x0                   	// #0
  4014d0:	bl	400f40 <dcgettext@plt>
  4014d4:	bl	400f60 <printf@plt>
  4014d8:	adrp	x1, 401000 <ferror@plt+0x40>
  4014dc:	add	x1, x1, #0xd18
  4014e0:	mov	w2, #0x5                   	// #5
  4014e4:	mov	x0, #0x0                   	// #0
  4014e8:	bl	400f40 <dcgettext@plt>
  4014ec:	bl	400f60 <printf@plt>
  4014f0:	adrp	x1, 401000 <ferror@plt+0x40>
  4014f4:	add	x1, x1, #0xd58
  4014f8:	mov	w2, #0x5                   	// #5
  4014fc:	mov	x0, #0x0                   	// #0
  401500:	bl	400f40 <dcgettext@plt>
  401504:	bl	400f60 <printf@plt>
  401508:	mov	w0, #0xa                   	// #10
  40150c:	bl	400f90 <putchar@plt>
  401510:	mov	w2, #0x5                   	// #5
  401514:	adrp	x1, 401000 <ferror@plt+0x40>
  401518:	mov	x0, #0x0                   	// #0
  40151c:	add	x1, x1, #0xda0
  401520:	bl	400f40 <dcgettext@plt>
  401524:	adrp	x2, 401000 <ferror@plt+0x40>
  401528:	adrp	x1, 401000 <ferror@plt+0x40>
  40152c:	add	x2, x2, #0xde0
  401530:	add	x1, x1, #0xdf8
  401534:	bl	400f60 <printf@plt>
  401538:	mov	w0, #0x0                   	// #0
  40153c:	bl	400dd0 <exit@plt>
  401540:	ldp	x21, x20, [sp, #128]
  401544:	mov	x1, x21
  401548:	mov	x0, x20
  40154c:	bl	400f30 <iconv_open@plt>
  401550:	mov	x19, x0
  401554:	mov	x1, x20
  401558:	mov	x0, x21
  40155c:	str	x19, [sp, #120]
  401560:	bl	400f30 <iconv_open@plt>
  401564:	cmn	x19, #0x1
  401568:	mov	x28, x0
  40156c:	b.eq	4015b8 <ferror@plt+0x5f8>  // b.none
  401570:	cmn	x28, #0x1
  401574:	b.ne	401128 <ferror@plt+0x168>  // b.any
  401578:	mov	w2, #0x5                   	// #5
  40157c:	adrp	x1, 401000 <ferror@plt+0x40>
  401580:	mov	x0, #0x0                   	// #0
  401584:	add	x1, x1, #0xe48
  401588:	bl	400f40 <dcgettext@plt>
  40158c:	mov	x19, x0
  401590:	adrp	x1, 413000 <ferror@plt+0x12040>
  401594:	ldr	x0, [x1, #304]
  401598:	bl	400ee0 <basename@plt>
  40159c:	mov	x5, x0
  4015a0:	ldp	x4, x3, [sp, #128]
  4015a4:	mov	x2, x19
  4015a8:	mov	w1, #0x0                   	// #0
  4015ac:	mov	w0, #0x1                   	// #1
  4015b0:	bl	400de0 <error@plt>
  4015b4:	b	401128 <ferror@plt+0x168>
  4015b8:	mov	w2, #0x5                   	// #5
  4015bc:	adrp	x1, 401000 <ferror@plt+0x40>
  4015c0:	mov	x0, #0x0                   	// #0
  4015c4:	add	x1, x1, #0xe48
  4015c8:	bl	400f40 <dcgettext@plt>
  4015cc:	mov	x19, x0
  4015d0:	adrp	x1, 413000 <ferror@plt+0x12040>
  4015d4:	ldr	x0, [x1, #304]
  4015d8:	bl	400ee0 <basename@plt>
  4015dc:	mov	x5, x0
  4015e0:	ldp	x3, x4, [sp, #128]
  4015e4:	mov	x2, x19
  4015e8:	mov	w1, #0x0                   	// #0
  4015ec:	mov	w0, #0x1                   	// #1
  4015f0:	bl	400de0 <error@plt>
  4015f4:	b	401570 <ferror@plt+0x5b0>
  4015f8:	bl	400ea0 <abort@plt>
  4015fc:	mov	x29, #0x0                   	// #0
  401600:	mov	x30, #0x0                   	// #0
  401604:	mov	x5, x0
  401608:	ldr	x1, [sp]
  40160c:	add	x2, sp, #0x8
  401610:	mov	x6, sp
  401614:	movz	x0, #0x0, lsl #48
  401618:	movk	x0, #0x0, lsl #32
  40161c:	movk	x0, #0x40, lsl #16
  401620:	movk	x0, #0xfd0
  401624:	movz	x3, #0x0, lsl #48
  401628:	movk	x3, #0x0, lsl #32
  40162c:	movk	x3, #0x40, lsl #16
  401630:	movk	x3, #0x19b0
  401634:	movz	x4, #0x0, lsl #48
  401638:	movk	x4, #0x0, lsl #32
  40163c:	movk	x4, #0x40, lsl #16
  401640:	movk	x4, #0x1a30
  401644:	bl	400e40 <__libc_start_main@plt>
  401648:	bl	400ea0 <abort@plt>
  40164c:	adrp	x0, 412000 <ferror@plt+0x11040>
  401650:	ldr	x0, [x0, #4064]
  401654:	cbz	x0, 40165c <ferror@plt+0x69c>
  401658:	b	400e90 <__gmon_start__@plt>
  40165c:	ret
  401660:	adrp	x0, 413000 <ferror@plt+0x12040>
  401664:	add	x0, x0, #0x110
  401668:	adrp	x1, 413000 <ferror@plt+0x12040>
  40166c:	add	x1, x1, #0x110
  401670:	cmp	x1, x0
  401674:	b.eq	40168c <ferror@plt+0x6cc>  // b.none
  401678:	adrp	x1, 401000 <ferror@plt+0x40>
  40167c:	ldr	x1, [x1, #2664]
  401680:	cbz	x1, 40168c <ferror@plt+0x6cc>
  401684:	mov	x16, x1
  401688:	br	x16
  40168c:	ret
  401690:	adrp	x0, 413000 <ferror@plt+0x12040>
  401694:	add	x0, x0, #0x110
  401698:	adrp	x1, 413000 <ferror@plt+0x12040>
  40169c:	add	x1, x1, #0x110
  4016a0:	sub	x1, x1, x0
  4016a4:	lsr	x2, x1, #63
  4016a8:	add	x1, x2, x1, asr #3
  4016ac:	cmp	xzr, x1, asr #1
  4016b0:	asr	x1, x1, #1
  4016b4:	b.eq	4016cc <ferror@plt+0x70c>  // b.none
  4016b8:	adrp	x2, 401000 <ferror@plt+0x40>
  4016bc:	ldr	x2, [x2, #2672]
  4016c0:	cbz	x2, 4016cc <ferror@plt+0x70c>
  4016c4:	mov	x16, x2
  4016c8:	br	x16
  4016cc:	ret
  4016d0:	stp	x29, x30, [sp, #-32]!
  4016d4:	mov	x29, sp
  4016d8:	str	x19, [sp, #16]
  4016dc:	adrp	x19, 413000 <ferror@plt+0x12040>
  4016e0:	ldrb	w0, [x19, #312]
  4016e4:	cbnz	w0, 4016f4 <ferror@plt+0x734>
  4016e8:	bl	401660 <ferror@plt+0x6a0>
  4016ec:	mov	w0, #0x1                   	// #1
  4016f0:	strb	w0, [x19, #312]
  4016f4:	ldr	x19, [sp, #16]
  4016f8:	ldp	x29, x30, [sp], #32
  4016fc:	ret
  401700:	b	401690 <ferror@plt+0x6d0>
  401704:	nop
  401708:	stp	x29, x30, [sp, #-64]!
  40170c:	mov	x29, sp
  401710:	str	x23, [sp, #48]
  401714:	add	x23, x1, x1, lsr #1
  401718:	stp	x19, x20, [sp, #16]
  40171c:	add	x19, x0, x1
  401720:	mov	x20, x3
  401724:	stp	x21, x22, [sp, #32]
  401728:	mov	x22, x0
  40172c:	mov	x21, x2
  401730:	mov	x0, x23
  401734:	bl	400e50 <xmalloc@plt>
  401738:	cmp	x22, x19
  40173c:	b.cs	401950 <ferror@plt+0x990>  // b.hs, b.nlast
  401740:	adrp	x1, 401000 <ferror@plt+0x40>
  401744:	adrp	x8, 401000 <ferror@plt+0x40>
  401748:	add	x9, x1, #0xf88
  40174c:	adrp	x2, 401000 <ferror@plt+0x40>
  401750:	mov	x7, x22
  401754:	add	x11, x22, #0x1
  401758:	add	x12, x22, #0x2
  40175c:	add	x8, x8, #0xfa0
  401760:	add	x10, x2, #0xf90
  401764:	mov	x1, x0
  401768:	mov	w14, #0x4a4e                	// #19022
  40176c:	mov	w13, #0xae                  	// #174
  401770:	mov	x4, x7
  401774:	ldrb	w6, [x4], #1
  401778:	add	w5, w6, #0x30
  40177c:	and	w5, w5, #0xff
  401780:	cmp	w5, #0x3
  401784:	b.hi	4017d0 <ferror@plt+0x810>  // b.pmore
  401788:	cmp	x19, x4
  40178c:	b.ls	4017d0 <ferror@plt+0x810>  // b.plast
  401790:	ldrb	w3, [x7, #1]
  401794:	sub	w2, w3, #0x80
  401798:	and	w2, w2, #0xff
  40179c:	cmp	w2, #0x3f
  4017a0:	b.hi	4017d0 <ferror@plt+0x810>  // b.pmore
  4017a4:	ubfiz	w2, w6, #6, #5
  4017a8:	and	w3, w3, #0x3f
  4017ac:	orr	w3, w2, w3
  4017b0:	sub	w2, w3, #0x400
  4017b4:	cmp	w2, #0xef
  4017b8:	b.hi	4017d0 <ferror@plt+0x810>  // b.pmore
  4017bc:	ubfiz	x2, x2, #2, #32
  4017c0:	add	x5, x8, x2
  4017c4:	ldrb	w2, [x8, x2]
  4017c8:	cbnz	w2, 401810 <ferror@plt+0x850>
  4017cc:	nop
  4017d0:	mov	x7, x4
  4017d4:	strb	w6, [x1], #1
  4017d8:	cmp	x7, x19
  4017dc:	b.cc	401770 <ferror@plt+0x7b0>  // b.lo, b.ul, b.last
  4017e0:	sub	x19, x1, x0
  4017e4:	cmp	x23, x19
  4017e8:	b.cc	4019ac <ferror@plt+0x9ec>  // b.lo, b.ul, b.last
  4017ec:	cmp	x23, x19
  4017f0:	b.hi	401850 <ferror@plt+0x890>  // b.pmore
  4017f4:	ldr	x23, [sp, #48]
  4017f8:	str	x0, [x21]
  4017fc:	ldp	x21, x22, [sp, #32]
  401800:	str	x19, [x20]
  401804:	ldp	x19, x20, [sp, #16]
  401808:	ldp	x29, x30, [sp], #64
  40180c:	ret
  401810:	cmp	w3, #0x40f
  401814:	sub	w4, w3, #0x409
  401818:	ccmp	w4, #0x1, #0x0, ne  // ne = any
  40181c:	b.ls	401874 <ferror@plt+0x8b4>  // b.plast
  401820:	strb	w2, [x1]
  401824:	ldrb	w2, [x5, #1]
  401828:	cbz	w2, 401958 <ferror@plt+0x998>
  40182c:	strb	w2, [x1, #1]
  401830:	ldrb	w2, [x5, #2]
  401834:	cbz	w2, 401964 <ferror@plt+0x9a4>
  401838:	strb	w2, [x1, #2]
  40183c:	add	x1, x1, #0x3
  401840:	ldrb	w2, [x5, #3]
  401844:	cbnz	w2, 4019ac <ferror@plt+0x9ec>
  401848:	add	x7, x7, #0x2
  40184c:	b	4017d8 <ferror@plt+0x818>
  401850:	mov	x1, x19
  401854:	bl	400e20 <xrealloc@plt>
  401858:	ldr	x23, [sp, #48]
  40185c:	str	x0, [x21]
  401860:	ldp	x21, x22, [sp, #32]
  401864:	str	x19, [x20]
  401868:	ldp	x19, x20, [sp, #16]
  40186c:	ldp	x29, x30, [sp], #64
  401870:	ret
  401874:	add	x6, x7, #0x2
  401878:	cmp	x6, x19
  40187c:	b.cs	4018b8 <ferror@plt+0x8f8>  // b.hs, b.nlast
  401880:	ldrb	w4, [x7, #2]
  401884:	sub	w4, w4, #0x41
  401888:	and	w4, w4, #0xff
  40188c:	cmp	w4, #0x19
  401890:	b.hi	4018b8 <ferror@plt+0x8f8>  // b.pmore
  401894:	cmp	w3, #0x40a
  401898:	b.eq	401970 <ferror@plt+0x9b0>  // b.none
  40189c:	cmp	w3, #0x40f
  4018a0:	b.ne	401934 <ferror@plt+0x974>  // b.any
  4018a4:	mov	w3, #0x44                  	// #68
  4018a8:	mov	x5, x9
  4018ac:	mov	w2, #0xc5                  	// #197
  4018b0:	strb	w3, [x1]
  4018b4:	b	40182c <ferror@plt+0x86c>
  4018b8:	add	x4, x7, #0x3
  4018bc:	cmp	x19, x4
  4018c0:	b.ls	4018e8 <ferror@plt+0x928>  // b.plast
  4018c4:	ldrb	w4, [x7, #2]
  4018c8:	cmp	w4, #0xd0
  4018cc:	b.eq	40197c <ferror@plt+0x9bc>  // b.none
  4018d0:	cmp	w4, #0xd3
  4018d4:	b.ne	4018e8 <ferror@plt+0x928>  // b.any
  4018d8:	ldrb	w4, [x7, #3]
  4018dc:	cmp	w4, #0xa2
  4018e0:	ccmp	w4, w13, #0x4, ne  // ne = any
  4018e4:	b.eq	401894 <ferror@plt+0x8d4>  // b.none
  4018e8:	cmp	x7, x11
  4018ec:	b.cc	401904 <ferror@plt+0x944>  // b.lo, b.ul, b.last
  4018f0:	ldurb	w4, [x7, #-1]
  4018f4:	sub	w4, w4, #0x41
  4018f8:	and	w4, w4, #0xff
  4018fc:	cmp	w4, #0x19
  401900:	b.ls	401894 <ferror@plt+0x8d4>  // b.plast
  401904:	cmp	x7, x12
  401908:	b.cc	401820 <ferror@plt+0x860>  // b.lo, b.ul, b.last
  40190c:	ldurb	w4, [x7, #-2]
  401910:	cmp	w4, #0xd0
  401914:	b.eq	401994 <ferror@plt+0x9d4>  // b.none
  401918:	cmp	w4, #0xd3
  40191c:	b.ne	401820 <ferror@plt+0x860>  // b.any
  401920:	ldurb	w4, [x7, #-1]
  401924:	cmp	w4, #0xa2
  401928:	ccmp	w4, w13, #0x4, ne  // ne = any
  40192c:	b.eq	401894 <ferror@plt+0x8d4>  // b.none
  401930:	b	401820 <ferror@plt+0x860>
  401934:	cmp	w3, #0x409
  401938:	b.ne	4019ac <ferror@plt+0x9ec>  // b.any
  40193c:	mov	w3, #0x4c                  	// #76
  401940:	mov	x5, x10
  401944:	mov	w2, #0x4a                  	// #74
  401948:	strb	w3, [x1]
  40194c:	b	40182c <ferror@plt+0x86c>
  401950:	mov	x19, #0x0                   	// #0
  401954:	b	4017ec <ferror@plt+0x82c>
  401958:	add	x1, x1, #0x1
  40195c:	add	x7, x7, #0x2
  401960:	b	4017d8 <ferror@plt+0x818>
  401964:	add	x1, x1, #0x2
  401968:	add	x7, x7, #0x2
  40196c:	b	4017d8 <ferror@plt+0x818>
  401970:	mov	x7, x6
  401974:	strh	w14, [x1], #2
  401978:	b	4017d8 <ferror@plt+0x818>
  40197c:	ldrb	w4, [x7, #3]
  401980:	sub	w4, w4, #0x80
  401984:	and	w4, w4, #0xff
  401988:	cmp	w4, #0x2f
  40198c:	b.ls	401894 <ferror@plt+0x8d4>  // b.plast
  401990:	b	4018e8 <ferror@plt+0x928>
  401994:	ldurb	w4, [x7, #-1]
  401998:	sub	w4, w4, #0x80
  40199c:	and	w4, w4, #0xff
  4019a0:	cmp	w4, #0x2f
  4019a4:	b.ls	401894 <ferror@plt+0x8d4>  // b.plast
  4019a8:	b	401820 <ferror@plt+0x860>
  4019ac:	bl	400ea0 <abort@plt>
  4019b0:	stp	x29, x30, [sp, #-64]!
  4019b4:	mov	x29, sp
  4019b8:	stp	x19, x20, [sp, #16]
  4019bc:	adrp	x20, 412000 <ferror@plt+0x11040>
  4019c0:	add	x20, x20, #0xdb0
  4019c4:	stp	x21, x22, [sp, #32]
  4019c8:	adrp	x21, 412000 <ferror@plt+0x11040>
  4019cc:	add	x21, x21, #0xda8
  4019d0:	sub	x20, x20, x21
  4019d4:	mov	w22, w0
  4019d8:	stp	x23, x24, [sp, #48]
  4019dc:	mov	x23, x1
  4019e0:	mov	x24, x2
  4019e4:	bl	400d90 <exit@plt-0x40>
  4019e8:	cmp	xzr, x20, asr #3
  4019ec:	b.eq	401a18 <ferror@plt+0xa58>  // b.none
  4019f0:	asr	x20, x20, #3
  4019f4:	mov	x19, #0x0                   	// #0
  4019f8:	ldr	x3, [x21, x19, lsl #3]
  4019fc:	mov	x2, x24
  401a00:	add	x19, x19, #0x1
  401a04:	mov	x1, x23
  401a08:	mov	w0, w22
  401a0c:	blr	x3
  401a10:	cmp	x20, x19
  401a14:	b.ne	4019f8 <ferror@plt+0xa38>  // b.any
  401a18:	ldp	x19, x20, [sp, #16]
  401a1c:	ldp	x21, x22, [sp, #32]
  401a20:	ldp	x23, x24, [sp, #48]
  401a24:	ldp	x29, x30, [sp], #64
  401a28:	ret
  401a2c:	nop
  401a30:	ret
  401a34:	nop
  401a38:	adrp	x2, 413000 <ferror@plt+0x12040>
  401a3c:	mov	x1, #0x0                   	// #0
  401a40:	ldr	x2, [x2, #264]
  401a44:	b	400e10 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000401a48 <.fini>:
  401a48:	stp	x29, x30, [sp, #-16]!
  401a4c:	mov	x29, sp
  401a50:	ldp	x29, x30, [sp], #16
  401a54:	ret
