

================================================================
== Vivado HLS Report for 'peaks'
================================================================
* Date:           Mon May 08 22:12:56 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        peaks
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.10|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  113|  113|  114|  114|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memset_shift_buf  |    5|    5|         2|          -|          -|     3|    no    |
        |- Local_Maxima      |  105|  105|         7|          1|          1|   100|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	2  / (!tmp_1)
	4  / (tmp_1)
4 --> 
	5  / true
5 --> 
	11  / (exitcond)
	6  / (!exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: shift_buf [1/1] 0.00ns
:0  %shift_buf = alloca float

ST_1: shift_buf_1 [1/1] 0.00ns
:1  %shift_buf_1 = alloca float

ST_1: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %locations_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_6 [1/1] 0.00ns
:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(float* %amplitude_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_7 [1/1] 0.00ns
:4  %empty_7 = call i32 (...)* @_ssdm_op_SpecInterface(float* %samples_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_17 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %samples_V), !map !7

ST_1: stg_18 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %amplitude_V), !map !11

ST_1: stg_19 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %locations_V), !map !15

ST_1: stg_20 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @peaks_str) nounwind

ST_1: stg_21 [1/1] 1.57ns
:9  br label %meminst


 <State 2>: 1.62ns
ST_2: invdar [1/1] 0.00ns
meminst:0  %invdar = phi i2 [ 0, %0 ], [ %indvarinc, %meminst15 ]

ST_2: indvarinc [1/1] 0.80ns
meminst:1  %indvarinc = add i2 %invdar, 1

ST_2: stg_24 [1/1] 1.62ns
meminst:2  switch i2 %invdar, label %meminst15 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

ST_2: stg_25 [1/1] 0.00ns
branch1:0  store float 0.000000e+00, float* %shift_buf_1

ST_2: stg_26 [1/1] 0.00ns
branch1:1  br label %meminst15

ST_2: stg_27 [1/1] 0.00ns
branch0:0  store float 0.000000e+00, float* %shift_buf

ST_2: stg_28 [1/1] 0.00ns
branch0:1  br label %meminst15

ST_2: tmp_1 [1/1] 1.36ns
meminst15:2  %tmp_1 = icmp eq i2 %invdar, -2


 <State 3>: 1.57ns
ST_3: shift_buf_load [1/1] 0.00ns
meminst15:0  %shift_buf_load = load float* %shift_buf

ST_3: shift_buf_1_load [1/1] 0.00ns
meminst15:1  %shift_buf_1_load = load float* %shift_buf_1

ST_3: stg_32 [1/1] 0.00ns
meminst15:3  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_shift_buf_str)

ST_3: empty_8 [1/1] 0.00ns
meminst15:4  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_3: stg_34 [1/1] 1.57ns
meminst15:5  br i1 %tmp_1, label %.preheader, label %meminst


 <State 4>: 1.97ns
ST_4: tmp_6 [1/1] 0.00ns
.preheader:2  %tmp_6 = phi i7 [ %i, %._crit_edge ], [ 0, %meminst15 ]

ST_4: exitcond [1/1] 1.97ns
.preheader:3  %exitcond = icmp eq i7 %tmp_6, -28

ST_4: i [1/1] 1.72ns
.preheader:4  %i = add i7 %tmp_6, 1


 <State 5>: 3.76ns
ST_5: shift_buf_1_2 [1/1] 0.00ns
.preheader:0  %shift_buf_1_2 = phi float [ %shift_buf_1_9, %._crit_edge ], [ %shift_buf_1_load, %meminst15 ]

ST_5: shift_buf_1_9 [1/1] 0.00ns
.preheader:1  %shift_buf_1_9 = phi float [ %tmp_20, %._crit_edge ], [ %shift_buf_load, %meminst15 ]

ST_5: stg_40 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %3, label %1

ST_5: tmp_20 [1/1] 1.00ns
:5  %tmp_20 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %samples_V)

ST_5: shift_buf_1_2_to_int [1/1] 0.00ns
:6  %shift_buf_1_2_to_int = bitcast float %shift_buf_1_2 to i32

ST_5: tmp_3 [1/1] 0.00ns
:7  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %shift_buf_1_2_to_int, i32 23, i32 30)

ST_5: tmp_4 [1/1] 0.00ns
:8  %tmp_4 = trunc i32 %shift_buf_1_2_to_int to i23

ST_5: notlhs [1/1] 2.00ns
:12  %notlhs = icmp ne i8 %tmp_3, -1

ST_5: notrhs [1/1] 2.39ns
:13  %notrhs = icmp eq i23 %tmp_4, 0

ST_5: tmp_2 [1/1] 1.37ns
:14  %tmp_2 = or i1 %notrhs, %notlhs

ST_5: tmp_10 [4/4] 2.73ns
:19  %tmp_10 = fcmp olt float %shift_buf_1_2, %shift_buf_1_9

ST_5: tmp_16 [4/4] 2.73ns
:28  %tmp_16 = fcmp ogt float %shift_buf_1_9, %tmp_20


 <State 6>: 2.73ns
ST_6: tmp_10 [3/4] 2.73ns
:19  %tmp_10 = fcmp olt float %shift_buf_1_2, %shift_buf_1_9

ST_6: tmp_16 [3/4] 2.73ns
:28  %tmp_16 = fcmp ogt float %shift_buf_1_9, %tmp_20


 <State 7>: 3.76ns
ST_7: shift_buf_1_to_int [1/1] 0.00ns
:9  %shift_buf_1_to_int = bitcast float %shift_buf_1_9 to i32

ST_7: tmp_8 [1/1] 0.00ns
:10  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %shift_buf_1_to_int, i32 23, i32 30)

ST_7: tmp_5 [1/1] 0.00ns
:11  %tmp_5 = trunc i32 %shift_buf_1_to_int to i23

ST_7: notlhs4 [1/1] 2.00ns
:15  %notlhs4 = icmp ne i8 %tmp_8, -1

ST_7: notrhs5 [1/1] 2.39ns
:16  %notrhs5 = icmp eq i23 %tmp_5, 0

ST_7: tmp_7 [1/1] 1.37ns
:17  %tmp_7 = or i1 %notrhs5, %notlhs4

ST_7: tmp_10 [2/4] 2.73ns
:19  %tmp_10 = fcmp olt float %shift_buf_1_2, %shift_buf_1_9

ST_7: shift_buf_0_to_int [1/1] 0.00ns
:21  %shift_buf_0_to_int = bitcast float %tmp_20 to i32

ST_7: tmp_12 [1/1] 0.00ns
:22  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %shift_buf_0_to_int, i32 23, i32 30)

ST_7: tmp_13 [1/1] 0.00ns
:23  %tmp_13 = trunc i32 %shift_buf_0_to_int to i23

ST_7: notlhs8 [1/1] 2.00ns
:24  %notlhs8 = icmp ne i8 %tmp_12, -1

ST_7: notrhs9 [1/1] 2.39ns
:25  %notrhs9 = icmp eq i23 %tmp_13, 0

ST_7: tmp_14 [1/1] 1.37ns
:26  %tmp_14 = or i1 %notrhs9, %notlhs8

ST_7: tmp_16 [2/4] 2.73ns
:28  %tmp_16 = fcmp ogt float %shift_buf_1_9, %tmp_20


 <State 8>: 4.10ns
ST_8: tmp_9 [1/1] 1.37ns
:18  %tmp_9 = and i1 %tmp_2, %tmp_7

ST_8: tmp_10 [1/4] 2.73ns
:19  %tmp_10 = fcmp olt float %shift_buf_1_2, %shift_buf_1_9

ST_8: tmp_11 [1/1] 1.37ns
:20  %tmp_11 = and i1 %tmp_9, %tmp_10

ST_8: tmp_15 [1/1] 1.37ns
:27  %tmp_15 = and i1 %tmp_7, %tmp_14

ST_8: tmp_16 [1/4] 2.73ns
:28  %tmp_16 = fcmp ogt float %shift_buf_1_9, %tmp_20

ST_8: tmp_17 [1/1] 1.37ns
:29  %tmp_17 = and i1 %tmp_15, %tmp_16


 <State 9>: 1.37ns
ST_9: or_cond [1/1] 1.37ns
:30  %or_cond = and i1 %tmp_11, %tmp_17

ST_9: stg_73 [1/1] 0.00ns
:31  br i1 %or_cond, label %2, label %._crit_edge


 <State 10>: 1.00ns
ST_10: tmp_18 [1/1] 0.00ns
:0  %tmp_18 = zext i7 %tmp_6 to i32

ST_10: empty_10 [1/1] 0.00ns
:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_10: stg_76 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind

ST_10: tmp [1/1] 0.00ns
:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2)

ST_10: stg_78 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_10: stg_79 [1/1] 1.00ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %locations_V, i32 %tmp_18)

ST_10: stg_80 [1/1] 1.00ns
:1  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %amplitude_V, float %shift_buf_1_9)

ST_10: stg_81 [1/1] 0.00ns
:2  br label %._crit_edge

ST_10: empty_11 [1/1] 0.00ns
._crit_edge:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp)

ST_10: stg_83 [1/1] 0.00ns
._crit_edge:1  br label %.preheader


 <State 11>: 0.00ns
ST_11: stg_84 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
