Vivado Simulator 2019.2
Time resolution is 1 ps
### SIMULATION STARTED ###
WARNING: File: C:/Users/Administrator/Desktop/lab4/activecore-master/designs/rtl/udm/tb/udm.svh Line: 20 : Attempting to dereference a null or uninitialized class object in write context : This is not allowed and the write is ignored.
WARNING: File: C:/Users/Administrator/Desktop/lab4/activecore-master/designs/rtl/udm/tb/udm.svh Line: 20 : Attempting to dereference a null or uninitialized class object in write context : This is not allowed and the write is ignored.
UDM WR32: addr: 0x00000000, data: 0x000033cc
UDM RD32: addr: 0x00000004, data: 0x00000031
-- UDM WRARR32: addr: 0x80000000, length:   10 --
UDM WR32: addr: 0x80000000, data[   0]: 0x00000000
UDM WR32: addr: 0x80000004, data[   1]: 0x00000001
UDM WR32: addr: 0x80000008, data[   2]: 0x00000002
UDM WR32: addr: 0x8000000c, data[   3]: 0x00000003
UDM WR32: addr: 0x80000010, data[   4]: 0x00000004
UDM WR32: addr: 0x80000014, data[   5]: 0x00000005
UDM WR32: addr: 0x80000018, data[   6]: 0x00000006
UDM WR32: addr: 0x8000001c, data[   7]: 0x00000007
UDM WR32: addr: 0x80000020, data[   8]: 0x00000008
UDM WR32: addr: 0x80000024, data[   9]: 0x00000009
-- UDM WRARR32 complete --
-- UDM RDARR32: addr: 0x80000000, length:   10 --
UDM RD32: addr: 0x80000000, data[   0]: 0x00000000
UDM RD32: addr: 0x80000004, data[   1]: 0x00000001
UDM RD32: addr: 0x80000008, data[   2]: 0x00000002
UDM RD32: addr: 0x8000000c, data[   3]: 0x00000003
UDM RD32: addr: 0x80000010, data[   4]: 0x00000004
UDM RD32: addr: 0x80000014, data[   5]: 0x00000005
UDM RD32: addr: 0x80000018, data[   6]: 0x00000006
UDM RD32: addr: 0x8000001c, data[   7]: 0x00000007
UDM RD32: addr: 0x80000020, data[   8]: 0x00000008
UDM RD32: addr: 0x80000024, data[   9]: 0x00000009
-- UDM RDARR32 complete --
UDM WR32: addr: 0x10000000, data: 0x00000064
UDM RD32: addr: 0x20000000, data: 0x00000000
### TEST PROCEDURE FINISHED ###
$stop called at time : 14855 ns : File "C:/Users/Administrator/Desktop/lab4/activecore-master/designs/rtl/udm/tb/tb.sv" Line 116
