// Seed: 3028765619
module module_0 (
    input wire id_0,
    input wire id_1
);
  assign id_3 = 1 - "";
  tri0 id_4 = 1;
  initial $display(1, id_3);
  tri1 id_5 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input wor id_3,
    input logic id_4,
    input wor id_5,
    output supply1 id_6,
    input wire id_7,
    output tri id_8,
    input supply1 id_9,
    output uwire id_10,
    input wor id_11,
    input tri1 id_12
    , id_15,
    input wand id_13
);
  wire id_16;
  reg  id_17;
  reg  id_18;
  always
    if (id_18) begin : LABEL_0
      id_17 <= 1'b0;
    end else begin : LABEL_0
      id_18 <= id_4;
    end
  module_0 modCall_1 (
      id_7,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
