{"design__instance__count": 7452, "design__instance__area": 395756, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 81, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 10, "power__internal__total": 0.0017871626187115908, "power__switching__total": 0.00020960388064850122, "power__leakage__total": 3.810460475506261e-05, "power__total": 0.0020348711404949427, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.22561919637836358, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.22561919637836358, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.39403736944193196, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.1462674467389915, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 179, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 12, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.37289061782691824, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.37289061782691824, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.0542575999486632, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.9585951193040145, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 38, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 10, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.12865875395891663, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.12865875395891663, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.14170037766457697, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.77518127444503, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 184, "design__max_fanout_violation__count": 4, "design__max_cap_violation__count": 13, "clock__skew__worst_hold": -0.12284273945762716, "clock__skew__worst_setup": -0.39494830745939996, "timing__hold__ws": 0.1349617678037312, "timing__setup__ws": 1.754836325921077, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 750.0 1250.0", "design__core__bbox": "5.52 10.88 744.28 1237.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 150, "design__die__area": 937500, "design__core__area": 906252, "design__instance__count__stdcell": 7450, "design__instance__area__stdcell": 14331.2, "design__instance__count__macros": 2, "design__instance__area__macros": 381425, "design__instance__utilization": 0.436696, "design__instance__utilization__stdcell": 0.0273066, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 148, "design__io__hpwl": 41740998, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 76799.7, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 40, "antenna__violating__nets": 5, "antenna__violating__pins": 6, "route__antenna_violation__count": 5, "route__net": 816, "route__net__special": 2, "route__drc_errors__iter:1": 1241, "route__wirelength__iter:1": 94705, "route__drc_errors__iter:2": 194, "route__wirelength__iter:2": 94517, "route__drc_errors__iter:3": 146, "route__wirelength__iter:3": 94458, "route__drc_errors__iter:4": 96, "route__wirelength__iter:4": 94475, "route__drc_errors": 16, "route__wirelength": 95654, "route__vias": 4244, "route__vias__singlecut": 4244, "route__vias__multicut": 0, "route__drc_errors__iter:5": 87, "route__wirelength__iter:5": 94499, "route__drc_errors__iter:6": 87, "route__wirelength__iter:6": 94499, "route__drc_errors__iter:7": 87, "route__wirelength__iter:7": 94499, "route__drc_errors__iter:8": 87, "route__wirelength__iter:8": 94499, "route__drc_errors__iter:9": 87, "route__wirelength__iter:9": 94499, "route__drc_errors__iter:10": 87, "route__wirelength__iter:10": 94499, "route__drc_errors__iter:11": 85, "route__wirelength__iter:11": 94567, "route__drc_errors__iter:12": 89, "route__wirelength__iter:12": 94611, "route__drc_errors__iter:13": 89, "route__wirelength__iter:13": 94620, "route__drc_errors__iter:14": 89, "route__wirelength__iter:14": 94619, "route__drc_errors__iter:15": 81, "route__wirelength__iter:15": 94635, "route__drc_errors__iter:16": 81, "route__wirelength__iter:16": 94642, "route__drc_errors__iter:17": 81, "route__wirelength__iter:17": 94661, "route__drc_errors__iter:18": 91, "route__wirelength__iter:18": 94674, "route__drc_errors__iter:19": 86, "route__wirelength__iter:19": 94726, "route__drc_errors__iter:20": 83, "route__wirelength__iter:20": 94827, "route__drc_errors__iter:21": 83, "route__wirelength__iter:21": 94859, "route__drc_errors__iter:22": 82, "route__wirelength__iter:22": 94911, "route__drc_errors__iter:23": 82, "route__wirelength__iter:23": 94935, "route__drc_errors__iter:24": 81, "route__wirelength__iter:24": 94866, "route__drc_errors__iter:25": 81, "route__wirelength__iter:25": 94875, "route__drc_errors__iter:26": 90, "route__wirelength__iter:26": 94890, "route__drc_errors__iter:27": 80, "route__wirelength__iter:27": 94860, "route__drc_errors__iter:28": 78, "route__wirelength__iter:28": 94861, "route__drc_errors__iter:29": 78, "route__wirelength__iter:29": 94858, "route__drc_errors__iter:30": 78, "route__wirelength__iter:30": 94858, "route__drc_errors__iter:31": 48, "route__wirelength__iter:31": 94863, "route__drc_errors__iter:32": 16, "route__wirelength__iter:32": 94823, "route__drc_errors__iter:33": 16, "route__wirelength__iter:33": 94829, "route__drc_errors__iter:34": 27, "route__wirelength__iter:34": 94854, "route__drc_errors__iter:35": 17, "route__wirelength__iter:35": 94856, "route__drc_errors__iter:36": 16, "route__wirelength__iter:36": 94865, "route__drc_errors__iter:37": 16, "route__wirelength__iter:37": 94874, "route__drc_errors__iter:38": 16, "route__wirelength__iter:38": 94852, "route__drc_errors__iter:39": 16, "route__wirelength__iter:39": 94832, "route__drc_errors__iter:40": 16, "route__wirelength__iter:40": 94929, "route__drc_errors__iter:41": 16, "route__wirelength__iter:41": 94918, "route__drc_errors__iter:42": 27, "route__wirelength__iter:42": 94963, "route__drc_errors__iter:43": 24, "route__wirelength__iter:43": 94962, "route__drc_errors__iter:44": 19, "route__wirelength__iter:44": 95028, "route__drc_errors__iter:45": 19, "route__wirelength__iter:45": 95021, "route__drc_errors__iter:46": 16, "route__wirelength__iter:46": 95083, "route__drc_errors__iter:47": 16, "route__wirelength__iter:47": 95107, "route__drc_errors__iter:48": 16, "route__wirelength__iter:48": 95110, "route__drc_errors__iter:49": 16, "route__wirelength__iter:49": 95168, "route__drc_errors__iter:50": 19, "route__wirelength__iter:50": 95214, "route__drc_errors__iter:51": 17, "route__wirelength__iter:51": 95273, "route__drc_errors__iter:52": 26, "route__wirelength__iter:52": 95323, "route__drc_errors__iter:53": 19, "route__wirelength__iter:53": 95440, "route__drc_errors__iter:54": 16, "route__wirelength__iter:54": 95616, "route__drc_errors__iter:55": 16, "route__wirelength__iter:55": 95684, "route__drc_errors__iter:56": 16, "route__wirelength__iter:56": 95738, "route__drc_errors__iter:57": 16, "route__wirelength__iter:57": 95809, "route__drc_errors__iter:58": 27, "route__wirelength__iter:58": 95812, "route__drc_errors__iter:59": 21, "route__wirelength__iter:59": 95572, "route__drc_errors__iter:60": 20, "route__wirelength__iter:60": 95565, "route__drc_errors__iter:61": 19, "route__wirelength__iter:61": 95596, "route__drc_errors__iter:62": 16, "route__wirelength__iter:62": 95678, "route__drc_errors__iter:63": 16, "route__wirelength__iter:63": 95675, "route__drc_errors__iter:64": 16, "route__wirelength__iter:64": 95675, "route__drc_errors__iter:65": 16, "route__wirelength__iter:65": 95654, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1799.02, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 87, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 87, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 87, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 57, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 10, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.21577551467442876, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.21577551467442876, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3838069970475838, "timing__setup__ws__corner:min_tt_025C_1v80": 4.313101109457002, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 87, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 133, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 10, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.34914139234627767, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.34914139234627767, "timing__hold__ws__corner:min_ss_100C_1v60": 1.0358101336497616, "timing__setup__ws__corner:min_ss_100C_1v60": 2.1798456989792276, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 87, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 24, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 10, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.13046586402720756, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.13046586402720756, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1349617678037312, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.931084125042647, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 87, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 86, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 10, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2302825773028885, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.2302825773028885, "timing__hold__ws__corner:max_tt_025C_1v80": 0.40083659748163664, "timing__setup__ws__corner:max_tt_025C_1v80": 4.011642687143917, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 87, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 184, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 13, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.39494830745939996, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.39494830745939996, "timing__hold__ws__corner:max_ss_100C_1v60": 1.0663756846051697, "timing__setup__ws__corner:max_ss_100C_1v60": 1.754836325921077, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 87, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 40, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 10, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.12284273945762716, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.12284273945762716, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.14634871506669275, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.607713452317419, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 87, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 87, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000249291, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000254032, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 1.72609e-06, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000254032, "ir__voltage__worst": 1.8, "ir__drop__avg": 1.84e-06, "ir__drop__worst": 0.000249, "magic__drc_error__count": 5666674, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 3, "design__lvs_net_difference__count": 5, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 178, "design__lvs_unmatched_device__count": 34, "design__lvs_unmatched_net__count": 15, "design__lvs_unmatched_pin__count": 121}