<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Verilog-lab/AXI_UART/AXI_UART.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wdb" id="1">
         <top_modules>
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0"></ZoomStartTime>
      <ZoomEndTime time="11"></ZoomEndTime>
      <Cursor1Time time="0"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="353"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="2" />
   <wvobject fp_name="AXI_UART_i/my_uart_rx_0/RX_READY" type="logic">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">AXI_UART_i/my_uart_rx_0/RX_READY</obj_property>
      <obj_property name="ObjectShortName">RX_READY</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_DIGITAL</obj_property>
   </wvobject>
   <wvobject fp_name="AXI_UART_i/my_uart_rx_0_RX_READY" type="logic">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">AXI_UART_i/my_uart_rx_0_RX_READY</obj_property>
      <obj_property name="ObjectShortName">my_uart_rx_0_RX_READY</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_DIGITAL</obj_property>
   </wvobject>
</wave_config>
