<p>
    <strong>EFFECT FROM THE ACADEMIC YEAR 2013 - 2014</strong>
</p>
<p>
    <strong>EC 432</strong>
</p>
<p>
    <strong>ELECTRONIC DESIGN AND AUTOMATION LAB</strong>
</p>
<table border="0" cellpadding="0" cellspacing="0">
    <tbody>
        <tr>
            <td valign="bottom" width="253">
                <p>
                    Instruction
                </p>
            </td>
            <td valign="bottom" width="64">
                <p align="right">
                    3
                </p>
            </td>
            <td valign="bottom" width="111">
                <p>
                    Periods per week
                </p>
            </td>
        </tr>
        <tr>
            <td valign="bottom" width="253">
                <p>
                    Duration of University Examination
                </p>
            </td>
            <td valign="bottom" width="64">
                <p align="right">
                    3
                </p>
            </td>
            <td valign="bottom" width="111">
                <p>
                    Hours
                </p>
            </td>
        </tr>
        <tr>
            <td valign="bottom" width="253">
                <p>
                    University Examination
                </p>
            </td>
            <td valign="bottom" width="64">
                <p align="right">
                    50
                </p>
            </td>
            <td valign="bottom" width="111">
                <p>
                    Marks
                </p>
            </td>
        </tr>
        <tr>
            <td valign="bottom" width="253">
                <p>
                    Sessional
                </p>
            </td>
            <td valign="bottom" width="64">
                <p align="right">
                    25
                </p>
            </td>
            <td valign="bottom" width="111">
                <p>
                    Marks
                </p>
            </td>
        </tr>
    </tbody>
</table>
<p>
    <strong>Part A</strong>
</p>
<p>
    <strong>Write the Code using VERILOG, Simulate and synthesize the following</strong>
</p>
<p>
    1. Arithmetic Units: Adders and Subtractors.
</p>
<p>
    2. Multiplexers and De-multiplexers.
</p>
<p>
    3. Encoders, Decoders, Priority Encoder and Comparator.
</p>
<p>
    4. 8-bit parallel adder using 4-bit tasks and functions.
</p>
<p>
    5. Arithmetic and Logic Unit with minimum of eight instructions.
</p>
<p>
    6. Flip-Flops.
</p>
<p>
    7. Registers/Counters.
</p>
<p>
    8. Sequence Detector using Mealy and Moore type state machines. Note:-
</p>
<p>
    1. All the codes should be implemented appropriately using Gate level, Dataflow and Behavioral Modeling.
</p>
<p>
    2. All the programs should be simulated using test benches.
</p>
<p>
    3. Minimum of two experiments to be implemented on FPGA/CPLD boards.
</p>
<p>
    <strong>Part B</strong>
</p>
<p>
    Transistor Level implementation of CMOS circuits
</p>
<p>
    1. Basic Logic Gates----------------: Inverter, NAND and NOR.
</p>
<p>
    2. Half Adder and Full Adder. 3. 4:1 Multiplexer.
</p>
<p>
    4. 2:4 Decoder.
</p>
<p>
    <strong>Mini Project:</strong>
</p>
<p>
    i) 8 bit CPU (ii) Generation of different waveforms using DAC
</p>
<p>
    iii) RTL code for Booth’s algorithm for signed binary number multiplication
</p>
<p>
    iv) Development of HDL code for MAC unit and realization of FIR Filter.
</p>
<p>
    Design of 4-bit thermometer to Binary Code Converter
</p>
