TimeQuest Timing Analyzer report for DE0_NANO
Fri Nov 02 16:09:23 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Board Trace Model Assignments
 57. Input Transition Times
 58. Signal Integrity Metrics (Slow 1200mv 0c Model)
 59. Signal Integrity Metrics (Slow 1200mv 85c Model)
 60. Signal Integrity Metrics (Fast 1200mv 0c Model)
 61. Setup Transfers
 62. Hold Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition ;
; Revision Name      ; DE0_NANO                                                          ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE0_NANO.SDC  ; OK     ; Fri Nov 02 16:09:21 2018 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 41.666 ; 24.0 MHz  ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 107.57 MHz ; 107.57 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 30.704 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.421 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLOCK_50                                             ; 9.488  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.747 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                          ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 30.704 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.175      ; 9.499      ;
; 30.739 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.175      ; 9.464      ;
; 30.906 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.175      ; 9.297      ;
; 30.991 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.179      ; 9.216      ;
; 30.995 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.175      ; 9.208      ;
; 31.005 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 9.205      ;
; 31.013 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.185      ; 9.200      ;
; 31.026 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.179      ; 9.181      ;
; 31.040 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 9.170      ;
; 31.048 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.185      ; 9.165      ;
; 31.051 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 9.159      ;
; 31.086 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 9.124      ;
; 31.173 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.185      ; 9.040      ;
; 31.193 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.179      ; 9.014      ;
; 31.207 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 9.003      ;
; 31.208 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.185      ; 9.005      ;
; 31.215 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.185      ; 8.998      ;
; 31.217 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.175      ; 8.986      ;
; 31.250 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.175      ; 8.953      ;
; 31.253 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.957      ;
; 31.282 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.179      ; 8.925      ;
; 31.296 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.914      ;
; 31.304 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.185      ; 8.909      ;
; 31.328 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.180      ; 8.880      ;
; 31.340 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.187      ; 8.875      ;
; 31.342 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.868      ;
; 31.363 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.180      ; 8.845      ;
; 31.375 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.185      ; 8.838      ;
; 31.375 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.187      ; 8.840      ;
; 31.376 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.183      ; 8.835      ;
; 31.381 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.187      ; 8.834      ;
; 31.388 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.175      ; 8.815      ;
; 31.411 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.183      ; 8.800      ;
; 31.416 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.187      ; 8.799      ;
; 31.442 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 8.776      ;
; 31.464 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.185      ; 8.749      ;
; 31.477 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 8.741      ;
; 31.504 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.179      ; 8.703      ;
; 31.518 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.692      ;
; 31.526 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.185      ; 8.687      ;
; 31.530 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.180      ; 8.678      ;
; 31.537 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.179      ; 8.670      ;
; 31.542 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.187      ; 8.673      ;
; 31.551 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.659      ;
; 31.559 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.185      ; 8.654      ;
; 31.564 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.646      ;
; 31.573 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.181      ; 8.636      ;
; 31.578 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.183      ; 8.633      ;
; 31.583 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.187      ; 8.632      ;
; 31.597 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.613      ;
; 31.608 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.181      ; 8.601      ;
; 31.619 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.180      ; 8.589      ;
; 31.623 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.186      ; 8.591      ;
; 31.630 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.175      ; 8.573      ;
; 31.631 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.187      ; 8.584      ;
; 31.644 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 8.574      ;
; 31.658 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.186      ; 8.556      ;
; 31.667 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.183      ; 8.544      ;
; 31.672 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.187      ; 8.543      ;
; 31.675 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.179      ; 8.532      ;
; 31.686 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.185      ; 8.527      ;
; 31.689 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.521      ;
; 31.696 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 8.521      ;
; 31.697 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.185      ; 8.516      ;
; 31.719 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.188      ; 8.497      ;
; 31.719 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.185      ; 8.494      ;
; 31.731 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 8.486      ;
; 31.733 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 8.485      ;
; 31.735 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.475      ;
; 31.754 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.188      ; 8.462      ;
; 31.775 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.181      ; 8.434      ;
; 31.825 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.186      ; 8.389      ;
; 31.841 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.180      ; 8.367      ;
; 31.853 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.187      ; 8.362      ;
; 31.857 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.185      ; 8.356      ;
; 31.864 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.181      ; 8.345      ;
; 31.874 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.180      ; 8.334      ;
; 31.876 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.178      ; 8.330      ;
; 31.877 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.181      ; 8.332      ;
; 31.886 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.187      ; 8.329      ;
; 31.888 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 8.330      ;
; 31.888 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 8.330      ;
; 31.889 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.183      ; 8.322      ;
; 31.894 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.187      ; 8.321      ;
; 31.898 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 8.319      ;
; 31.911 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.178      ; 8.295      ;
; 31.912 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.181      ; 8.297      ;
; 31.914 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.186      ; 8.300      ;
; 31.917 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.179      ; 8.290      ;
; 31.921 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.188      ; 8.295      ;
; 31.922 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.183      ; 8.289      ;
; 31.923 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 8.295      ;
; 31.923 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 8.295      ;
; 31.927 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.187      ; 8.288      ;
; 31.931 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.279      ;
; 31.939 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.185      ; 8.274      ;
; 31.955 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 8.263      ;
; 31.958 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 8.260      ;
; 31.977 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.233      ;
; 31.987 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 8.230      ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                           ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.421 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 0.922      ;
; 0.578 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.797      ;
; 0.579 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.798      ;
; 0.580 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.799      ;
; 0.581 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.800      ;
; 0.582 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.801      ;
; 0.585 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.804      ;
; 0.585 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.804      ;
; 0.586 ; VGA_DRIVER:driver|line_count[9]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.805      ;
; 0.587 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.806      ;
; 0.587 ; VGA_DRIVER:driver|pixel_count[9] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.806      ;
; 0.588 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.807      ;
; 0.589 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[0]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.808      ;
; 0.589 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.808      ;
; 0.590 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.809      ;
; 0.591 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.810      ;
; 0.601 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.820      ;
; 0.601 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.820      ;
; 0.604 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.823      ;
; 0.652 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.331      ; 1.170      ;
; 0.661 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 1.162      ;
; 0.669 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 1.170      ;
; 0.802 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 1.328      ;
; 0.823 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.348      ;
; 0.853 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.072      ;
; 0.853 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.072      ;
; 0.854 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.073      ;
; 0.855 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.074      ;
; 0.859 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.080      ;
; 0.865 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.084      ;
; 0.866 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.085      ;
; 0.867 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.086      ;
; 0.868 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.087      ;
; 0.868 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.087      ;
; 0.869 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.088      ;
; 0.870 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.089      ;
; 0.871 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.090      ;
; 0.874 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.093      ;
; 0.875 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.094      ;
; 0.876 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.095      ;
; 0.876 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.095      ;
; 0.877 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.096      ;
; 0.878 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.097      ;
; 0.879 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.098      ;
; 0.879 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.098      ;
; 0.888 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.107      ;
; 0.890 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.109      ;
; 0.937 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.452      ;
; 0.961 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.327      ; 1.475      ;
; 0.963 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.182      ;
; 0.963 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.182      ;
; 0.964 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.329      ; 1.480      ;
; 0.964 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.183      ;
; 0.965 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.184      ;
; 0.965 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.184      ;
; 0.965 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.184      ;
; 0.966 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.185      ;
; 0.967 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.186      ;
; 0.968 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.323      ; 1.478      ;
; 0.970 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.189      ;
; 0.970 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.189      ;
; 0.971 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.327      ; 1.485      ;
; 0.971 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.190      ;
; 0.972 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.191      ;
; 0.973 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.192      ;
; 0.975 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.194      ;
; 0.977 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.196      ;
; 0.978 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.197      ;
; 0.980 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.199      ;
; 0.980 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.199      ;
; 0.981 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.200      ;
; 0.982 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.201      ;
; 0.983 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.202      ;
; 0.986 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.205      ;
; 0.988 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.207      ;
; 0.989 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.208      ;
; 0.989 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.208      ;
; 0.991 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.210      ;
; 1.000 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.219      ;
; 1.002 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.221      ;
; 1.068 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.337      ; 1.592      ;
; 1.075 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.294      ;
; 1.075 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.294      ;
; 1.076 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.295      ;
; 1.077 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.296      ;
; 1.077 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.296      ;
; 1.077 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.296      ;
; 1.078 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.297      ;
; 1.079 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.298      ;
; 1.082 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 1.605      ;
; 1.082 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.301      ;
; 1.083 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.302      ;
; 1.085 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.304      ;
; 1.087 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.306      ;
; 1.090 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.309      ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                           ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                       ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                       ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a17|clk0                                                            ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a0|clk0                                                             ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a10|clk0                                                            ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a11|clk0                                                            ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a12|clk0                                                            ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a13|clk0                                                            ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a14|clk0                                                            ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a15|clk0                                                            ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a16|clk0                                                            ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a18|clk0                                                            ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a19|clk0                                                            ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a20|clk0                                                            ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a22|clk0                                                            ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a23|clk0                                                            ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a2|clk0                                                             ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a3|clk0                                                             ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a6|clk0                                                             ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a8|clk0                                                             ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a9|clk0                                                             ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a1|clk0                                                             ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a21|clk0                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[0]                                                                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[1]                                                                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[2]                                                                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[3]                                                                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[4]                                                                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[5]                                                                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[6]                                                                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[7]                                                                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[8]                                                                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[9]                                                                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|address_reg_b[0]                 ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|address_reg_b[1]                 ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[0]                                                                            ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[1]                                                                            ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[2]                                                                            ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[3]                                                                            ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[4]                                                                            ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[5]                                                                            ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[6]                                                                            ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[7]                                                                            ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[8]                                                                            ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[9]                                                                            ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.758 ; 19.988       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.758 ; 19.988       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.758 ; 19.988       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.758 ; 19.988       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ;
; 19.758 ; 19.988       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.758 ; 19.988       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.758 ; 19.988       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|address_reg_b[0]                 ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|address_reg_b[1]                 ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[0]                                                                            ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[1]                                                                            ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[2]                                                                            ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[3]                                                                            ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[4]                                                                            ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[5]                                                                            ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[6]                                                                            ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[7]                                                                            ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[8]                                                                            ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[9]                                                                            ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[0]                                                                           ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[1]                                                                           ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[2]                                                                           ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[3]                                                                           ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[4]                                                                           ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[5]                                                                           ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[6]                                                                           ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[7]                                                                           ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[8]                                                                           ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[9]                                                                           ;
; 19.982 ; 19.982       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                 ;
; 19.982 ; 19.982       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                   ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a16|clk1                                                            ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a1|clk1                                                             ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a21|clk1                                                            ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a24|clk1                                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 5.365 ; 5.947 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[0]   ; CLOCK_50   ; 5.365 ; 5.947 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -4.103 ; -4.664 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[0]   ; CLOCK_50   ; -4.103 ; -4.664 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+---------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+--------+--------+------------+------------------------------------------------------+
; GPIO_0_D[*]   ; CLOCK_50   ; 2.558  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_0_D[33] ; CLOCK_50   ; 2.558  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO_0_D[*]   ; CLOCK_50   ;        ; 2.457  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_0_D[33] ; CLOCK_50   ;        ; 2.457  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO_0_D[*]   ; CLOCK_50   ; 11.493 ; 11.248 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[5]  ; CLOCK_50   ; 6.881  ; 7.084  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[7]  ; CLOCK_50   ; 6.741  ; 6.841  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[9]  ; CLOCK_50   ; 10.209 ; 10.212 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[11] ; CLOCK_50   ; 9.246  ; 9.282  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[13] ; CLOCK_50   ; 10.085 ; 10.034 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[15] ; CLOCK_50   ; 11.493 ; 11.248 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[17] ; CLOCK_50   ; 10.252 ; 10.256 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[19] ; CLOCK_50   ; 9.862  ; 9.938  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[21] ; CLOCK_50   ; 10.018 ; 10.124 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[23] ; CLOCK_50   ; 10.787 ; 10.833 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; GPIO_0_D[*]   ; CLOCK_50   ; 2.106 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_0_D[33] ; CLOCK_50   ; 2.106 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO_0_D[*]   ; CLOCK_50   ;       ; 2.006 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_0_D[33] ; CLOCK_50   ;       ; 2.006 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO_0_D[*]   ; CLOCK_50   ; 4.700 ; 4.563 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[5]  ; CLOCK_50   ; 5.489 ; 5.668 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[7]  ; CLOCK_50   ; 5.151 ; 5.287 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[9]  ; CLOCK_50   ; 6.103 ; 5.953 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[11] ; CLOCK_50   ; 4.700 ; 4.563 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[13] ; CLOCK_50   ; 5.814 ; 5.654 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[15] ; CLOCK_50   ; 7.046 ; 6.618 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[17] ; CLOCK_50   ; 5.640 ; 5.487 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[19] ; CLOCK_50   ; 5.267 ; 5.153 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[21] ; CLOCK_50   ; 5.125 ; 5.008 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[23] ; CLOCK_50   ; 5.435 ; 5.300 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 120.53 MHz ; 120.53 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 31.703 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.412 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLOCK_50                                             ; 9.489  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.745 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                           ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 31.703 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 8.467      ;
; 31.732 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 8.438      ;
; 31.883 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 8.287      ;
; 31.922 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.154      ; 8.252      ;
; 31.949 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.160      ; 8.231      ;
; 31.951 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.154      ; 8.223      ;
; 31.952 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 8.218      ;
; 31.970 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 8.207      ;
; 31.978 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.160      ; 8.202      ;
; 31.985 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 8.192      ;
; 31.999 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 8.178      ;
; 32.014 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 8.163      ;
; 32.081 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 8.097      ;
; 32.102 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.154      ; 8.072      ;
; 32.110 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 8.068      ;
; 32.129 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.160      ; 8.051      ;
; 32.150 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 8.027      ;
; 32.165 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 8.012      ;
; 32.171 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.154      ; 8.003      ;
; 32.183 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.987      ;
; 32.198 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.160      ; 7.982      ;
; 32.206 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.964      ;
; 32.219 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 7.958      ;
; 32.231 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.155      ; 7.944      ;
; 32.234 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 7.943      ;
; 32.249 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 7.933      ;
; 32.260 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.155      ; 7.915      ;
; 32.261 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 7.917      ;
; 32.278 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 7.904      ;
; 32.293 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 7.889      ;
; 32.307 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 7.871      ;
; 32.318 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.852      ;
; 32.322 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 7.860      ;
; 32.327 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 7.858      ;
; 32.330 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 7.848      ;
; 32.336 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 7.842      ;
; 32.356 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 7.829      ;
; 32.402 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.154      ; 7.772      ;
; 32.411 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.155      ; 7.764      ;
; 32.425 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.154      ; 7.749      ;
; 32.429 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.160      ; 7.751      ;
; 32.429 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 7.753      ;
; 32.450 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 7.727      ;
; 32.452 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.160      ; 7.728      ;
; 32.457 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 7.720      ;
; 32.465 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 7.712      ;
; 32.473 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 7.704      ;
; 32.473 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 7.709      ;
; 32.480 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.155      ; 7.695      ;
; 32.486 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 7.691      ;
; 32.487 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 7.691      ;
; 32.488 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 7.689      ;
; 32.498 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 7.684      ;
; 32.507 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 7.678      ;
; 32.525 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.161      ; 7.656      ;
; 32.528 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.642      ;
; 32.537 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.154      ; 7.637      ;
; 32.542 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 7.640      ;
; 32.554 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.161      ; 7.627      ;
; 32.556 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 7.622      ;
; 32.561 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 7.617      ;
; 32.562 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.164      ; 7.622      ;
; 32.564 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.160      ; 7.616      ;
; 32.576 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 7.609      ;
; 32.579 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.163      ; 7.604      ;
; 32.584 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 7.594      ;
; 32.585 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 7.592      ;
; 32.591 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.164      ; 7.593      ;
; 32.600 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 7.577      ;
; 32.608 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.163      ; 7.575      ;
; 32.637 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 7.540      ;
; 32.696 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 7.482      ;
; 32.705 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.161      ; 7.476      ;
; 32.706 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 7.471      ;
; 32.711 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.155      ; 7.464      ;
; 32.729 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 7.453      ;
; 32.734 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.153      ; 7.439      ;
; 32.734 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.155      ; 7.441      ;
; 32.735 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.156      ; 7.441      ;
; 32.737 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.164      ; 7.447      ;
; 32.740 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 7.445      ;
; 32.742 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.164      ; 7.442      ;
; 32.747 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.154      ; 7.427      ;
; 32.752 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 7.430      ;
; 32.759 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.163      ; 7.424      ;
; 32.763 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.153      ; 7.410      ;
; 32.764 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.156      ; 7.412      ;
; 32.766 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.164      ; 7.418      ;
; 32.769 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 7.416      ;
; 32.773 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 7.409      ;
; 32.774 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.161      ; 7.407      ;
; 32.774 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.160      ; 7.406      ;
; 32.787 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 7.391      ;
; 32.795 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 7.382      ;
; 32.796 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.162      ; 7.386      ;
; 32.807 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 7.378      ;
; 32.810 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 7.368      ;
; 32.810 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.157      ; 7.367      ;
; 32.811 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.164      ; 7.373      ;
; 32.819 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 7.366      ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.412 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.277      ; 0.858      ;
; 0.519 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.719      ;
; 0.520 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.719      ;
; 0.521 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.721      ;
; 0.522 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.721      ;
; 0.523 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.722      ;
; 0.523 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.722      ;
; 0.524 ; VGA_DRIVER:driver|line_count[9]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.723      ;
; 0.525 ; VGA_DRIVER:driver|pixel_count[9] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.724      ;
; 0.528 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[0]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.727      ;
; 0.528 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.727      ;
; 0.528 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.727      ;
; 0.529 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.729      ;
; 0.532 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.731      ;
; 0.537 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.736      ;
; 0.540 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.739      ;
; 0.540 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.739      ;
; 0.625 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.291      ; 1.085      ;
; 0.633 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.277      ; 1.079      ;
; 0.641 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.277      ; 1.087      ;
; 0.761 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.299      ; 1.229      ;
; 0.762 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.962      ;
; 0.765 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.965      ;
; 0.767 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.966      ;
; 0.767 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.966      ;
; 0.769 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.970      ;
; 0.771 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.970      ;
; 0.776 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.975      ;
; 0.777 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.976      ;
; 0.777 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.976      ;
; 0.777 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.976      ;
; 0.777 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.976      ;
; 0.778 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.977      ;
; 0.778 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.977      ;
; 0.779 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.978      ;
; 0.783 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.298      ; 1.250      ;
; 0.784 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.983      ;
; 0.784 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.983      ;
; 0.784 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.983      ;
; 0.786 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.985      ;
; 0.789 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.988      ;
; 0.796 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.995      ;
; 0.852 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.051      ;
; 0.854 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.053      ;
; 0.855 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.054      ;
; 0.855 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.054      ;
; 0.856 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.055      ;
; 0.856 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.055      ;
; 0.858 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.057      ;
; 0.859 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.058      ;
; 0.861 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.060      ;
; 0.862 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.061      ;
; 0.862 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.061      ;
; 0.863 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.062      ;
; 0.865 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.064      ;
; 0.865 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.064      ;
; 0.866 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.065      ;
; 0.866 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.065      ;
; 0.867 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.066      ;
; 0.872 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.071      ;
; 0.873 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.072      ;
; 0.873 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.072      ;
; 0.873 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.072      ;
; 0.873 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.072      ;
; 0.873 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.072      ;
; 0.874 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.073      ;
; 0.875 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.074      ;
; 0.880 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.079      ;
; 0.883 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.289      ; 1.341      ;
; 0.885 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.084      ;
; 0.892 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.091      ;
; 0.907 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.290      ; 1.366      ;
; 0.910 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.287      ; 1.366      ;
; 0.916 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.284      ; 1.369      ;
; 0.918 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.287      ; 1.374      ;
; 0.948 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.147      ;
; 0.950 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.149      ;
; 0.951 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.150      ;
; 0.951 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.150      ;
; 0.952 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.151      ;
; 0.954 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.153      ;
; 0.955 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.154      ;
; 0.957 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.156      ;
; 0.958 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.157      ;
; 0.958 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.157      ;
; 0.961 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.160      ;
; 0.961 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.160      ;
; 0.962 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.161      ;
; 0.962 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.161      ;
; 0.963 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.162      ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.709 ; 9.709        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                       ;
; 9.709 ; 9.709        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                       ;
; 9.709 ; 9.709        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout                                             ;
; 9.751 ; 9.751        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                           ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a0|clk0                                                             ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a10|clk0                                                            ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a12|clk0                                                            ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a14|clk0                                                            ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a15|clk0                                                            ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a1|clk0                                                             ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a21|clk0                                                            ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a23|clk0                                                            ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a2|clk0                                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a11|clk0                                                            ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a13|clk0                                                            ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a16|clk0                                                            ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a17|clk0                                                            ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a19|clk0                                                            ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a22|clk0                                                            ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a24|clk0                                                            ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a3|clk0                                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a4|clk0                                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a5|clk0                                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a6|clk0                                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a7|clk0                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|address_reg_b[0]                 ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|address_reg_b[1]                 ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[0]                                                                            ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[1]                                                                            ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[2]                                                                            ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[3]                                                                            ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[4]                                                                            ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[5]                                                                            ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[6]                                                                            ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[7]                                                                            ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[8]                                                                            ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[9]                                                                            ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[0]                                                                           ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[1]                                                                           ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[2]                                                                           ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[3]                                                                           ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[4]                                                                           ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[5]                                                                           ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[6]                                                                           ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[7]                                                                           ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[8]                                                                           ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[9]                                                                           ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.758 ; 19.988       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.758 ; 19.988       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.758 ; 19.988       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.758 ; 19.988       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.758 ; 19.988       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.779 ; 20.009       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.779 ; 20.009       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.779 ; 20.009       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.779 ; 20.009       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.779 ; 20.009       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.780 ; 20.010       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.780 ; 20.010       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.780 ; 20.010       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.780 ; 20.010       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.780 ; 20.010       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.780 ; 20.010       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ;
; 19.780 ; 20.010       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.780 ; 20.010       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.780 ; 20.010       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.780 ; 20.010       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.780 ; 20.010       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|address_reg_b[0]                 ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|address_reg_b[1]                 ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[0]                                                                            ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[1]                                                                            ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[2]                                                                            ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[3]                                                                            ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[4]                                                                            ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[5]                                                                            ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[6]                                                                            ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[7]                                                                            ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[8]                                                                            ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[9]                                                                            ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[0]                                                                           ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[1]                                                                           ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[2]                                                                           ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[3]                                                                           ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[4]                                                                           ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[5]                                                                           ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[6]                                                                           ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[7]                                                                           ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[8]                                                                           ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[9]                                                                           ;
; 19.981 ; 19.981       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                 ;
; 19.981 ; 19.981       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                   ;
; 19.983 ; 19.983       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a17|clk1                                                            ;
; 19.983 ; 19.983       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a18|clk1                                                            ;
; 19.983 ; 19.983       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a20|clk1                                                            ;
; 19.983 ; 19.983       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a7|clk1                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 4.707 ; 5.213 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[0]   ; CLOCK_50   ; 4.707 ; 5.213 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -3.590 ; -4.055 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[0]   ; CLOCK_50   ; -3.590 ; -4.055 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+---------------+------------+--------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+--------+-------+------------+------------------------------------------------------+
; GPIO_0_D[*]   ; CLOCK_50   ; 2.344  ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_0_D[33] ; CLOCK_50   ; 2.344  ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO_0_D[*]   ; CLOCK_50   ;        ; 2.235 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_0_D[33] ; CLOCK_50   ;        ; 2.235 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO_0_D[*]   ; CLOCK_50   ; 10.395 ; 9.995 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[5]  ; CLOCK_50   ; 6.314  ; 6.367 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[7]  ; CLOCK_50   ; 6.166  ; 6.147 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[9]  ; CLOCK_50   ; 9.353  ; 9.206 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[11] ; CLOCK_50   ; 8.432  ; 8.342 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[13] ; CLOCK_50   ; 9.228  ; 9.066 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[15] ; CLOCK_50   ; 10.395 ; 9.995 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[17] ; CLOCK_50   ; 9.381  ; 9.237 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[19] ; CLOCK_50   ; 8.994  ; 8.900 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[21] ; CLOCK_50   ; 9.137  ; 9.102 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[23] ; CLOCK_50   ; 9.852  ; 9.722 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; GPIO_0_D[*]   ; CLOCK_50   ; 1.932 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_0_D[33] ; CLOCK_50   ; 1.932 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO_0_D[*]   ; CLOCK_50   ;       ; 1.823 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_0_D[33] ; CLOCK_50   ;       ; 1.823 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO_0_D[*]   ; CLOCK_50   ; 4.284 ; 4.149 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[5]  ; CLOCK_50   ; 5.040 ; 5.107 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[7]  ; CLOCK_50   ; 4.736 ; 4.758 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[9]  ; CLOCK_50   ; 5.584 ; 5.389 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[11] ; CLOCK_50   ; 4.284 ; 4.149 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[13] ; CLOCK_50   ; 5.317 ; 5.153 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[15] ; CLOCK_50   ; 6.343 ; 5.867 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[17] ; CLOCK_50   ; 5.149 ; 4.997 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[19] ; CLOCK_50   ; 4.800 ; 4.647 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[21] ; CLOCK_50   ; 4.682 ; 4.565 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[23] ; CLOCK_50   ; 4.962 ; 4.805 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 34.524 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.221 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLOCK_50                                             ; 9.208  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.754 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                           ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 34.524 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.088      ; 5.573      ;
; 34.549 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.088      ; 5.548      ;
; 34.649 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.088      ; 5.448      ;
; 34.688 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.088      ; 5.409      ;
; 34.709 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 5.393      ;
; 34.729 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.095      ; 5.375      ;
; 34.733 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 5.374      ;
; 34.734 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 5.368      ;
; 34.754 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.095      ; 5.350      ;
; 34.757 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 5.348      ;
; 34.758 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 5.349      ;
; 34.782 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 5.323      ;
; 34.823 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 5.282      ;
; 34.834 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 5.268      ;
; 34.848 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 5.257      ;
; 34.854 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.095      ; 5.250      ;
; 34.858 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 5.249      ;
; 34.873 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 5.229      ;
; 34.882 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 5.223      ;
; 34.892 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.088      ; 5.205      ;
; 34.893 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.095      ; 5.211      ;
; 34.897 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.088      ; 5.200      ;
; 34.897 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 5.210      ;
; 34.921 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 5.184      ;
; 34.939 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 5.164      ;
; 34.943 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 5.166      ;
; 34.948 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 5.157      ;
; 34.952 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 5.155      ;
; 34.961 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 5.141      ;
; 34.964 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 5.139      ;
; 34.968 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 5.141      ;
; 34.972 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.088      ; 5.125      ;
; 34.977 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 5.130      ;
; 34.986 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 5.116      ;
; 34.987 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 5.118      ;
; 35.000 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.101      ; 5.110      ;
; 35.025 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.101      ; 5.085      ;
; 35.064 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 5.039      ;
; 35.068 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 5.041      ;
; 35.077 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 5.025      ;
; 35.077 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 5.030      ;
; 35.082 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 5.020      ;
; 35.086 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 5.016      ;
; 35.097 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.095      ; 5.007      ;
; 35.101 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 5.006      ;
; 35.102 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.095      ; 5.002      ;
; 35.102 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.095      ; 5.002      ;
; 35.103 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 5.000      ;
; 35.106 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 5.001      ;
; 35.107 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 5.002      ;
; 35.116 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.991      ;
; 35.119 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.988      ;
; 35.124 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.088      ; 4.973      ;
; 35.125 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 4.980      ;
; 35.125 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.977      ;
; 35.125 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.101      ; 4.985      ;
; 35.127 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.095      ; 4.977      ;
; 35.130 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 4.975      ;
; 35.144 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.963      ;
; 35.157 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.945      ;
; 35.164 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.101      ; 4.946      ;
; 35.175 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.934      ;
; 35.177 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.095      ; 4.927      ;
; 35.181 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.926      ;
; 35.186 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 4.922      ;
; 35.191 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 4.914      ;
; 35.196 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 4.909      ;
; 35.200 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.909      ;
; 35.205 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 4.900      ;
; 35.211 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 4.897      ;
; 35.227 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.095      ; 4.877      ;
; 35.228 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.102      ; 4.883      ;
; 35.235 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.102      ; 4.876      ;
; 35.244 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.863      ;
; 35.253 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.102      ; 4.858      ;
; 35.260 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.102      ; 4.851      ;
; 35.264 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.101      ; 4.846      ;
; 35.266 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.095      ; 4.838      ;
; 35.271 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.096      ; 4.834      ;
; 35.283 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.818      ;
; 35.283 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.824      ;
; 35.289 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.101      ; 4.821      ;
; 35.295 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.095      ; 4.809      ;
; 35.300 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.809      ;
; 35.307 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 4.796      ;
; 35.308 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.793      ;
; 35.309 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.793      ;
; 35.311 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.798      ;
; 35.311 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 4.797      ;
; 35.312 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 4.791      ;
; 35.316 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.793      ;
; 35.320 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.787      ;
; 35.320 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.095      ; 4.784      ;
; 35.325 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.782      ;
; 35.329 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.773      ;
; 35.329 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.095      ; 4.775      ;
; 35.332 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.101      ; 4.778      ;
; 35.333 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.774      ;
; 35.334 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.768      ;
; 35.339 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.770      ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.221 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.503      ;
; 0.309 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; VGA_DRIVER:driver|line_count[9]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.433      ;
; 0.313 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.434      ;
; 0.313 ; VGA_DRIVER:driver|pixel_count[9] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[0]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.436      ;
; 0.317 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.322 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.443      ;
; 0.322 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.443      ;
; 0.325 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.446      ;
; 0.357 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.639      ;
; 0.364 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.655      ;
; 0.367 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.649      ;
; 0.444 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 0.741      ;
; 0.458 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.461 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.582      ;
; 0.462 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.758      ;
; 0.462 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.466 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.591      ;
; 0.471 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.594      ;
; 0.474 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.595      ;
; 0.475 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.596      ;
; 0.475 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.597      ;
; 0.480 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.601      ;
; 0.483 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.604      ;
; 0.521 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 0.812      ;
; 0.524 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.646      ;
; 0.528 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.649      ;
; 0.529 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.650      ;
; 0.532 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.822      ;
; 0.532 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.655      ;
; 0.535 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.656      ;
; 0.536 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.657      ;
; 0.537 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.658      ;
; 0.537 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.658      ;
; 0.538 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.659      ;
; 0.539 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.660      ;
; 0.542 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.663      ;
; 0.546 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.667      ;
; 0.549 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.836      ;
; 0.549 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.836      ;
; 0.549 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.670      ;
; 0.553 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.836      ;
; 0.587 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.708      ;
; 0.588 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.709      ;
; 0.590 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.711      ;
; 0.590 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.711      ;
; 0.590 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.711      ;
; 0.591 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.712      ;
; 0.591 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.712      ;
; 0.595 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.716      ;
; 0.595 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.716      ;
; 0.598 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.720      ;
; 0.600 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.721      ;
; 0.601 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.722      ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 9.212 ; 9.442        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 9.212 ; 9.442        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.212 ; 9.442        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                       ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                       ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout                                             ;
; 9.449 ; 9.449        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                           ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a10|clk0                                                            ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a14|clk0                                                            ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a17|clk0                                                            ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a18|clk0                                                            ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a22|clk0                                                            ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a0|clk0                                                             ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a11|clk0                                                            ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a12|clk0                                                            ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a15|clk0                                                            ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a16|clk0                                                            ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a19|clk0                                                            ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a1|clk0                                                             ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a20|clk0                                                            ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a21|clk0                                                            ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a23|clk0                                                            ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a24|clk0                                                            ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a2|clk0                                                             ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a3|clk0                                                             ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a5|clk0                                                             ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a7|clk0                                                             ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a8|clk0                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.755 ; 19.985       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.755 ; 19.985       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.755 ; 19.985       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.755 ; 19.985       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.755 ; 19.985       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.755 ; 19.985       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.755 ; 19.985       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.755 ; 19.985       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.755 ; 19.985       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.780 ; 20.010       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.780 ; 20.010       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.780 ; 20.010       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|address_reg_b[0]                 ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|address_reg_b[1]                 ;
; 19.782 ; 20.012       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.782 ; 20.012       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.782 ; 20.012       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.782 ; 20.012       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.782 ; 20.012       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[0]                                                                            ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[1]                                                                            ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[2]                                                                            ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[3]                                                                            ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[4]                                                                            ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[5]                                                                            ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[6]                                                                            ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[7]                                                                            ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[8]                                                                            ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[9]                                                                            ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[0]                                                                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[1]                                                                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[2]                                                                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[3]                                                                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[4]                                                                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[5]                                                                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[6]                                                                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[7]                                                                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[8]                                                                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[9]                                                                           ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|address_reg_b[0]                 ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|address_reg_b[1]                 ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[0]                                                                            ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[1]                                                                            ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[2]                                                                            ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[3]                                                                            ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[4]                                                                            ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[5]                                                                            ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[6]                                                                            ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[7]                                                                            ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[8]                                                                            ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|line_count[9]                                                                            ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[0]                                                                           ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[1]                                                                           ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[2]                                                                           ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[3]                                                                           ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[4]                                                                           ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[5]                                                                           ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[6]                                                                           ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[7]                                                                           ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[8]                                                                           ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_DRIVER:driver|pixel_count[9]                                                                           ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                 ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                   ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a10|clk1                                                            ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a14|clk1                                                            ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a17|clk1                                                            ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mem|mem_rtl_0|auto_generated|ram_block1a18|clk1                                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 3.131 ; 3.907 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[0]   ; CLOCK_50   ; 3.131 ; 3.907 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -2.357 ; -3.158 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[0]   ; CLOCK_50   ; -2.357 ; -3.158 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; GPIO_0_D[*]   ; CLOCK_50   ; 1.522 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_0_D[33] ; CLOCK_50   ; 1.522 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO_0_D[*]   ; CLOCK_50   ;       ; 1.493 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_0_D[33] ; CLOCK_50   ;       ; 1.493 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO_0_D[*]   ; CLOCK_50   ; 6.694 ; 6.679 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[5]  ; CLOCK_50   ; 3.989 ; 4.244 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[7]  ; CLOCK_50   ; 3.916 ; 4.091 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[9]  ; CLOCK_50   ; 5.572 ; 5.812 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[11] ; CLOCK_50   ; 5.048 ; 5.222 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[13] ; CLOCK_50   ; 5.506 ; 5.730 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[15] ; CLOCK_50   ; 6.694 ; 6.679 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[17] ; CLOCK_50   ; 5.610 ; 5.867 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[19] ; CLOCK_50   ; 5.397 ; 5.625 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[21] ; CLOCK_50   ; 5.435 ; 5.707 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[23] ; CLOCK_50   ; 5.882 ; 6.144 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; GPIO_0_D[*]   ; CLOCK_50   ; 1.248 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_0_D[33] ; CLOCK_50   ; 1.248 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO_0_D[*]   ; CLOCK_50   ;       ; 1.219 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_0_D[33] ; CLOCK_50   ;       ; 1.219 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO_0_D[*]   ; CLOCK_50   ; 2.752 ; 2.678 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[5]  ; CLOCK_50   ; 3.209 ; 3.418 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[7]  ; CLOCK_50   ; 2.996 ; 3.184 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[9]  ; CLOCK_50   ; 3.543 ; 3.524 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[11] ; CLOCK_50   ; 2.752 ; 2.678 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[13] ; CLOCK_50   ; 3.380 ; 3.366 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[15] ; CLOCK_50   ; 4.448 ; 4.132 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[17] ; CLOCK_50   ; 3.290 ; 3.252 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[19] ; CLOCK_50   ; 3.082 ; 3.017 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[21] ; CLOCK_50   ; 2.977 ; 2.957 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[23] ; CLOCK_50   ; 3.159 ; 3.136 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 30.704 ; 0.221 ; N/A      ; N/A     ; 9.208               ;
;  CLOCK_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 9.208               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 30.704 ; 0.221 ; N/A      ; N/A     ; 19.745              ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 5.365 ; 5.947 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[0]   ; CLOCK_50   ; 5.365 ; 5.947 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -2.357 ; -3.158 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[0]   ; CLOCK_50   ; -2.357 ; -3.158 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+---------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+--------+--------+------------+------------------------------------------------------+
; GPIO_0_D[*]   ; CLOCK_50   ; 2.558  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_0_D[33] ; CLOCK_50   ; 2.558  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO_0_D[*]   ; CLOCK_50   ;        ; 2.457  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_0_D[33] ; CLOCK_50   ;        ; 2.457  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO_0_D[*]   ; CLOCK_50   ; 11.493 ; 11.248 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[5]  ; CLOCK_50   ; 6.881  ; 7.084  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[7]  ; CLOCK_50   ; 6.741  ; 6.841  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[9]  ; CLOCK_50   ; 10.209 ; 10.212 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[11] ; CLOCK_50   ; 9.246  ; 9.282  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[13] ; CLOCK_50   ; 10.085 ; 10.034 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[15] ; CLOCK_50   ; 11.493 ; 11.248 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[17] ; CLOCK_50   ; 10.252 ; 10.256 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[19] ; CLOCK_50   ; 9.862  ; 9.938  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[21] ; CLOCK_50   ; 10.018 ; 10.124 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[23] ; CLOCK_50   ; 10.787 ; 10.833 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; GPIO_0_D[*]   ; CLOCK_50   ; 1.248 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_0_D[33] ; CLOCK_50   ; 1.248 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO_0_D[*]   ; CLOCK_50   ;       ; 1.219 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_0_D[33] ; CLOCK_50   ;       ; 1.219 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO_0_D[*]   ; CLOCK_50   ; 2.752 ; 2.678 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[5]  ; CLOCK_50   ; 3.209 ; 3.418 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[7]  ; CLOCK_50   ; 2.996 ; 3.184 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[9]  ; CLOCK_50   ; 3.543 ; 3.524 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[11] ; CLOCK_50   ; 2.752 ; 2.678 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[13] ; CLOCK_50   ; 3.380 ; 3.366 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[15] ; CLOCK_50   ; 4.448 ; 4.132 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[17] ; CLOCK_50   ; 3.290 ; 3.252 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[19] ; CLOCK_50   ; 3.082 ; 3.017 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[21] ; CLOCK_50   ; 2.977 ; 2.957 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO_0_D[23] ; CLOCK_50   ; 3.159 ; 3.136 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; GPIO_0_D[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[20] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[21] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[22] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[23] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[24] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[25] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[26] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[27] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[28] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[29] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[30] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[31] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[32] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[33] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------+
; Input Transition Times                                          ;
+--------------+--------------+-----------------+-----------------+
; Pin          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------+--------------+-----------------+-----------------+
; GPIO_1_D[20] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[21] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[22] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[33] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[32] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[23] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[28] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[27] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[31] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[30] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[29] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[26] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[25] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[24] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+--------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO_0_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[33] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO_0_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0_D[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[33] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO_0_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[33] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 18758    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 18758    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 63    ; 63   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 160   ; 160  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File DE_NANO_SOPC.qip not found
    Info (125063): set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition
    Info: Processing started: Fri Nov 02 16:09:19 2018
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'DE0_NANO.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: GPIO_1_D[23] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register X_ADDR[4] is being clocked by GPIO_1_D[23]
Warning (332060): Node: GPIO_1_D[32] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Y_ADDR[0] is being clocked by GPIO_1_D[32]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 30.704
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    30.704               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.421
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.421               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.488               0.000 CLOCK_50 
    Info (332119):    19.747               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: GPIO_1_D[23] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register X_ADDR[4] is being clocked by GPIO_1_D[23]
Warning (332060): Node: GPIO_1_D[32] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Y_ADDR[0] is being clocked by GPIO_1_D[32]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 31.703
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    31.703               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.412
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.412               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.489               0.000 CLOCK_50 
    Info (332119):    19.745               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: GPIO_1_D[23] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register X_ADDR[4] is being clocked by GPIO_1_D[23]
Warning (332060): Node: GPIO_1_D[32] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Y_ADDR[0] is being clocked by GPIO_1_D[32]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 34.524
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    34.524               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.221
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.221               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.208               0.000 CLOCK_50 
    Info (332119):    19.754               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Fri Nov 02 16:09:23 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


