--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Tools\XILINX\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf
Framework.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10188 paths analyzed, 922 endpoints analyzed, 26 failing endpoints
 26 timing errors detected. (26 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.808ns.
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_47 (SLICE_X79Y49.B5), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.314ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.137 - 0.192)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO11  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y43.B6      net (fanout=1)        0.528   XLXN_142<11>
    SLICE_X77Y43.B       Tilo                  0.053   Data_in<11>
                                                       XLXI_23/Mmux_Cpu_data4bus31
    SLICE_X77Y43.C6      net (fanout=2)        0.138   Data_in<11>
    SLICE_X77Y43.CMUX    Tilo                  0.296   Data_in<11>
                                                       M5/Mmux_Disp_num_32
                                                       M5/Mmux_Disp_num_2_f7_1
    SLICE_X79Y46.A4      net (fanout=14)       0.758   Disp_num<11>
    SLICE_X79Y46.A       Tilo                  0.053   U6/XLXN_16<42>
                                                       U6/XLXI_2/HTS5/MSEG/AND18
    SLICE_X78Y45.B4      net (fanout=2)        0.431   U6/XLXI_2/HTS5/MSEG/XLXN_24
    SLICE_X78Y45.B       Tilo                  0.053   U6/XLXI_2/HTS5/MSEG/XLXN_63
                                                       U6/XLXI_2/HTS5/MSEG/XLXI_41
    SLICE_X79Y49.D5      net (fanout=1)        0.554   U6/XLXN_16<47>
    SLICE_X79Y49.D       Tilo                  0.053   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_4/Mmux_o421
    SLICE_X79Y49.B5      net (fanout=1)        0.298   U6/XLXN_14<47>
    SLICE_X79Y49.CLK     Tas                   0.019   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_47_rstpot
                                                       U6/XLXI_1/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      5.314ns (2.607ns logic, 2.707ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.219ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.137 - 0.192)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO11  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y43.B6      net (fanout=1)        0.528   XLXN_142<11>
    SLICE_X77Y43.B       Tilo                  0.053   Data_in<11>
                                                       XLXI_23/Mmux_Cpu_data4bus31
    SLICE_X77Y43.C6      net (fanout=2)        0.138   Data_in<11>
    SLICE_X77Y43.CMUX    Tilo                  0.296   Data_in<11>
                                                       M5/Mmux_Disp_num_32
                                                       M5/Mmux_Disp_num_2_f7_1
    SLICE_X79Y45.A4      net (fanout=14)       0.735   Disp_num<11>
    SLICE_X79Y45.A       Tilo                  0.053   U6/XLXI_1/buffer<44>
                                                       U6/XLXI_2/HTS5/MSEG/AND17
    SLICE_X78Y45.B3      net (fanout=1)        0.359   U6/XLXI_2/HTS5/MSEG/XLXN_46
    SLICE_X78Y45.B       Tilo                  0.053   U6/XLXI_2/HTS5/MSEG/XLXN_63
                                                       U6/XLXI_2/HTS5/MSEG/XLXI_41
    SLICE_X79Y49.D5      net (fanout=1)        0.554   U6/XLXN_16<47>
    SLICE_X79Y49.D       Tilo                  0.053   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_4/Mmux_o421
    SLICE_X79Y49.B5      net (fanout=1)        0.298   U6/XLXN_14<47>
    SLICE_X79Y49.CLK     Tas                   0.019   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_47_rstpot
                                                       U6/XLXI_1/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      5.219ns (2.607ns logic, 2.612ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.207ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.137 - 0.192)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO8   Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X78Y43.B5      net (fanout=1)        0.584   XLXN_142<8>
    SLICE_X78Y43.B       Tilo                  0.053   Data_in<8>
                                                       XLXI_23/Mmux_Cpu_data4bus311
    SLICE_X78Y43.C6      net (fanout=2)        0.146   Data_in<8>
    SLICE_X78Y43.CMUX    Tilo                  0.290   Data_in<8>
                                                       M5/Mmux_Disp_num_328
                                                       M5/Mmux_Disp_num_2_f7_27
    SLICE_X79Y46.A3      net (fanout=14)       0.593   Disp_num<8>
    SLICE_X79Y46.A       Tilo                  0.053   U6/XLXN_16<42>
                                                       U6/XLXI_2/HTS5/MSEG/AND18
    SLICE_X78Y45.B4      net (fanout=2)        0.431   U6/XLXI_2/HTS5/MSEG/XLXN_24
    SLICE_X78Y45.B       Tilo                  0.053   U6/XLXI_2/HTS5/MSEG/XLXN_63
                                                       U6/XLXI_2/HTS5/MSEG/XLXI_41
    SLICE_X79Y49.D5      net (fanout=1)        0.554   U6/XLXN_16<47>
    SLICE_X79Y49.D       Tilo                  0.053   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_4/Mmux_o421
    SLICE_X79Y49.B5      net (fanout=1)        0.298   U6/XLXN_14<47>
    SLICE_X79Y49.CLK     Tas                   0.019   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_47_rstpot
                                                       U6/XLXI_1/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      5.207ns (2.601ns logic, 2.606ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_6 (SLICE_X75Y47.C5), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.236ns (Levels of Logic = 7)
  Clock Path Skew:      -0.113ns (0.658 - 0.771)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO30  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X73Y47.C6      net (fanout=1)        0.724   XLXN_142<30>
    SLICE_X73Y47.C       Tilo                  0.053   U6/XLXI_1/buffer<36>
                                                       XLXI_23/Mmux_Cpu_data4bus241
    SLICE_X73Y47.D4      net (fanout=2)        0.317   Data_in<30>
    SLICE_X73Y47.D       Tilo                  0.053   U6/XLXI_1/buffer<36>
                                                       M5/Mmux_Disp_num12
    SLICE_X72Y48.C4      net (fanout=2)        0.429   M5/Mmux_Disp_num11
    SLICE_X72Y48.C       Tilo                  0.053   SEGDT_OBUF
                                                       M5/Mmux_Disp_num13
    SLICE_X71Y48.B6      net (fanout=13)       0.448   Disp_num<30>
    SLICE_X71Y48.B       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_49
                                                       U6/XLXI_2/HTS0/MSEG/AND14
    SLICE_X70Y48.A6      net (fanout=2)        0.292   U6/XLXI_2/HTS0/MSEG/XLXN_49
    SLICE_X70Y48.A       Tilo                  0.053   U6/XLXI_1/buffer<8>
                                                       U6/XLXI_2/HTS0/MSEG/XLXI_40
    SLICE_X75Y47.D5      net (fanout=1)        0.416   U6/XLXN_16<6>
    SLICE_X75Y47.D       Tilo                  0.053   U6/XLXI_1/buffer<6>
                                                       U6/XLXI_4/Mmux_o611
    SLICE_X75Y47.C5      net (fanout=1)        0.194   U6/XLXN_14<6>
    SLICE_X75Y47.CLK     Tas                   0.018   U6/XLXI_1/buffer<6>
                                                       U6/XLXI_1/buffer_6_rstpot
                                                       U6/XLXI_1/buffer_6
    -------------------------------------------------  ---------------------------
    Total                                      5.236ns (2.416ns logic, 2.820ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.088ns (Levels of Logic = 6)
  Clock Path Skew:      -0.113ns (0.658 - 0.771)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO30  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X73Y47.C6      net (fanout=1)        0.724   XLXN_142<30>
    SLICE_X73Y47.C       Tilo                  0.053   U6/XLXI_1/buffer<36>
                                                       XLXI_23/Mmux_Cpu_data4bus241
    SLICE_X73Y47.D4      net (fanout=2)        0.317   Data_in<30>
    SLICE_X73Y47.D       Tilo                  0.053   U6/XLXI_1/buffer<36>
                                                       M5/Mmux_Disp_num12
    SLICE_X72Y48.C4      net (fanout=2)        0.429   M5/Mmux_Disp_num11
    SLICE_X72Y48.C       Tilo                  0.053   SEGDT_OBUF
                                                       M5/Mmux_Disp_num13
    SLICE_X70Y48.A1      net (fanout=13)       0.645   Disp_num<30>
    SLICE_X70Y48.A       Tilo                  0.053   U6/XLXI_1/buffer<8>
                                                       U6/XLXI_2/HTS0/MSEG/XLXI_40
    SLICE_X75Y47.D5      net (fanout=1)        0.416   U6/XLXN_16<6>
    SLICE_X75Y47.D       Tilo                  0.053   U6/XLXI_1/buffer<6>
                                                       U6/XLXI_4/Mmux_o611
    SLICE_X75Y47.C5      net (fanout=1)        0.194   U6/XLXN_14<6>
    SLICE_X75Y47.CLK     Tas                   0.018   U6/XLXI_1/buffer<6>
                                                       U6/XLXI_1/buffer_6_rstpot
                                                       U6/XLXI_1/buffer_6
    -------------------------------------------------  ---------------------------
    Total                                      5.088ns (2.363ns logic, 2.725ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.914ns (Levels of Logic = 6)
  Clock Path Skew:      -0.113ns (0.658 - 0.771)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO28  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X75Y48.B6      net (fanout=1)        0.691   XLXN_142<28>
    SLICE_X75Y48.B       Tilo                  0.053   Data_in<28>
                                                       XLXI_23/Mmux_Cpu_data4bus211
    SLICE_X75Y48.C6      net (fanout=2)        0.137   Data_in<28>
    SLICE_X75Y48.CMUX    Tilo                  0.296   Data_in<28>
                                                       M5/Mmux_Disp_num_320
                                                       M5/Mmux_Disp_num_2_f7_19
    SLICE_X71Y48.B4      net (fanout=14)       0.578   Disp_num<28>
    SLICE_X71Y48.B       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_49
                                                       U6/XLXI_2/HTS0/MSEG/AND14
    SLICE_X70Y48.A6      net (fanout=2)        0.292   U6/XLXI_2/HTS0/MSEG/XLXN_49
    SLICE_X70Y48.A       Tilo                  0.053   U6/XLXI_1/buffer<8>
                                                       U6/XLXI_2/HTS0/MSEG/XLXI_40
    SLICE_X75Y47.D5      net (fanout=1)        0.416   U6/XLXN_16<6>
    SLICE_X75Y47.D       Tilo                  0.053   U6/XLXI_1/buffer<6>
                                                       U6/XLXI_4/Mmux_o611
    SLICE_X75Y47.C5      net (fanout=1)        0.194   U6/XLXN_14<6>
    SLICE_X75Y47.CLK     Tas                   0.018   U6/XLXI_1/buffer<6>
                                                       U6/XLXI_1/buffer_6_rstpot
                                                       U6/XLXI_1/buffer_6
    -------------------------------------------------  ---------------------------
    Total                                      4.914ns (2.606ns logic, 2.308ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_7 (SLICE_X73Y48.B6), 112 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.231ns (Levels of Logic = 7)
  Clock Path Skew:      -0.113ns (0.658 - 0.771)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO30  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X73Y47.C6      net (fanout=1)        0.724   XLXN_142<30>
    SLICE_X73Y47.C       Tilo                  0.053   U6/XLXI_1/buffer<36>
                                                       XLXI_23/Mmux_Cpu_data4bus241
    SLICE_X73Y47.D4      net (fanout=2)        0.317   Data_in<30>
    SLICE_X73Y47.D       Tilo                  0.053   U6/XLXI_1/buffer<36>
                                                       M5/Mmux_Disp_num12
    SLICE_X72Y48.C4      net (fanout=2)        0.429   M5/Mmux_Disp_num11
    SLICE_X72Y48.C       Tilo                  0.053   SEGDT_OBUF
                                                       M5/Mmux_Disp_num13
    SLICE_X73Y48.D6      net (fanout=13)       0.352   Disp_num<30>
    SLICE_X73Y48.D       Tilo                  0.053   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_2/HTS0/MSEG/AND18
    SLICE_X73Y49.B4      net (fanout=2)        0.456   U6/XLXI_2/HTS0/MSEG/XLXN_24
    SLICE_X73Y49.B       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_63
                                                       U6/XLXI_2/HTS0/MSEG/XLXI_41
    SLICE_X73Y48.C4      net (fanout=1)        0.408   U6/XLXN_16<7>
    SLICE_X73Y48.C       Tilo                  0.053   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_4/Mmux_o621
    SLICE_X73Y48.B6      net (fanout=1)        0.128   U6/XLXN_14<7>
    SLICE_X73Y48.CLK     Tas                   0.019   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_1/buffer_7_rstpot
                                                       U6/XLXI_1/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.231ns (2.417ns logic, 2.814ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.206ns (Levels of Logic = 7)
  Clock Path Skew:      -0.113ns (0.658 - 0.771)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO30  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X73Y47.C6      net (fanout=1)        0.724   XLXN_142<30>
    SLICE_X73Y47.C       Tilo                  0.053   U6/XLXI_1/buffer<36>
                                                       XLXI_23/Mmux_Cpu_data4bus241
    SLICE_X73Y47.D4      net (fanout=2)        0.317   Data_in<30>
    SLICE_X73Y47.D       Tilo                  0.053   U6/XLXI_1/buffer<36>
                                                       M5/Mmux_Disp_num12
    SLICE_X72Y48.C4      net (fanout=2)        0.429   M5/Mmux_Disp_num11
    SLICE_X72Y48.C       Tilo                  0.053   SEGDT_OBUF
                                                       M5/Mmux_Disp_num13
    SLICE_X75Y49.A6      net (fanout=13)       0.430   Disp_num<30>
    SLICE_X75Y49.A       Tilo                  0.053   U6/XLXI_1/buffer<2>
                                                       U6/XLXI_2/HTS0/MSEG/AND19
    SLICE_X73Y49.B6      net (fanout=2)        0.353   U6/XLXI_2/HTS0/MSEG/XLXN_39
    SLICE_X73Y49.B       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_63
                                                       U6/XLXI_2/HTS0/MSEG/XLXI_41
    SLICE_X73Y48.C4      net (fanout=1)        0.408   U6/XLXN_16<7>
    SLICE_X73Y48.C       Tilo                  0.053   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_4/Mmux_o621
    SLICE_X73Y48.B6      net (fanout=1)        0.128   U6/XLXN_14<7>
    SLICE_X73Y48.CLK     Tas                   0.019   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_1/buffer_7_rstpot
                                                       U6/XLXI_1/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.206ns (2.417ns logic, 2.789ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.104ns (Levels of Logic = 7)
  Clock Path Skew:      -0.113ns (0.658 - 0.771)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO30  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X73Y47.C6      net (fanout=1)        0.724   XLXN_142<30>
    SLICE_X73Y47.C       Tilo                  0.053   U6/XLXI_1/buffer<36>
                                                       XLXI_23/Mmux_Cpu_data4bus241
    SLICE_X73Y47.D4      net (fanout=2)        0.317   Data_in<30>
    SLICE_X73Y47.D       Tilo                  0.053   U6/XLXI_1/buffer<36>
                                                       M5/Mmux_Disp_num12
    SLICE_X72Y48.C4      net (fanout=2)        0.429   M5/Mmux_Disp_num11
    SLICE_X72Y48.C       Tilo                  0.053   SEGDT_OBUF
                                                       M5/Mmux_Disp_num13
    SLICE_X72Y49.A6      net (fanout=13)       0.337   Disp_num<30>
    SLICE_X72Y49.A       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_46
                                                       U6/XLXI_2/HTS0/MSEG/AND17
    SLICE_X73Y49.B3      net (fanout=1)        0.344   U6/XLXI_2/HTS0/MSEG/XLXN_46
    SLICE_X73Y49.B       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_63
                                                       U6/XLXI_2/HTS0/MSEG/XLXI_41
    SLICE_X73Y48.C4      net (fanout=1)        0.408   U6/XLXN_16<7>
    SLICE_X73Y48.C       Tilo                  0.053   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_4/Mmux_o621
    SLICE_X73Y48.B6      net (fanout=1)        0.128   U6/XLXN_14<7>
    SLICE_X73Y48.CLK     Tas                   0.019   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_1/buffer_7_rstpot
                                                       U6/XLXI_1/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.104ns (2.417ns logic, 2.687ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/shift_count_0 (SLICE_X44Y59.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/state_FSM_FFd2 (FF)
  Destination:          U6/XLXI_1/shift_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/state_FSM_FFd2 to U6/XLXI_1/shift_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y59.CQ      Tcko                  0.100   U6/XLXI_1/state_FSM_FFd2
                                                       U6/XLXI_1/state_FSM_FFd2
    SLICE_X44Y59.B6      net (fanout=74)       0.109   U6/XLXI_1/state_FSM_FFd2
    SLICE_X44Y59.CLK     Tah         (-Th)     0.059   U6/XLXI_1/shift_count<2>
                                                       U6/XLXI_1/shift_count_0_rstpot
                                                       U6/XLXI_1/shift_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.041ns logic, 0.109ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/shift_count_1 (SLICE_X44Y59.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/state_FSM_FFd2 (FF)
  Destination:          U6/XLXI_1/shift_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/state_FSM_FFd2 to U6/XLXI_1/shift_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y59.CQ      Tcko                  0.100   U6/XLXI_1/state_FSM_FFd2
                                                       U6/XLXI_1/state_FSM_FFd2
    SLICE_X44Y59.A6      net (fanout=74)       0.110   U6/XLXI_1/state_FSM_FFd2
    SLICE_X44Y59.CLK     Tah         (-Th)     0.059   U6/XLXI_1/shift_count<2>
                                                       U6/XLXI_1/shift_count_1_rstpot
                                                       U6/XLXI_1/shift_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (0.041ns logic, 0.110ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_53 (SLICE_X82Y42.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_54 (FF)
  Destination:          U6/XLXI_1/buffer_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.078 - 0.064)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_54 to U6/XLXI_1/buffer_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y42.BQ      Tcko                  0.100   U6/XLXI_1/buffer<22>
                                                       U6/XLXI_1/buffer_54
    SLICE_X82Y42.A5      net (fanout=2)        0.135   U6/XLXI_1/buffer<54>
    SLICE_X82Y42.CLK     Tah         (-Th)     0.059   U6/XLXI_1/buffer<21>
                                                       U6/XLXI_1/buffer_53_rstpot
                                                       U6/XLXI_1/buffer_53
    -------------------------------------------------  ---------------------------
    Total                                      0.176ns (0.041ns logic, 0.135ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y8.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y8.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y8.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.254|    5.404|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 26  Score: 4248  (Setup/Max: 4248, Hold: 0)

Constraints cover 10188 paths, 0 nets, and 2079 connections

Design statistics:
   Minimum period:  10.808ns{1}   (Maximum frequency:  92.524MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 16 19:30:21 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 793 MB



