
*** Running vivado
    with args -log cpu_pipeline.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_pipeline.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cpu_pipeline.tcl -notrace
Command: synth_design -top cpu_pipeline -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7432 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.230 ; gain = 234.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_pipeline' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v:23]
	Parameter BEQ_op bound to: 6'b000100 
	Parameter J_op bound to: 6'b000010 
INFO: [Synth 8-6157] synthesizing module 'instr_mem_256x32' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.runs/synth_1/.Xil/Vivado-3620-DESKTOP-CK1FK5P/realtime/instr_mem_256x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_mem_256x32' (1#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.runs/synth_1/.Xil/Vivado-3620-DESKTOP-CK1FK5P/realtime/instr_mem_256x32_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (8) of module 'instr_mem_256x32' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v:125]
INFO: [Synth 8-6157] synthesizing module 'register_syn' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register.v:44]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_syn' (2#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register.v:44]
INFO: [Synth 8-6157] synthesizing module 'register_syn__parameterized0' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register.v:44]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_syn__parameterized0' (2#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register.v:44]
WARNING: [Synth 8-689] width (32) of port connection 'd' does not match port width (64) of module 'register_syn__parameterized0' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v:140]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (3#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register_file.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'dbu_ra' does not match port width (5) of module 'register_file' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v:153]
INFO: [Synth 8-6157] synthesizing module 'register_syn__parameterized1' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register.v:44]
	Parameter N bound to: 168 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_syn__parameterized1' (3#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register.v:44]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/control_unit.v:23]
	Parameter ADD_op bound to: 6'b000000 
	Parameter ADDI_op bound to: 6'b001000 
	Parameter LW_op bound to: 6'b100011 
	Parameter SW_op bound to: 6'b101011 
	Parameter BEQ_op bound to: 6'b000100 
	Parameter J_op bound to: 6'b000010 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (4#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'hazard_detection_unit' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/hazard_detection_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard_detection_unit' (5#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/hazard_detection_unit.v:23]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v:201]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/forwarding_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (6#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/forwarding_unit.v:23]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v:238]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/alu_control.v:23]
	Parameter ADD_funct bound to: 6'b100000 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (7#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/ALU.v:21]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/ALU.v:21]
INFO: [Synth 8-6157] synthesizing module 'register_syn__parameterized2' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register.v:44]
	Parameter N bound to: 74 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_syn__parameterized2' (8#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register.v:44]
INFO: [Synth 8-6157] synthesizing module 'data_mem_256x32' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.runs/synth_1/.Xil/Vivado-3620-DESKTOP-CK1FK5P/realtime/data_mem_256x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem_256x32' (9#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.runs/synth_1/.Xil/Vivado-3620-DESKTOP-CK1FK5P/realtime/data_mem_256x32_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (8) of module 'data_mem_256x32' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v:267]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (8) of module 'data_mem_256x32' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v:269]
INFO: [Synth 8-6157] synthesizing module 'register_syn__parameterized3' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register.v:44]
	Parameter N bound to: 71 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_syn__parameterized3' (9#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register.v:44]
WARNING: [Synth 8-3848] Net DBU_status in module/entity cpu_pipeline does not have driver. [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v:47]
INFO: [Synth 8-6155] done synthesizing module 'cpu_pipeline' (10#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v:23]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[31]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[30]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[29]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[28]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[27]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[26]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[15]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[14]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[13]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[12]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[11]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[10]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[9]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[8]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[7]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[6]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[5]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[4]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[3]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[2]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[1]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[0]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[31]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[30]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[29]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[28]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[27]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[26]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[25]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[24]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[23]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[22]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[21]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[15]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[14]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[13]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[12]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[11]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[10]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[9]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[8]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[7]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[6]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[5]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[4]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[3]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[2]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[1]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[0]
WARNING: [Synth 8-3331] design control_unit has unconnected port equal
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_status[15]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_status[14]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_status[13]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_status[12]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_status[11]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_status[10]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_status[9]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_status[8]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_status[7]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_status[6]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_status[5]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_status[4]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_status[3]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_status[2]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_status[1]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_status[0]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[31]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[30]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[29]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[28]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[27]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[26]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[25]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[24]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[23]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[22]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[21]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[20]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[19]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[18]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[17]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[16]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[15]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[14]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[13]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[12]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[11]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[10]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[9]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.738 ; gain = 307.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.738 ; gain = 307.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.738 ; gain = 307.422
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1073.738 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/ip/instr_mem_256x32/instr_mem_256x32/instr_mem_256x32_in_context.xdc] for cell 'mem_instr'
Finished Parsing XDC File [d:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/ip/instr_mem_256x32/instr_mem_256x32/instr_mem_256x32_in_context.xdc] for cell 'mem_instr'
Parsing XDC File [d:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/ip/data_mem_256x32/data_mem_256x32/data_mem_256x32_in_context.xdc] for cell 'data_mem'
Finished Parsing XDC File [d:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/ip/data_mem_256x32/data_mem_256x32/data_mem_256x32_in_context.xdc] for cell 'data_mem'
Parsing XDC File [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1190.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1190.469 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1190.469 ; gain = 424.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1190.469 ; gain = 424.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mem_instr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1190.469 ; gain = 424.152
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1190.469 ; gain = 424.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              168 Bit    Registers := 1     
	               74 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	  33 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   7 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cpu_pipeline 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
Module register_syn 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register_syn__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  33 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module register_syn__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              168 Bit    Registers := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module forwarding_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module alu_control 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module register_syn__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module register_syn__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
