<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="top_level.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_sad_wrapper_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_sad_wrapper_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_sad_wrapper_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_level.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_level.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_level.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_level.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_level.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_level.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_level.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_level.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_level_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_level_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_level_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1405882045" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1405882045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1405891352" xil_pn:in_ck="-6058736072793479202" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1405891352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="comm_fpga_fx2.vhd"/>
      <outfile xil_pn:name="minComparator.vhd"/>
      <outfile xil_pn:name="sadAlgorithm_9x9.vhd"/>
      <outfile xil_pn:name="sad_wrapper.vhd"/>
      <outfile xil_pn:name="tb_sadAlgorithm_9x9.vhd"/>
      <outfile xil_pn:name="tb_sad_wrapper.vhd"/>
      <outfile xil_pn:name="top_level.vhd"/>
      <outfile xil_pn:name="window_array.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1405882045" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6904578834121027363" xil_pn:start_ts="1405882045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1405882045" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1237817791977630113" xil_pn:start_ts="1405882045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1405882045" xil_pn:in_ck="-5683683703776962180" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="482727901770032209" xil_pn:start_ts="1405882045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/adder_10.ngc"/>
      <outfile xil_pn:name="ipcore_dir/adder_10.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1405891352" xil_pn:in_ck="1575375370440948573" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1405891352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="comm_fpga_fx2.vhd"/>
      <outfile xil_pn:name="ipcore_dir/adder_10.vhd"/>
      <outfile xil_pn:name="minComparator.vhd"/>
      <outfile xil_pn:name="sadAlgorithm_9x9.vhd"/>
      <outfile xil_pn:name="sad_wrapper.vhd"/>
      <outfile xil_pn:name="tb_sadAlgorithm_9x9.vhd"/>
      <outfile xil_pn:name="tb_sad_wrapper.vhd"/>
      <outfile xil_pn:name="top_level.vhd"/>
      <outfile xil_pn:name="window_array.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1405891356" xil_pn:in_ck="-6344042529099045166" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-594359497006542490" xil_pn:start_ts="1405891352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_sad_wrapper_beh.prj"/>
      <outfile xil_pn:name="tb_sad_wrapper_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1405891357" xil_pn:in_ck="-1408608984607744836" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2680603854261646385" xil_pn:start_ts="1405891356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_sad_wrapper_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1405890790" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1405890790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1405890790" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2323104802539494176" xil_pn:start_ts="1405890790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1405890790" xil_pn:in_ck="-5683683703776962180" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="482727901770032209" xil_pn:start_ts="1405890790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/adder_10.ngc"/>
      <outfile xil_pn:name="ipcore_dir/adder_10.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1405651184" xil_pn:in_ck="6151629965280574887" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1405651184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1405890790" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8900975177463089890" xil_pn:start_ts="1405890790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1405890790" xil_pn:in_ck="6151629965280574887" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1405890790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1405890790" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6949149172775053989" xil_pn:start_ts="1405890790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1405891198" xil_pn:in_ck="-3380073789662936568" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1068460836520750506" xil_pn:start_ts="1405891002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_level.lso"/>
      <outfile xil_pn:name="top_level.ngc"/>
      <outfile xil_pn:name="top_level.ngr"/>
      <outfile xil_pn:name="top_level.prj"/>
      <outfile xil_pn:name="top_level.stx"/>
      <outfile xil_pn:name="top_level.syr"/>
      <outfile xil_pn:name="top_level.xst"/>
      <outfile xil_pn:name="top_level_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
