{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1566905984191 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "svm EP2C20Q240C8 " "Selected device EP2C20Q240C8 for design \"svm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1566905984227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566905984254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566905984254 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1566905984346 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1566905984695 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 4 " "Pin ~ASDO~ is reserved at location 4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 7665 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566905984700 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 5 " "Pin ~nCSO~ is reserved at location 5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 7666 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566905984700 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1566905984700 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1566905984715 ""}
{ "Info" "ISTA_SDC_FOUND" "svm.sdc " "Reading SDC File: 'svm.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1566905985151 ""}
{ "Warning" "0" "" "Original Global Fmax translated from QSF using derive_clocks" {  } {  } 0 0 "Original Global Fmax translated from QSF using derive_clocks" 0 0 "Fitter" 0 0 1566905985151 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name inst42 inst42 " "create_clock -period 25.000 -name inst42 inst42" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985171 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name inst41 inst41 " "create_clock -period 25.000 -name inst41 inst41" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985171 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name inst47 inst47 " "create_clock -period 25.000 -name inst47 inst47" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985171 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name inst49 inst49 " "create_clock -period 25.000 -name inst49 inst49" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985171 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name clk clk " "create_clock -period 25.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985171 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle " "create_clock -period 25.000 -name SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985171 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name serial_receiver_main_32_w:inst2\|clk_dev_4 serial_receiver_main_32_w:inst2\|clk_dev_4 " "create_clock -period 25.000 -name serial_receiver_main_32_w:inst2\|clk_dev_4 serial_receiver_main_32_w:inst2\|clk_dev_4" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985171 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2 " "create_clock -period 25.000 -name serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985171 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name SVM_2_level:inst1\|pwm_triangle:inst\|data_capture SVM_2_level:inst1\|pwm_triangle:inst\|data_capture " "create_clock -period 25.000 -name SVM_2_level:inst1\|pwm_triangle:inst\|data_capture SVM_2_level:inst1\|pwm_triangle:inst\|data_capture" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985171 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name serial_transmitter_main_32_w:inst3\|clk_dev_4 serial_transmitter_main_32_w:inst3\|clk_dev_4 " "create_clock -period 25.000 -name serial_transmitter_main_32_w:inst3\|clk_dev_4 serial_transmitter_main_32_w:inst3\|clk_dev_4" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985171 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3 " "create_clock -period 25.000 -name serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985171 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " "create_clock -period 25.000 -name SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985171 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " "create_clock -period 25.000 -name SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985171 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name SB-All-EthernetSPI:inst13\|inst69 SB-All-EthernetSPI:inst13\|inst69 " "create_clock -period 25.000 -name SB-All-EthernetSPI:inst13\|inst69 SB-All-EthernetSPI:inst13\|inst69" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985171 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name SB-All-EthernetSPI_v1:inst6\|inst69 SB-All-EthernetSPI_v1:inst6\|inst69 " "create_clock -period 25.000 -name SB-All-EthernetSPI_v1:inst6\|inst69 SB-All-EthernetSPI_v1:inst6\|inst69" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985171 ""}  } {  } 0 332105 "%1!s!" 0 0 "Fitter" 0 -1 1566905985171 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk " "Overwriting existing clock: clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1566905985172 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "svm.sdc 36 new_cycle port or pin or register or keeper or net " "Ignored filter at svm.sdc(36): new_cycle could not be matched with a port or pin or register or keeper or net" {  } { { "E:/WORK/MSL/SVMforVectorControl/svm.sdc" "" { Text "E:/WORK/MSL/SVMforVectorControl/svm.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566905985172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock svm.sdc 36 Argument <targets> is not an object ID " "Ignored create_clock at svm.sdc(36): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"200000.000 ns\" \\\n             -waveform \{ 0 20000.0 \} \\\n             -name \{new_cycle\} \{new_cycle\} " "create_clock -period \"200000.000 ns\" \\\n             -waveform \{ 0 20000.0 \} \\\n             -name \{new_cycle\} \{new_cycle\}" {  } { { "E:/WORK/MSL/SVMforVectorControl/svm.sdc" "" { Text "E:/WORK/MSL/SVMforVectorControl/svm.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985173 ""}  } { { "E:/WORK/MSL/SVMforVectorControl/svm.sdc" "" { Text "E:/WORK/MSL/SVMforVectorControl/svm.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566905985173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "svm.sdc 83 new_cycle clock " "Ignored filter at svm.sdc(83): new_cycle could not be matched with a clock" {  } { { "E:/WORK/MSL/SVMforVectorControl/svm.sdc" "" { Text "E:/WORK/MSL/SVMforVectorControl/svm.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566905985173 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1566905985204 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 15 clocks " "Found 15 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000          clk " "  50.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000       inst41 " "  25.000       inst41" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000       inst42 " "  25.000       inst42" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000       inst47 " "  25.000       inst47" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000       inst49 " "  25.000       inst49" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 SB-All-EthernetSPI:inst13\|inst69 " "  25.000 SB-All-EthernetSPI:inst13\|inst69" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " "  25.000 SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 SB-All-EthernetSPI_v1:inst6\|inst69 " "  25.000 SB-All-EthernetSPI_v1:inst6\|inst69" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " "  25.000 SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 serial_receiver_main_32_w:inst2\|clk_dev_4 " "  25.000 serial_receiver_main_32_w:inst2\|clk_dev_4" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2 " "  25.000 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 serial_transmitter_main_32_w:inst3\|clk_dev_4 " "  25.000 serial_transmitter_main_32_w:inst3\|clk_dev_4" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3 " "  25.000 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 SVM_2_level:inst1\|pwm_triangle:inst\|data_capture " "  25.000 SVM_2_level:inst1\|pwm_triangle:inst\|data_capture" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle " "  25.000 SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905985204 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1566905985204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 31 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node clk (placed in PIN 31 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905985445 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 200 504 672 216 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905985445 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst47  " "Automatically promoted node inst47 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905985445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst47~0 " "Destination node inst47~0" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 368 672 736 448 "inst47" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst47~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 6736 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905985445 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566905985445 ""}  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 368 672 736 448 "inst47" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst47 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 2493 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905985445 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serial_receiver_main_32_w:inst2\|clk_dev_4  " "Automatically promoted node serial_receiver_main_32_w:inst2\|clk_dev_4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905985445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_receiver_main_32_w:inst2\|clk_dev_4~0 " "Destination node serial_receiver_main_32_w:inst2\|clk_dev_4~0" {  } { { "fpga_serial/serial_receiver_main_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_receiver_main_32_w.v" 103 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serial_receiver_main_32_w:inst2|clk_dev_4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 6743 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905985445 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566905985445 ""}  } { { "fpga_serial/serial_receiver_main_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_receiver_main_32_w.v" 103 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serial_receiver_main_32_w:inst2|clk_dev_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 1607 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905985445 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst49  " "Automatically promoted node inst49 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905985446 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst49~0 " "Destination node inst49~0" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 368 488 552 448 "inst49" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst49~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 6740 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905985446 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566905985446 ""}  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 368 488 552 448 "inst49" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 2494 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905985446 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst42  " "Automatically promoted node inst42 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905985446 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst42~0 " "Destination node inst42~0" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 368 1032 1096 448 "inst42" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst42~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 6738 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905985446 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566905985446 ""}  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 368 1032 1096 448 "inst42" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 2504 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905985446 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serial_transmitter_main_32_w:inst3\|clk_dev_4  " "Automatically promoted node serial_transmitter_main_32_w:inst3\|clk_dev_4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905985446 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_transmitter_main_32_w:inst3\|clk_dev_4~0 " "Destination node serial_transmitter_main_32_w:inst3\|clk_dev_4~0" {  } { { "fpga_serial/serial_transmitter_main_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_transmitter_main_32_w.v" 107 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serial_transmitter_main_32_w:inst3|clk_dev_4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 6741 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905985446 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566905985446 ""}  } { { "fpga_serial/serial_transmitter_main_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_transmitter_main_32_w.v" 107 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serial_transmitter_main_32_w:inst3|clk_dev_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905985446 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle  " "Automatically promoted node SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905985446 ""}  } { { "pwm_triangle.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/pwm_triangle.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SVM_2_level:inst1|pwm_triangle:inst|new_cycle } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 598 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905985446 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SB-All-EthernetSPI:inst13\|inst69  " "Automatically promoted node SB-All-EthernetSPI:inst13\|inst69 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905985447 ""}  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI.bdf" { { 312 464 528 392 "inst69" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI:inst13|inst69 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 1025 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905985447 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SVM_2_level:inst1\|pwm_triangle:inst\|data_capture  " "Automatically promoted node SVM_2_level:inst1\|pwm_triangle:inst\|data_capture " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905985447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SVM_2_level:inst1\|define_vectors_time:inst6\|old_synchr " "Destination node SVM_2_level:inst1\|define_vectors_time:inst6\|old_synchr" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SVM_2_level:inst1|define_vectors_time:inst6|old_synchr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 559 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905985447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SVM_2_level:inst1\|define_vectors_time:inst6\|duty_count\[1\]~0 " "Destination node SVM_2_level:inst1\|define_vectors_time:inst6\|duty_count\[1\]~0" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 58 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SVM_2_level:inst1|define_vectors_time:inst6|duty_count[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 5759 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905985447 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566905985447 ""}  } { { "pwm_triangle.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/pwm_triangle.v" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SVM_2_level:inst1|pwm_triangle:inst|data_capture } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 599 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905985447 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs  " "Automatically promoted node SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905985447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|Selector0~0 " "Destination node SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|Selector0~0" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/spi_master_v2.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI:inst13|SB-ethernet:inst|spi_master_v2:inst1|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 3399 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905985447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SB-All-EthernetSPI:inst13\|inst68~0 " "Destination node SB-All-EthernetSPI:inst13\|inst68~0" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI.bdf" { { 312 360 424 392 "inst68" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI:inst13|inst68~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 6815 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905985447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_cs_1 " "Destination node eth_cs_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { eth_cs_1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_cs_1" } } } } { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1680 3416 3592 1696 "eth_cs_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_cs_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905985447 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566905985447 ""}  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/spi_master_v2.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI:inst13|SB-ethernet:inst|spi_master_v2:inst1|cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905985447 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs  " "Automatically promoted node SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905985447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|Selector0~0 " "Destination node SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|Selector0~0" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/spi_master_v2.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI_v1:inst6|SB-ethernet:inst|spi_master_v2:inst1|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 3659 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905985447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SB-All-EthernetSPI_v1:inst6\|inst68~0 " "Destination node SB-All-EthernetSPI_v1:inst6\|inst68~0" {  } { { "ethrnet_can/SB-All-EthernetSPI_v1.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI_v1.bdf" { { 376 368 432 456 "inst68" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI_v1:inst6|inst68~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 6816 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905985447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_cs_2 " "Destination node eth_cs_2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { eth_cs_2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_cs_2" } } } } { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 2176 3416 3592 2192 "eth_cs_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_cs_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905985447 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566905985447 ""}  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/spi_master_v2.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI_v1:inst6|SB-ethernet:inst|spi_master_v2:inst1|cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 2649 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905985447 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SB-All-EthernetSPI_v1:inst6\|inst69  " "Automatically promoted node SB-All-EthernetSPI_v1:inst6\|inst69 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905985448 ""}  } { { "ethrnet_can/SB-All-EthernetSPI_v1.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI_v1.bdf" { { 376 448 512 456 "inst69" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI_v1:inst6|inst69 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 829 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905985448 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1566905985817 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1566905985822 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1566905985823 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566905985829 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566905985837 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1566905985842 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1566905986018 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "28 Embedded multiplier output " "Packed 28 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1566905986024 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1566905986024 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566905986089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1566905986754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566905987694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1566905987720 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1566905991817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566905991817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1566905992275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1566905994546 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1566905994546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566905995766 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.39 " "Total time spent on timing analysis during the Fitter is 3.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1566905995862 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566905995870 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "25 " "Found 25 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mod_bus_tx 0 " "Pin \"mod_bus_tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mod_bus_adm 0 " "Pin \"mod_bus_adm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_clk_1 0 " "Pin \"eth_clk_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_cs_1 0 " "Pin \"eth_cs_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_mosi_1 0 " "Pin \"eth_mosi_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_clk_2 0 " "Pin \"eth_clk_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_cs_2 0 " "Pin \"eth_cs_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_mosi_2 0 " "Pin \"eth_mosi_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U_P_1 0 " "Pin \"U_P_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U_N_1 0 " "Pin \"U_N_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V_P_1 0 " "Pin \"V_P_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V_N_1 0 " "Pin \"V_N_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_P_1 0 " "Pin \"W_P_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_N_1 0 " "Pin \"W_N_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U_P_2 0 " "Pin \"U_P_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U_N_2 0 " "Pin \"U_N_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V_P_2 0 " "Pin \"V_P_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V_N_2 0 " "Pin \"V_N_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_P_2 0 " "Pin \"W_P_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_N_2 0 " "Pin \"W_N_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BRAKE_1 0 " "Pin \"BRAKE_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BRAKE_2 0 " "Pin \"BRAKE_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U1 0 " "Pin \"U1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U2 0 " "Pin \"U2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "serial_tx 0 " "Pin \"serial_tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905995945 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1566905995945 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566905996174 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566905996376 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566905996675 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566905996986 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1566905997034 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORK/MSL/SVMforVectorControl/svm.fit.smsg " "Generated suppressed messages file E:/WORK/MSL/SVMforVectorControl/svm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1566905997426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1198 " "Peak virtual memory: 1198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566905998142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 14:39:58 2019 " "Processing ended: Tue Aug 27 14:39:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566905998142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566905998142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566905998142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1566905998142 ""}
