--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf
-ucf user_fabric_clk.ucf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_cdce_out4_p = PERIOD TIMEGRP "cdce_out4_p" 24.95 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out4_p = PERIOD TIMEGRP "cdce_out4_p" 24.95 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/DCM_rst/CLK
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_DCM_rst/CLK
  Location pin: SLICE_X40Y37.CLK
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out4_n = PERIOD TIMEGRP "cdce_out4_n" TS_cdce_out4_p 
PHASE 12.475 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out4_n = PERIOD TIMEGRP "cdce_out4_n" TS_cdce_out4_p PHASE 12.475 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/DCM_rst/CLK
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_DCM_rst/CLK
  Location pin: SLICE_X40Y37.CLK
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_0 (SLICE_X38Y139.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_4 (FF)
  Destination:          system/rst/rst_fabric.timer_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.920ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.918 - 0.975)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_4 to system/rst/rst_fabric.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y140.AQ     Tcko                  0.337   system/rst/rst_fabric.timer<7>
                                                       system/rst/rst_fabric.timer_4
    SLICE_X39Y139.A1     net (fanout=2)        0.608   system/rst/rst_fabric.timer<4>
    SLICE_X39Y139.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>3
    SLICE_X39Y144.C1     net (fanout=2)        0.768   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
    SLICE_X39Y144.C      Tilo                  0.068   user_reset
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X38Y139.CE     net (fanout=8)        0.753   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X38Y139.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (0.791ns logic, 2.129ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_0 (FF)
  Destination:          system/rst/rst_fabric.timer_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.913ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_0 to system/rst/rst_fabric.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y139.AQ     Tcko                  0.337   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_0
    SLICE_X39Y139.A4     net (fanout=2)        0.601   system/rst/rst_fabric.timer<0>
    SLICE_X39Y139.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>3
    SLICE_X39Y144.C1     net (fanout=2)        0.768   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
    SLICE_X39Y144.C      Tilo                  0.068   user_reset
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X38Y139.CE     net (fanout=8)        0.753   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X38Y139.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (0.791ns logic, 2.122ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_3 (FF)
  Destination:          system/rst/rst_fabric.timer_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.901ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_3 to system/rst/rst_fabric.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y139.DQ     Tcko                  0.337   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_3
    SLICE_X39Y139.A2     net (fanout=2)        0.589   system/rst/rst_fabric.timer<3>
    SLICE_X39Y139.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>3
    SLICE_X39Y144.C1     net (fanout=2)        0.768   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
    SLICE_X39Y144.C      Tilo                  0.068   user_reset
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X38Y139.CE     net (fanout=8)        0.753   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X38Y139.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      2.901ns (0.791ns logic, 2.110ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_1 (SLICE_X38Y139.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_4 (FF)
  Destination:          system/rst/rst_fabric.timer_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.920ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.918 - 0.975)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_4 to system/rst/rst_fabric.timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y140.AQ     Tcko                  0.337   system/rst/rst_fabric.timer<7>
                                                       system/rst/rst_fabric.timer_4
    SLICE_X39Y139.A1     net (fanout=2)        0.608   system/rst/rst_fabric.timer<4>
    SLICE_X39Y139.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>3
    SLICE_X39Y144.C1     net (fanout=2)        0.768   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
    SLICE_X39Y144.C      Tilo                  0.068   user_reset
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X38Y139.CE     net (fanout=8)        0.753   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X38Y139.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_1
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (0.791ns logic, 2.129ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_0 (FF)
  Destination:          system/rst/rst_fabric.timer_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.913ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_0 to system/rst/rst_fabric.timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y139.AQ     Tcko                  0.337   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_0
    SLICE_X39Y139.A4     net (fanout=2)        0.601   system/rst/rst_fabric.timer<0>
    SLICE_X39Y139.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>3
    SLICE_X39Y144.C1     net (fanout=2)        0.768   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
    SLICE_X39Y144.C      Tilo                  0.068   user_reset
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X38Y139.CE     net (fanout=8)        0.753   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X38Y139.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_1
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (0.791ns logic, 2.122ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_3 (FF)
  Destination:          system/rst/rst_fabric.timer_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.901ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_3 to system/rst/rst_fabric.timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y139.DQ     Tcko                  0.337   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_3
    SLICE_X39Y139.A2     net (fanout=2)        0.589   system/rst/rst_fabric.timer<3>
    SLICE_X39Y139.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>3
    SLICE_X39Y144.C1     net (fanout=2)        0.768   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
    SLICE_X39Y144.C      Tilo                  0.068   user_reset
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X38Y139.CE     net (fanout=8)        0.753   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X38Y139.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_1
    -------------------------------------------------  ---------------------------
    Total                                      2.901ns (0.791ns logic, 2.110ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_2 (SLICE_X38Y139.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_4 (FF)
  Destination:          system/rst/rst_fabric.timer_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.920ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.918 - 0.975)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_4 to system/rst/rst_fabric.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y140.AQ     Tcko                  0.337   system/rst/rst_fabric.timer<7>
                                                       system/rst/rst_fabric.timer_4
    SLICE_X39Y139.A1     net (fanout=2)        0.608   system/rst/rst_fabric.timer<4>
    SLICE_X39Y139.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>3
    SLICE_X39Y144.C1     net (fanout=2)        0.768   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
    SLICE_X39Y144.C      Tilo                  0.068   user_reset
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X38Y139.CE     net (fanout=8)        0.753   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X38Y139.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (0.791ns logic, 2.129ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_0 (FF)
  Destination:          system/rst/rst_fabric.timer_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.913ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_0 to system/rst/rst_fabric.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y139.AQ     Tcko                  0.337   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_0
    SLICE_X39Y139.A4     net (fanout=2)        0.601   system/rst/rst_fabric.timer<0>
    SLICE_X39Y139.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>3
    SLICE_X39Y144.C1     net (fanout=2)        0.768   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
    SLICE_X39Y144.C      Tilo                  0.068   user_reset
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X38Y139.CE     net (fanout=8)        0.753   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X38Y139.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (0.791ns logic, 2.122ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_3 (FF)
  Destination:          system/rst/rst_fabric.timer_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.901ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_3 to system/rst/rst_fabric.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y139.DQ     Tcko                  0.337   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_3
    SLICE_X39Y139.A2     net (fanout=2)        0.589   system/rst/rst_fabric.timer<3>
    SLICE_X39Y139.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>3
    SLICE_X39Y144.C1     net (fanout=2)        0.768   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
    SLICE_X39Y144.C      Tilo                  0.068   user_reset
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X38Y139.CE     net (fanout=8)        0.753   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X38Y139.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      2.901ns (0.791ns logic, 2.110ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/d25_d (SLICE_X56Y150.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/d25_d (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.452 - 0.420)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/d25 to system/rst/d25_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y152.BQ     Tcko                  0.098   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X56Y150.AX     net (fanout=2)        0.148   system/rst/d25
    SLICE_X56Y150.CLK    Tckdi       (-Th)     0.089   system/rst/d25_d
                                                       system/rst/d25_d
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.009ns logic, 0.148ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X93Y111.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y111.DQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X93Y111.D4     net (fanout=2)        0.096   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X93Y111.CLK    Tah         (-Th)     0.057   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/d25 (SLICE_X59Y152.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_24 (FF)
  Destination:          system/rst/clkdiv/d25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.454 - 0.419)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_24 to system/rst/clkdiv/d25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y152.AQ     Tcko                  0.098   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    SLICE_X59Y152.BX     net (fanout=2)        0.155   system/rst/clkdiv/cnt<24>
    SLICE_X59Y152.CLK    Tckdi       (-Th)     0.076   system/rst/d25
                                                       system/rst/clkdiv/d25
    -------------------------------------------------  ---------------------------
    Total                                      0.177ns (0.022ns logic, 0.155ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13556 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.733ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_44 (SLICE_X71Y143.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.620ns (Levels of Logic = 2)
  Clock Path Skew:      -0.078ns (0.881 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y114.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X82Y147.A1     net (fanout=143)      1.861   system/mac_rx_valid<2>
    SLICE_X82Y147.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X65Y111.A5     net (fanout=537)      2.223   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X65Y111.AMUX   Tilo                  0.193   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X71Y143.CE     net (fanout=28)       2.535   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X71Y143.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask<44>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_44
    -------------------------------------------------  ---------------------------
    Total                                      7.620ns (1.001ns logic, 6.619ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.244ns (Levels of Logic = 2)
  Clock Path Skew:      -0.096ns (0.662 - 0.758)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y146.AMUX   Tshcko                0.422   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X82Y147.A3     net (fanout=2)        0.485   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X82Y147.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X65Y111.A5     net (fanout=537)      2.223   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X65Y111.AMUX   Tilo                  0.193   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X71Y143.CE     net (fanout=28)       2.535   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X71Y143.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask<44>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_44
    -------------------------------------------------  ---------------------------
    Total                                      6.244ns (1.001ns logic, 5.243ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (0.881 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y114.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X65Y111.A1     net (fanout=143)      1.408   system/mac_rx_valid<2>
    SLICE_X65Y111.AMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X71Y143.CE     net (fanout=28)       2.535   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X71Y143.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask<44>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_44
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (0.934ns logic, 3.943ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (SLICE_X71Y116.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.597ns (Levels of Logic = 2)
  Clock Path Skew:      -0.098ns (0.672 - 0.770)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y114.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X82Y147.A1     net (fanout=143)      1.861   system/mac_rx_valid<2>
    SLICE_X82Y147.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X66Y102.A3     net (fanout=537)      3.548   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X66Y102.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<116>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n03661
    SLICE_X71Y116.SR     net (fanout=2)        1.117   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0366
    SLICE_X71Y116.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_ipbus
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    -------------------------------------------------  ---------------------------
    Total                                      7.597ns (1.071ns logic, 6.526ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.221ns (Levels of Logic = 2)
  Clock Path Skew:      -0.157ns (0.843 - 1.000)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y146.AMUX   Tshcko                0.422   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X82Y147.A3     net (fanout=2)        0.485   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X82Y147.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X66Y102.A3     net (fanout=537)      3.548   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X66Y102.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<116>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n03661
    SLICE_X71Y116.SR     net (fanout=2)        1.117   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0366
    SLICE_X71Y116.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_ipbus
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    -------------------------------------------------  ---------------------------
    Total                                      6.221ns (1.071ns logic, 5.150ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.967ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (0.672 - 0.770)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y114.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X66Y102.A2     net (fanout=143)      1.847   system/mac_rx_valid<2>
    SLICE_X66Y102.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<116>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n03661
    SLICE_X71Y116.SR     net (fanout=2)        1.117   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0366
    SLICE_X71Y116.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_ipbus
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    -------------------------------------------------  ---------------------------
    Total                                      3.967ns (1.003ns logic, 2.964ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_37 (SLICE_X70Y143.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.582ns (Levels of Logic = 2)
  Clock Path Skew:      -0.078ns (0.881 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y114.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X82Y147.A1     net (fanout=143)      1.861   system/mac_rx_valid<2>
    SLICE_X82Y147.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X65Y111.A5     net (fanout=537)      2.223   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X65Y111.AMUX   Tilo                  0.193   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X70Y143.CE     net (fanout=28)       2.531   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X70Y143.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask<43>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_37
    -------------------------------------------------  ---------------------------
    Total                                      7.582ns (0.967ns logic, 6.615ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.206ns (Levels of Logic = 2)
  Clock Path Skew:      -0.096ns (0.662 - 0.758)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y146.AMUX   Tshcko                0.422   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X82Y147.A3     net (fanout=2)        0.485   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X82Y147.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X65Y111.A5     net (fanout=537)      2.223   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X65Y111.AMUX   Tilo                  0.193   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X70Y143.CE     net (fanout=28)       2.531   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X70Y143.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask<43>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_37
    -------------------------------------------------  ---------------------------
    Total                                      6.206ns (0.967ns logic, 5.239ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.839ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (0.881 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y114.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X65Y111.A1     net (fanout=143)      1.408   system/mac_rx_valid<2>
    SLICE_X65Y111.AMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X70Y143.CE     net (fanout=28)       2.531   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X70Y143.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask<43>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_37
    -------------------------------------------------  ---------------------------
    Total                                      4.839ns (0.900ns logic, 3.939ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_32 (SLICE_X82Y120.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_31 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (0.496 - 0.390)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_31 to system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y119.DQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_31
    SLICE_X82Y120.A5     net (fanout=1)        0.115   system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<31>
    SLICE_X82Y120.CLK    Tah         (-Th)     0.101   system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<39>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/resend/Mmux_resend_pkt_id_block.pkt_mask[44]_PWR_79_o_mux_3_OUT261
                                                       system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_32
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (-0.003ns logic, 0.115ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_29 (SLICE_X80Y120.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_28 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.493 - 0.390)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_28 to system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y119.CQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_28
    SLICE_X80Y120.B5     net (fanout=1)        0.115   system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<28>
    SLICE_X80Y120.CLK    Tah         (-Th)     0.099   system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/resend/Mmux_resend_pkt_id_block.pkt_mask[44]_PWR_79_o_mux_3_OUT221
                                                       system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_29
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (-0.001ns logic, 0.115ns route)
                                                       (-0.9% logic, 100.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 (RAMB36_X3Y28.ADDRARDADDRL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_9 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.422 - 0.272)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_9 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X67Y142.BQ           Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/payload_addr<10>
                                                             system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_9
    RAMB36_X3Y28.ADDRARDADDRL9 net (fanout=18)       0.171   system/phy_en.phy_ipb_ctrl/udp_if/payload_addr<9>
    RAMB36_X3Y28.CLKARDCLKL    Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
                                                             system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
    -------------------------------------------------------  ---------------------------
    Total                                            0.172ns (0.001ns logic, 0.171ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13563 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.559ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_114 (SLICE_X99Y68.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_114 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.468ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.723 - 0.779)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y75.DQ      Tcko                  0.381   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X91Y58.C2      net (fanout=2)        1.318   system/mac_rx_last<0>
    SLICE_X91Y58.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X89Y78.A6      net (fanout=41)       1.244   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X89Y78.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X89Y80.A2      net (fanout=1)        0.830   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X89Y80.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X89Y80.B3      net (fanout=9)        0.345   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X89Y80.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X99Y68.SR      net (fanout=22)       1.565   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X99Y68.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<118>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_114
    -------------------------------------------------  ---------------------------
    Total                                      6.468ns (1.166ns logic, 5.302ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_114 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.589ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.723 - 0.763)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y61.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X91Y58.C5      net (fanout=1)        0.439   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X91Y58.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X89Y78.A6      net (fanout=41)       1.244   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X89Y78.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X89Y80.A2      net (fanout=1)        0.830   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X89Y80.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X89Y80.B3      net (fanout=9)        0.345   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X89Y80.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X99Y68.SR      net (fanout=22)       1.565   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X99Y68.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<118>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_114
    -------------------------------------------------  ---------------------------
    Total                                      5.589ns (1.166ns logic, 4.423ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_114 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.500ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.942 - 0.965)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y95.AQ      Tcko                  0.337   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X89Y78.A1      net (fanout=531)      1.706   system/rst_macclk<0>
    SLICE_X89Y78.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X89Y80.A2      net (fanout=1)        0.830   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X89Y80.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X89Y80.B3      net (fanout=9)        0.345   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X89Y80.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X99Y68.SR      net (fanout=22)       1.565   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X99Y68.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<118>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_114
    -------------------------------------------------  ---------------------------
    Total                                      5.500ns (1.054ns logic, 4.446ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115 (SLICE_X99Y68.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.468ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.723 - 0.779)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y75.DQ      Tcko                  0.381   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X91Y58.C2      net (fanout=2)        1.318   system/mac_rx_last<0>
    SLICE_X91Y58.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X89Y78.A6      net (fanout=41)       1.244   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X89Y78.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X89Y80.A2      net (fanout=1)        0.830   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X89Y80.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X89Y80.B3      net (fanout=9)        0.345   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X89Y80.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X99Y68.SR      net (fanout=22)       1.565   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X99Y68.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<118>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115
    -------------------------------------------------  ---------------------------
    Total                                      6.468ns (1.166ns logic, 5.302ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.589ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.723 - 0.763)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y61.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X91Y58.C5      net (fanout=1)        0.439   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X91Y58.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X89Y78.A6      net (fanout=41)       1.244   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X89Y78.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X89Y80.A2      net (fanout=1)        0.830   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X89Y80.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X89Y80.B3      net (fanout=9)        0.345   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X89Y80.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X99Y68.SR      net (fanout=22)       1.565   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X99Y68.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<118>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115
    -------------------------------------------------  ---------------------------
    Total                                      5.589ns (1.166ns logic, 4.423ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.500ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.942 - 0.965)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y95.AQ      Tcko                  0.337   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X89Y78.A1      net (fanout=531)      1.706   system/rst_macclk<0>
    SLICE_X89Y78.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X89Y80.A2      net (fanout=1)        0.830   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X89Y80.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X89Y80.B3      net (fanout=9)        0.345   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X89Y80.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X99Y68.SR      net (fanout=22)       1.565   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X99Y68.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<118>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115
    -------------------------------------------------  ---------------------------
    Total                                      5.500ns (1.054ns logic, 4.446ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116 (SLICE_X99Y68.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.468ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.723 - 0.779)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y75.DQ      Tcko                  0.381   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X91Y58.C2      net (fanout=2)        1.318   system/mac_rx_last<0>
    SLICE_X91Y58.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X89Y78.A6      net (fanout=41)       1.244   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X89Y78.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X89Y80.A2      net (fanout=1)        0.830   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X89Y80.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X89Y80.B3      net (fanout=9)        0.345   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X89Y80.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X99Y68.SR      net (fanout=22)       1.565   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X99Y68.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<118>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116
    -------------------------------------------------  ---------------------------
    Total                                      6.468ns (1.166ns logic, 5.302ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.589ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.723 - 0.763)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y61.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X91Y58.C5      net (fanout=1)        0.439   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X91Y58.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X89Y78.A6      net (fanout=41)       1.244   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X89Y78.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X89Y80.A2      net (fanout=1)        0.830   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X89Y80.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X89Y80.B3      net (fanout=9)        0.345   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X89Y80.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X99Y68.SR      net (fanout=22)       1.565   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X99Y68.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<118>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116
    -------------------------------------------------  ---------------------------
    Total                                      5.589ns (1.166ns logic, 4.423ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.500ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.942 - 0.965)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y95.AQ      Tcko                  0.337   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X89Y78.A1      net (fanout=531)      1.706   system/rst_macclk<0>
    SLICE_X89Y78.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X89Y80.A2      net (fanout=1)        0.830   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X89Y80.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X89Y80.B3      net (fanout=9)        0.345   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X89Y80.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X99Y68.SR      net (fanout=22)       1.565   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X99Y68.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<118>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116
    -------------------------------------------------  ---------------------------
    Total                                      5.500ns (1.054ns logic, 4.446ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_54 (SLICE_X102Y79.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_46 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.507 - 0.405)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_46 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y80.AQ     Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<49>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_46
    SLICE_X102Y79.DX     net (fanout=2)        0.100   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<46>
    SLICE_X102Y79.CLK    Tckdi       (-Th)     0.089   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<54>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_54
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.009ns logic, 0.100ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_56 (SLICE_X96Y78.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_24 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.506 - 0.403)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_24 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y80.AQ      Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in<27>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_24
    SLICE_X96Y78.AX      net (fanout=2)        0.102   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in<24>
    SLICE_X96Y78.CLK     Tckdi       (-Th)     0.089   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in<59>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_56
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.026ns logic, 0.102ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_58 (SLICE_X96Y78.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_26 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.506 - 0.403)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_26 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y80.CQ      Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in<27>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_26
    SLICE_X96Y78.CX      net (fanout=2)        0.102   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in<26>
    SLICE_X96Y78.CLK     Tckdi       (-Th)     0.089   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in<59>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_58
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.026ns logic, 0.102ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.826ns (Levels of Logic = 1)
  Clock Path Skew:      0.155ns (1.603 - 1.448)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y121.BQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y67.D1      net (fanout=22)       3.238   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y67.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.821   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.826ns (0.767ns logic, 5.059ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.246ns (Levels of Logic = 1)
  Clock Path Skew:      0.155ns (1.603 - 1.448)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y121.BMUX   Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y67.D5      net (fanout=23)       2.571   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y67.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.821   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (0.854ns logic, 4.392ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X29Y67.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.267ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (1.483 - 1.448)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y121.BQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y67.D1      net (fanout=22)       3.238   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y67.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X29Y67.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X29Y67.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.267ns (0.767ns logic, 3.500ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (1.483 - 1.448)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y121.BMUX   Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y67.D5      net (fanout=23)       2.571   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y67.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X29Y67.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X29Y67.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.687ns (0.854ns logic, 2.833ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.211ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (1.603 - 1.448)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y121.BMUX   Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.709   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.211ns (0.502ns logic, 3.709ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X17Y122.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y122.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X17Y122.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_2
    SLICE_X17Y122.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_6 (SLICE_X17Y123.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_6 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_6 to system/cdce_synch/cdce_control.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y123.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_6
    SLICE_X17Y123.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_6
    SLICE_X17Y123.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT171
                                                       system/cdce_synch/cdce_control.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X17Y125.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y125.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X17Y125.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_14
    SLICE_X17Y125.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9630 paths analyzed, 4983 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.219ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196 (SLICE_X25Y7.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.707ns (Levels of Logic = 1)
  Clock Path Skew:      -0.477ns (1.367 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X90Y16.B4      net (fanout=4)        1.317   usr/rx_kchar<3>
    SLICE_X90Y16.BMUX    Tilo                  0.201   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X25Y7.CE       net (fanout=56)       3.330   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X25Y7.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<199>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196
    -------------------------------------------------  ---------------------------
    Total                                      5.707ns (1.060ns logic, 4.647ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.693ns (Levels of Logic = 1)
  Clock Path Skew:      -0.477ns (1.367 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X90Y16.B5      net (fanout=4)        1.299   usr/rx_kchar<2>
    SLICE_X90Y16.BMUX    Tilo                  0.205   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X25Y7.CE       net (fanout=56)       3.330   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X25Y7.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<199>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196
    -------------------------------------------------  ---------------------------
    Total                                      5.693ns (1.064ns logic, 4.629ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.948ns (Levels of Logic = 1)
  Clock Path Skew:      -0.093ns (1.367 - 1.460)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y16.AQ      Tcko                  0.337   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X90Y16.B3      net (fanout=12)       0.765   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X90Y16.BMUX    Tilo                  0.198   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X25Y7.CE       net (fanout=56)       3.330   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X25Y7.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<199>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196
    -------------------------------------------------  ---------------------------
    Total                                      4.948ns (0.853ns logic, 4.095ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197 (SLICE_X25Y7.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.707ns (Levels of Logic = 1)
  Clock Path Skew:      -0.477ns (1.367 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X90Y16.B4      net (fanout=4)        1.317   usr/rx_kchar<3>
    SLICE_X90Y16.BMUX    Tilo                  0.201   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X25Y7.CE       net (fanout=56)       3.330   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X25Y7.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<199>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197
    -------------------------------------------------  ---------------------------
    Total                                      5.707ns (1.060ns logic, 4.647ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.693ns (Levels of Logic = 1)
  Clock Path Skew:      -0.477ns (1.367 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X90Y16.B5      net (fanout=4)        1.299   usr/rx_kchar<2>
    SLICE_X90Y16.BMUX    Tilo                  0.205   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X25Y7.CE       net (fanout=56)       3.330   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X25Y7.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<199>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197
    -------------------------------------------------  ---------------------------
    Total                                      5.693ns (1.064ns logic, 4.629ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.948ns (Levels of Logic = 1)
  Clock Path Skew:      -0.093ns (1.367 - 1.460)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y16.AQ      Tcko                  0.337   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X90Y16.B3      net (fanout=12)       0.765   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X90Y16.BMUX    Tilo                  0.198   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X25Y7.CE       net (fanout=56)       3.330   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X25Y7.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<199>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197
    -------------------------------------------------  ---------------------------
    Total                                      4.948ns (0.853ns logic, 4.095ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198 (SLICE_X25Y7.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.707ns (Levels of Logic = 1)
  Clock Path Skew:      -0.477ns (1.367 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X90Y16.B4      net (fanout=4)        1.317   usr/rx_kchar<3>
    SLICE_X90Y16.BMUX    Tilo                  0.201   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X25Y7.CE       net (fanout=56)       3.330   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X25Y7.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<199>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198
    -------------------------------------------------  ---------------------------
    Total                                      5.707ns (1.060ns logic, 4.647ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.693ns (Levels of Logic = 1)
  Clock Path Skew:      -0.477ns (1.367 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X90Y16.B5      net (fanout=4)        1.299   usr/rx_kchar<2>
    SLICE_X90Y16.BMUX    Tilo                  0.205   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X25Y7.CE       net (fanout=56)       3.330   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X25Y7.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<199>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198
    -------------------------------------------------  ---------------------------
    Total                                      5.693ns (1.064ns logic, 4.629ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.948ns (Levels of Logic = 1)
  Clock Path Skew:      -0.093ns (1.367 - 1.460)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y16.AQ      Tcko                  0.337   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X90Y16.B3      net (fanout=12)       0.765   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X90Y16.BMUX    Tilo                  0.198   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X25Y7.CE       net (fanout=56)       3.330   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X25Y7.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<199>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198
    -------------------------------------------------  ---------------------------
    Total                                      4.948ns (0.853ns logic, 4.095ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y3.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_111 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.144ns (0.552 - 0.408)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_111 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y16.DQ        Tcko                  0.098   usr/link_tracking_1_inst/track_rx_data<111>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_111
    RAMB36_X2Y3.DIADI3     net (fanout=1)        0.267   usr/link_tracking_1_inst/track_rx_data<111>
    RAMB36_X2Y3.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.167ns (-0.100ns logic, 0.267ns route)
                                                         (-59.9% logic, 159.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y1.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_87 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.559 - 0.405)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_87 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y9.DQ         Tcko                  0.115   usr/link_tracking_1_inst/track_rx_data<87>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_87
    RAMB36_X3Y1.DIADI6     net (fanout=1)        0.262   usr/link_tracking_1_inst/track_rx_data<87>
    RAMB36_X3Y1.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.179ns (-0.083ns logic, 0.262ns route)
                                                         (-46.4% logic, 146.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y0.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_49 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.544 - 0.394)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_49 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X90Y3.BMUX       Tshcko                0.148   usr/link_tracking_1_inst/track_rx_data<55>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_49
    RAMB36_X5Y0.DIADI4     net (fanout=1)        0.225   usr/link_tracking_1_inst/track_rx_data<49>
    RAMB36_X5Y0.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.175ns (-0.050ns logic, 0.225ns route)
                                                         (-28.6% logic, 128.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm = PERIOD 
TIMEGRP         "usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm" TS_cdce_out4_p 
PHASE         -1.7465 ns HIGH 50% INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm = PERIOD TIMEGRP
        "usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm" TS_cdce_out4_p PHASE
        -1.7465 ns HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/l1accept/CLK
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X40Y61.CLK
  Clock network: usr/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/l1accept/CLK
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X40Y61.CLK
  Clock network: usr/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.521ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0 = PERIOD 
TIMEGRP         "usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0" TS_cdce_out4_n 
PHASE         -1.7465 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1418 paths analyzed, 215 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.874ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_12 (SLICE_X7Y79.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/i_12 (FF)
  Requirement:          24.950ns
  Data Path Delay:      4.743ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (0.898 - 0.984)
  Source Clock:         usr/tcc_clock rising at 10.729ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y61.A       Treg                  1.577   usr/l1accept
                                                       usr/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X6Y76.A5       net (fanout=18)       1.988   usr/l1accept
    SLICE_X6Y76.A        Tilo                  0.068   usr/_n0300
                                                       usr/_n03001
    SLICE_X7Y79.SR       net (fanout=4)        0.597   usr/_n0300
    SLICE_X7Y79.CLK      Tsrck                 0.513   usr/i<15>
                                                       usr/i_12
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (2.158ns logic, 2.585ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_0 (FF)
  Destination:          usr/i_12 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.494ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         usr/tcc_clock rising at 10.729ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_0 to usr/i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y76.AQ       Tcko                  0.337   usr/i<3>
                                                       usr/i_0
    SLICE_X6Y78.A1       net (fanout=2)        0.712   usr/i<0>
    SLICE_X6Y78.COUT     Topcya                0.409   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_lut<0>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X6Y79.CIN      net (fanout=1)        0.000   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X6Y79.CMUX     Tcinc                 0.257   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X6Y76.A3       net (fanout=2)        0.601   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X6Y76.A        Tilo                  0.068   usr/_n0300
                                                       usr/_n03001
    SLICE_X7Y79.SR       net (fanout=4)        0.597   usr/_n0300
    SLICE_X7Y79.CLK      Tsrck                 0.513   usr/i<15>
                                                       usr/i_12
    -------------------------------------------------  ---------------------------
    Total                                      3.494ns (1.584ns logic, 1.910ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_1 (FF)
  Destination:          usr/i_12 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.386ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         usr/tcc_clock rising at 10.729ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_1 to usr/i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y76.BQ       Tcko                  0.337   usr/i<3>
                                                       usr/i_1
    SLICE_X6Y78.A2       net (fanout=2)        0.604   usr/i<1>
    SLICE_X6Y78.COUT     Topcya                0.409   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_lut<0>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X6Y79.CIN      net (fanout=1)        0.000   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X6Y79.CMUX     Tcinc                 0.257   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X6Y76.A3       net (fanout=2)        0.601   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X6Y76.A        Tilo                  0.068   usr/_n0300
                                                       usr/_n03001
    SLICE_X7Y79.SR       net (fanout=4)        0.597   usr/_n0300
    SLICE_X7Y79.CLK      Tsrck                 0.513   usr/i<15>
                                                       usr/i_12
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (1.584ns logic, 1.802ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_13 (SLICE_X7Y79.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/i_13 (FF)
  Requirement:          24.950ns
  Data Path Delay:      4.743ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (0.898 - 0.984)
  Source Clock:         usr/tcc_clock rising at 10.729ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y61.A       Treg                  1.577   usr/l1accept
                                                       usr/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X6Y76.A5       net (fanout=18)       1.988   usr/l1accept
    SLICE_X6Y76.A        Tilo                  0.068   usr/_n0300
                                                       usr/_n03001
    SLICE_X7Y79.SR       net (fanout=4)        0.597   usr/_n0300
    SLICE_X7Y79.CLK      Tsrck                 0.513   usr/i<15>
                                                       usr/i_13
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (2.158ns logic, 2.585ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_0 (FF)
  Destination:          usr/i_13 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.494ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         usr/tcc_clock rising at 10.729ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_0 to usr/i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y76.AQ       Tcko                  0.337   usr/i<3>
                                                       usr/i_0
    SLICE_X6Y78.A1       net (fanout=2)        0.712   usr/i<0>
    SLICE_X6Y78.COUT     Topcya                0.409   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_lut<0>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X6Y79.CIN      net (fanout=1)        0.000   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X6Y79.CMUX     Tcinc                 0.257   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X6Y76.A3       net (fanout=2)        0.601   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X6Y76.A        Tilo                  0.068   usr/_n0300
                                                       usr/_n03001
    SLICE_X7Y79.SR       net (fanout=4)        0.597   usr/_n0300
    SLICE_X7Y79.CLK      Tsrck                 0.513   usr/i<15>
                                                       usr/i_13
    -------------------------------------------------  ---------------------------
    Total                                      3.494ns (1.584ns logic, 1.910ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_1 (FF)
  Destination:          usr/i_13 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.386ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         usr/tcc_clock rising at 10.729ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_1 to usr/i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y76.BQ       Tcko                  0.337   usr/i<3>
                                                       usr/i_1
    SLICE_X6Y78.A2       net (fanout=2)        0.604   usr/i<1>
    SLICE_X6Y78.COUT     Topcya                0.409   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_lut<0>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X6Y79.CIN      net (fanout=1)        0.000   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X6Y79.CMUX     Tcinc                 0.257   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X6Y76.A3       net (fanout=2)        0.601   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X6Y76.A        Tilo                  0.068   usr/_n0300
                                                       usr/_n03001
    SLICE_X7Y79.SR       net (fanout=4)        0.597   usr/_n0300
    SLICE_X7Y79.CLK      Tsrck                 0.513   usr/i<15>
                                                       usr/i_13
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (1.584ns logic, 1.802ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_14 (SLICE_X7Y79.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/i_14 (FF)
  Requirement:          24.950ns
  Data Path Delay:      4.743ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (0.898 - 0.984)
  Source Clock:         usr/tcc_clock rising at 10.729ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/i_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y61.A       Treg                  1.577   usr/l1accept
                                                       usr/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X6Y76.A5       net (fanout=18)       1.988   usr/l1accept
    SLICE_X6Y76.A        Tilo                  0.068   usr/_n0300
                                                       usr/_n03001
    SLICE_X7Y79.SR       net (fanout=4)        0.597   usr/_n0300
    SLICE_X7Y79.CLK      Tsrck                 0.513   usr/i<15>
                                                       usr/i_14
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (2.158ns logic, 2.585ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_0 (FF)
  Destination:          usr/i_14 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.494ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         usr/tcc_clock rising at 10.729ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_0 to usr/i_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y76.AQ       Tcko                  0.337   usr/i<3>
                                                       usr/i_0
    SLICE_X6Y78.A1       net (fanout=2)        0.712   usr/i<0>
    SLICE_X6Y78.COUT     Topcya                0.409   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_lut<0>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X6Y79.CIN      net (fanout=1)        0.000   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X6Y79.CMUX     Tcinc                 0.257   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X6Y76.A3       net (fanout=2)        0.601   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X6Y76.A        Tilo                  0.068   usr/_n0300
                                                       usr/_n03001
    SLICE_X7Y79.SR       net (fanout=4)        0.597   usr/_n0300
    SLICE_X7Y79.CLK      Tsrck                 0.513   usr/i<15>
                                                       usr/i_14
    -------------------------------------------------  ---------------------------
    Total                                      3.494ns (1.584ns logic, 1.910ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_1 (FF)
  Destination:          usr/i_14 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.386ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         usr/tcc_clock rising at 10.729ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_1 to usr/i_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y76.BQ       Tcko                  0.337   usr/i<3>
                                                       usr/i_1
    SLICE_X6Y78.A2       net (fanout=2)        0.604   usr/i<1>
    SLICE_X6Y78.COUT     Topcya                0.409   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_lut<0>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X6Y79.CIN      net (fanout=1)        0.000   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X6Y79.CMUX     Tcinc                 0.257   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X6Y76.A3       net (fanout=2)        0.601   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X6Y76.A        Tilo                  0.068   usr/_n0300
                                                       usr/_n03001
    SLICE_X7Y79.SR       net (fanout=4)        0.597   usr/_n0300
    SLICE_X7Y79.CLK      Tsrck                 0.513   usr/i<15>
                                                       usr/i_14
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (1.584ns logic, 1.802ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0" TS_cdce_out4_n PHASE
        -1.7465 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/i_0 (SLICE_X7Y76.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_0 (FF)
  Destination:          usr/i_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/tcc_clock rising at 35.679ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_0 to usr/i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y76.AQ       Tcko                  0.098   usr/i<3>
                                                       usr/i_0
    SLICE_X7Y76.A5       net (fanout=2)        0.066   usr/i<0>
    SLICE_X7Y76.CLK      Tah         (-Th)     0.017   usr/i<3>
                                                       usr/Mcount_i_lut<0>
                                                       usr/Mcount_i_cy<3>
                                                       usr/i_0
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_4 (SLICE_X7Y77.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_4 (FF)
  Destination:          usr/i_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/tcc_clock rising at 35.679ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_4 to usr/i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y77.AQ       Tcko                  0.098   usr/i<7>
                                                       usr/i_4
    SLICE_X7Y77.A5       net (fanout=2)        0.066   usr/i<4>
    SLICE_X7Y77.CLK      Tah         (-Th)     0.017   usr/i<7>
                                                       usr/Mcount_i_lut<4>
                                                       usr/Mcount_i_cy<7>
                                                       usr/i_4
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_8 (SLICE_X7Y78.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_8 (FF)
  Destination:          usr/i_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/tcc_clock rising at 35.679ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_8 to usr/i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y78.AQ       Tcko                  0.098   usr/i<11>
                                                       usr/i_8
    SLICE_X7Y78.A5       net (fanout=2)        0.067   usr/i<8>
    SLICE_X7Y78.CLK      Tah         (-Th)     0.017   usr/i<11>
                                                       usr/Mcount_i_lut<8>
                                                       usr/Mcount_i_cy<11>
                                                       usr/i_8
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.081ns logic, 0.067ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0" TS_cdce_out4_n PHASE
        -1.7465 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/l1accept/CLK
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X40Y61.CLK
  Clock network: usr/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/l1accept/CLK
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X40Y61.CLK
  Clock network: usr/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.521ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X11Y110.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y28.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y11.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y27.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X28Y26.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.137ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X39Y73.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.888ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (2.789 - 2.833)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y93.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X53Y42.B2      net (fanout=69)       3.819   system/ipb_arb/src<0>
    SLICE_X53Y42.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X42Y80.C3      net (fanout=425)      2.951   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X42Y80.C       Tilo                  0.068   system/fmc1_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y80.B6      net (fanout=1)        0.384   system/ipb_fabric/N01
    SLICE_X42Y80.B       Tilo                  0.068   system/fmc1_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X41Y84.B2      net (fanout=39)       0.993   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X41Y84.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X39Y84.C2      net (fanout=1)        0.704   system/ipb_fabric/N36
    SLICE_X39Y84.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X39Y84.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X39Y84.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y110.D2     net (fanout=4)        2.408   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y110.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y110.C2     net (fanout=7)        0.612   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y110.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X27Y105.D4     net (fanout=7)        0.662   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X27Y105.D      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y73.SR      net (fanout=15)       2.292   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y73.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.888ns (1.714ns logic, 15.174ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.698ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (2.789 - 2.833)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y93.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X45Y36.B1      net (fanout=69)       3.822   system/ipb_arb/src<0>
    SLICE_X45Y36.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X42Y80.C4      net (fanout=462)      2.758   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X42Y80.C       Tilo                  0.068   system/fmc1_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y80.B6      net (fanout=1)        0.384   system/ipb_fabric/N01
    SLICE_X42Y80.B       Tilo                  0.068   system/fmc1_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X41Y84.B2      net (fanout=39)       0.993   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X41Y84.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X39Y84.C2      net (fanout=1)        0.704   system/ipb_fabric/N36
    SLICE_X39Y84.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X39Y84.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X39Y84.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y110.D2     net (fanout=4)        2.408   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y110.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y110.C2     net (fanout=7)        0.612   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y110.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X27Y105.D4     net (fanout=7)        0.662   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X27Y105.D      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y73.SR      net (fanout=15)       2.292   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y73.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.698ns (1.714ns logic, 14.984ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.107ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (2.789 - 2.833)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y93.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X53Y42.B6      net (fanout=68)       3.038   system/ipb_arb/src<1>
    SLICE_X53Y42.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X42Y80.C3      net (fanout=425)      2.951   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X42Y80.C       Tilo                  0.068   system/fmc1_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y80.B6      net (fanout=1)        0.384   system/ipb_fabric/N01
    SLICE_X42Y80.B       Tilo                  0.068   system/fmc1_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X41Y84.B2      net (fanout=39)       0.993   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X41Y84.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X39Y84.C2      net (fanout=1)        0.704   system/ipb_fabric/N36
    SLICE_X39Y84.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X39Y84.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X39Y84.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y110.D2     net (fanout=4)        2.408   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y110.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y110.C2     net (fanout=7)        0.612   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y110.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X27Y105.D4     net (fanout=7)        0.662   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X27Y105.D      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y73.SR      net (fanout=15)       2.292   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y73.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.107ns (1.714ns logic, 14.393ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X39Y73.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.888ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (2.789 - 2.833)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y93.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X53Y42.B2      net (fanout=69)       3.819   system/ipb_arb/src<0>
    SLICE_X53Y42.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X42Y80.C3      net (fanout=425)      2.951   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X42Y80.C       Tilo                  0.068   system/fmc1_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y80.B6      net (fanout=1)        0.384   system/ipb_fabric/N01
    SLICE_X42Y80.B       Tilo                  0.068   system/fmc1_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X41Y84.B2      net (fanout=39)       0.993   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X41Y84.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X39Y84.C2      net (fanout=1)        0.704   system/ipb_fabric/N36
    SLICE_X39Y84.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X39Y84.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X39Y84.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y110.D2     net (fanout=4)        2.408   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y110.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y110.C2     net (fanout=7)        0.612   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y110.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X27Y105.D4     net (fanout=7)        0.662   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X27Y105.D      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y73.SR      net (fanout=15)       2.292   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y73.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.888ns (1.714ns logic, 15.174ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.698ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (2.789 - 2.833)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y93.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X45Y36.B1      net (fanout=69)       3.822   system/ipb_arb/src<0>
    SLICE_X45Y36.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X42Y80.C4      net (fanout=462)      2.758   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X42Y80.C       Tilo                  0.068   system/fmc1_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y80.B6      net (fanout=1)        0.384   system/ipb_fabric/N01
    SLICE_X42Y80.B       Tilo                  0.068   system/fmc1_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X41Y84.B2      net (fanout=39)       0.993   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X41Y84.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X39Y84.C2      net (fanout=1)        0.704   system/ipb_fabric/N36
    SLICE_X39Y84.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X39Y84.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X39Y84.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y110.D2     net (fanout=4)        2.408   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y110.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y110.C2     net (fanout=7)        0.612   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y110.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X27Y105.D4     net (fanout=7)        0.662   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X27Y105.D      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y73.SR      net (fanout=15)       2.292   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y73.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.698ns (1.714ns logic, 14.984ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.107ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (2.789 - 2.833)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y93.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X53Y42.B6      net (fanout=68)       3.038   system/ipb_arb/src<1>
    SLICE_X53Y42.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X42Y80.C3      net (fanout=425)      2.951   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X42Y80.C       Tilo                  0.068   system/fmc1_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y80.B6      net (fanout=1)        0.384   system/ipb_fabric/N01
    SLICE_X42Y80.B       Tilo                  0.068   system/fmc1_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X41Y84.B2      net (fanout=39)       0.993   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X41Y84.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X39Y84.C2      net (fanout=1)        0.704   system/ipb_fabric/N36
    SLICE_X39Y84.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X39Y84.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X39Y84.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y110.D2     net (fanout=4)        2.408   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y110.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y110.C2     net (fanout=7)        0.612   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y110.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X27Y105.D4     net (fanout=7)        0.662   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X27Y105.D      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y73.SR      net (fanout=15)       2.292   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y73.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.107ns (1.714ns logic, 14.393ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_30 (SLICE_X35Y90.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.475ns (Levels of Logic = 9)
  Clock Path Skew:      -0.182ns (2.651 - 2.833)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y93.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X53Y42.B2      net (fanout=69)       3.819   system/ipb_arb/src<0>
    SLICE_X53Y42.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X42Y80.C3      net (fanout=425)      2.951   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X42Y80.C       Tilo                  0.068   system/fmc1_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y80.B6      net (fanout=1)        0.384   system/ipb_fabric/N01
    SLICE_X42Y80.B       Tilo                  0.068   system/fmc1_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X41Y84.B2      net (fanout=39)       0.993   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X41Y84.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X39Y84.C2      net (fanout=1)        0.704   system/ipb_fabric/N36
    SLICE_X39Y84.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X39Y84.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X39Y84.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y110.D2     net (fanout=4)        2.408   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y110.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y110.C2     net (fanout=7)        0.612   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y110.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X27Y105.D4     net (fanout=7)        0.662   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X27Y105.D      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y90.SR      net (fanout=15)       1.879   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y90.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<29>
                                                       system/sram2_if/sramInterface/DATA_O_30
    -------------------------------------------------  ---------------------------
    Total                                     16.475ns (1.714ns logic, 14.761ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.285ns (Levels of Logic = 9)
  Clock Path Skew:      -0.182ns (2.651 - 2.833)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y93.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X45Y36.B1      net (fanout=69)       3.822   system/ipb_arb/src<0>
    SLICE_X45Y36.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X42Y80.C4      net (fanout=462)      2.758   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X42Y80.C       Tilo                  0.068   system/fmc1_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y80.B6      net (fanout=1)        0.384   system/ipb_fabric/N01
    SLICE_X42Y80.B       Tilo                  0.068   system/fmc1_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X41Y84.B2      net (fanout=39)       0.993   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X41Y84.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X39Y84.C2      net (fanout=1)        0.704   system/ipb_fabric/N36
    SLICE_X39Y84.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X39Y84.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X39Y84.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y110.D2     net (fanout=4)        2.408   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y110.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y110.C2     net (fanout=7)        0.612   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y110.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X27Y105.D4     net (fanout=7)        0.662   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X27Y105.D      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y90.SR      net (fanout=15)       1.879   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y90.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<29>
                                                       system/sram2_if/sramInterface/DATA_O_30
    -------------------------------------------------  ---------------------------
    Total                                     16.285ns (1.714ns logic, 14.571ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.694ns (Levels of Logic = 9)
  Clock Path Skew:      -0.182ns (2.651 - 2.833)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y93.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X53Y42.B6      net (fanout=68)       3.038   system/ipb_arb/src<1>
    SLICE_X53Y42.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X42Y80.C3      net (fanout=425)      2.951   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X42Y80.C       Tilo                  0.068   system/fmc1_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y80.B6      net (fanout=1)        0.384   system/ipb_fabric/N01
    SLICE_X42Y80.B       Tilo                  0.068   system/fmc1_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X41Y84.B2      net (fanout=39)       0.993   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X41Y84.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X39Y84.C2      net (fanout=1)        0.704   system/ipb_fabric/N36
    SLICE_X39Y84.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X39Y84.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X39Y84.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y110.D2     net (fanout=4)        2.408   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y110.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y110.C2     net (fanout=7)        0.612   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y110.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X27Y105.D4     net (fanout=7)        0.662   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X27Y105.D      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y90.SR      net (fanout=15)       1.879   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y90.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<29>
                                                       system/sram2_if/sramInterface/DATA_O_30
    -------------------------------------------------  ---------------------------
    Total                                     15.694ns (1.714ns logic, 13.980ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_20 (SLICE_X40Y90.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.374ns (Levels of Logic = 2)
  Clock Path Skew:      0.083ns (1.277 - 1.194)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y93.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X40Y90.C5      net (fanout=68)       0.189   system/ipb_arb/src<1>
    SLICE_X40Y90.C       Tilo                  0.034   system/sram_w[2]_addr<20>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X40Y90.D3      net (fanout=5)        0.130   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X40Y90.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<20>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram2_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.374ns (0.055ns logic, 0.319ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 2)
  Clock Path Skew:      0.086ns (1.277 - 1.191)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 to system/sram2_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y96.AQ      Tcko                  0.115   system/ipb_from_masters[2]_ipb_addr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_20
    SLICE_X40Y90.C3      net (fanout=2)        0.234   system/ipb_from_masters[2]_ipb_addr<20>
    SLICE_X40Y90.C       Tilo                  0.034   system/sram_w[2]_addr<20>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X40Y90.D3      net (fanout=5)        0.130   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X40Y90.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<20>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram2_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.072ns logic, 0.364ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 2)
  Clock Path Skew:      0.083ns (1.277 - 1.194)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y93.AQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X40Y90.C1      net (fanout=69)       0.302   system/ipb_arb/src<0>
    SLICE_X40Y90.C       Tilo                  0.034   system/sram_w[2]_addr<20>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X40Y90.D3      net (fanout=5)        0.130   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X40Y90.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<20>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram2_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.055ns logic, 0.432ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_19 (SLICE_X40Y90.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 2)
  Clock Path Skew:      0.083ns (1.277 - 1.194)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y93.AQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X40Y90.A5      net (fanout=69)       0.199   system/ipb_arb/src<0>
    SLICE_X40Y90.A       Tilo                  0.034   system/sram_w[2]_addr<20>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X40Y90.B3      net (fanout=5)        0.125   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X40Y90.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<20>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram2_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.055ns logic, 0.324ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 2)
  Clock Path Skew:      0.083ns (1.277 - 1.194)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y93.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X40Y90.A3      net (fanout=68)       0.244   system/ipb_arb/src<1>
    SLICE_X40Y90.A       Tilo                  0.034   system/sram_w[2]_addr<20>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X40Y90.B3      net (fanout=5)        0.125   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X40Y90.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<20>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram2_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.055ns logic, 0.369ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 2)
  Clock Path Skew:      0.085ns (1.277 - 1.192)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 to system/sram2_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y95.DQ      Tcko                  0.115   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_19
    SLICE_X40Y90.A1      net (fanout=2)        0.335   system/ipb_from_masters[2]_ipb_addr<19>
    SLICE_X40Y90.A       Tilo                  0.034   system/sram_w[2]_addr<20>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X40Y90.B3      net (fanout=5)        0.125   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X40Y90.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<20>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram2_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.532ns (0.072ns logic, 0.460ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X56Y160.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y160.AQ     Tcko                  0.115   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X56Y160.A5     net (fanout=3)        0.077   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X56Y160.CLK    Tah         (-Th)     0.101   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (0.014ns logic, 0.077ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X11Y110.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10511729 paths analyzed, 14331 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.378ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB36_X5Y8.WEAU0), 13318 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.395ns (Levels of Logic = 12)
  Clock Path Skew:      0.102ns (1.599 - 1.497)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X42Y93.AQ        Tcko                  0.337   system/ipb_arb/src<1>
                                                         system/ipb_arb/src_0
    SLICE_X55Y47.C2        net (fanout=69)       3.573   system/ipb_arb/src<0>
    SLICE_X55Y47.C         Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<6>
                                                         system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X50Y70.D5        net (fanout=74)       1.393   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X50Y70.D         Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                         system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X41Y80.A2        net (fanout=1)        1.190   system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X41Y80.A         Tilo                  0.068   system/ipb_usr_fabric/N134
                                                         system/ipb_usr_fabric/GND_364_o_INV_1028_o13
    SLICE_X45Y70.C1        net (fanout=6)        1.033   system/ipb_usr_fabric/GND_364_o_INV_1028_o1
    SLICE_X45Y70.CMUX      Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000072<1>
                                                         system/ipb_usr_fabric/Mmux_n039821
    SLICE_X44Y69.B2        net (fanout=1)        0.605   system/ipb_usr_fabric/Mmux_n03982
    SLICE_X44Y69.B         Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                         system/ipb_usr_fabric/Mmux_n039824
    SLICE_X53Y50.D3        net (fanout=32)       1.605   system/ipb_usr_fabric/n0398<1>
    SLICE_X53Y50.DMUX      Tilo                  0.181   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                         system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X53Y50.B6        net (fanout=11)       0.248   user_ipb_mosi[10]_ipb_strobe
    SLICE_X53Y50.B         Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                         usr/link_tracking_1_inst/ipb_info_inst/ipb_miso_o_ipb_ack1
    SLICE_X43Y85.D2        net (fanout=1)        2.150   user_ipb_miso[10]_ipb_ack
    SLICE_X43Y85.D         Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                         system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X43Y85.C2        net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X43Y85.C         Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                         system/ipb_fabric/ored_ack<0>1
    SLICE_X62Y70.C5        net (fanout=18)       1.315   system/ipb_from_fabric_ipb_ack
    SLICE_X62Y70.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X62Y70.D3        net (fanout=1)        0.345   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X62Y70.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X81Y55.A1        net (fanout=7)        2.013   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X81Y55.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y8.WEAU0      net (fanout=64)       1.558   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X5Y8.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ---------------------------------------------------  ---------------------------
    Total                                       19.395ns (1.904ns logic, 17.491ns route)
                                                         (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.299ns (Levels of Logic = 12)
  Clock Path Skew:      0.102ns (1.599 - 1.497)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X42Y93.AQ        Tcko                  0.337   system/ipb_arb/src<1>
                                                         system/ipb_arb/src_0
    SLICE_X55Y47.C2        net (fanout=69)       3.573   system/ipb_arb/src<0>
    SLICE_X55Y47.C         Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<6>
                                                         system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X50Y70.D5        net (fanout=74)       1.393   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X50Y70.D         Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                         system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X41Y80.A2        net (fanout=1)        1.190   system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X41Y80.A         Tilo                  0.068   system/ipb_usr_fabric/N134
                                                         system/ipb_usr_fabric/GND_364_o_INV_1028_o13
    SLICE_X45Y70.C1        net (fanout=6)        1.033   system/ipb_usr_fabric/GND_364_o_INV_1028_o1
    SLICE_X45Y70.CMUX      Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000072<1>
                                                         system/ipb_usr_fabric/Mmux_n039821
    SLICE_X44Y69.B2        net (fanout=1)        0.605   system/ipb_usr_fabric/Mmux_n03982
    SLICE_X44Y69.B         Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                         system/ipb_usr_fabric/Mmux_n039824
    SLICE_X47Y52.B3        net (fanout=32)       1.466   system/ipb_usr_fabric/n0398<1>
    SLICE_X47Y52.BMUX      Tilo                  0.211   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                         system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X47Y52.C2        net (fanout=5)        0.473   user_ipb_mosi[4]_ipb_strobe
    SLICE_X47Y52.C         Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X43Y85.D1        net (fanout=1)        1.938   user_ipb_miso[4]_ipb_ack
    SLICE_X43Y85.D         Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                         system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X43Y85.C2        net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X43Y85.C         Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                         system/ipb_fabric/ored_ack<0>1
    SLICE_X62Y70.C5        net (fanout=18)       1.315   system/ipb_from_fabric_ipb_ack
    SLICE_X62Y70.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X62Y70.D3        net (fanout=1)        0.345   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X62Y70.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X81Y55.A1        net (fanout=7)        2.013   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X81Y55.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y8.WEAU0      net (fanout=64)       1.558   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X5Y8.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ---------------------------------------------------  ---------------------------
    Total                                       19.299ns (1.934ns logic, 17.365ns route)
                                                         (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.267ns (Levels of Logic = 12)
  Clock Path Skew:      0.102ns (1.599 - 1.497)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X42Y93.AQ        Tcko                  0.337   system/ipb_arb/src<1>
                                                         system/ipb_arb/src_0
    SLICE_X55Y47.C2        net (fanout=69)       3.573   system/ipb_arb/src<0>
    SLICE_X55Y47.C         Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<6>
                                                         system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X50Y70.D5        net (fanout=74)       1.393   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X50Y70.D         Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                         system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X41Y80.A2        net (fanout=1)        1.190   system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X41Y80.A         Tilo                  0.068   system/ipb_usr_fabric/N134
                                                         system/ipb_usr_fabric/GND_364_o_INV_1028_o13
    SLICE_X45Y70.C1        net (fanout=6)        1.033   system/ipb_usr_fabric/GND_364_o_INV_1028_o1
    SLICE_X45Y70.CMUX      Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000072<1>
                                                         system/ipb_usr_fabric/Mmux_n039821
    SLICE_X44Y69.B2        net (fanout=1)        0.605   system/ipb_usr_fabric/Mmux_n03982
    SLICE_X44Y69.B         Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                         system/ipb_usr_fabric/Mmux_n039824
    SLICE_X53Y50.D3        net (fanout=32)       1.605   system/ipb_usr_fabric/n0398<1>
    SLICE_X53Y50.D         Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                         system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y50.C2        net (fanout=3)        0.468   user_ipb_mosi[1]_ipb_strobe
    SLICE_X53Y50.C         Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                         usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X43Y85.D4        net (fanout=1)        1.915   user_ipb_miso[1]_ipb_ack
    SLICE_X43Y85.D         Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                         system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X43Y85.C2        net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X43Y85.C         Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                         system/ipb_fabric/ored_ack<0>1
    SLICE_X62Y70.C5        net (fanout=18)       1.315   system/ipb_from_fabric_ipb_ack
    SLICE_X62Y70.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X62Y70.D3        net (fanout=1)        0.345   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X62Y70.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X81Y55.A1        net (fanout=7)        2.013   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X81Y55.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y8.WEAU0      net (fanout=64)       1.558   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X5Y8.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ---------------------------------------------------  ---------------------------
    Total                                       19.267ns (1.791ns logic, 17.476ns route)
                                                         (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB36_X5Y8.WEAU1), 13318 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.395ns (Levels of Logic = 12)
  Clock Path Skew:      0.102ns (1.599 - 1.497)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X42Y93.AQ        Tcko                  0.337   system/ipb_arb/src<1>
                                                         system/ipb_arb/src_0
    SLICE_X55Y47.C2        net (fanout=69)       3.573   system/ipb_arb/src<0>
    SLICE_X55Y47.C         Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<6>
                                                         system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X50Y70.D5        net (fanout=74)       1.393   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X50Y70.D         Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                         system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X41Y80.A2        net (fanout=1)        1.190   system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X41Y80.A         Tilo                  0.068   system/ipb_usr_fabric/N134
                                                         system/ipb_usr_fabric/GND_364_o_INV_1028_o13
    SLICE_X45Y70.C1        net (fanout=6)        1.033   system/ipb_usr_fabric/GND_364_o_INV_1028_o1
    SLICE_X45Y70.CMUX      Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000072<1>
                                                         system/ipb_usr_fabric/Mmux_n039821
    SLICE_X44Y69.B2        net (fanout=1)        0.605   system/ipb_usr_fabric/Mmux_n03982
    SLICE_X44Y69.B         Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                         system/ipb_usr_fabric/Mmux_n039824
    SLICE_X53Y50.D3        net (fanout=32)       1.605   system/ipb_usr_fabric/n0398<1>
    SLICE_X53Y50.DMUX      Tilo                  0.181   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                         system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X53Y50.B6        net (fanout=11)       0.248   user_ipb_mosi[10]_ipb_strobe
    SLICE_X53Y50.B         Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                         usr/link_tracking_1_inst/ipb_info_inst/ipb_miso_o_ipb_ack1
    SLICE_X43Y85.D2        net (fanout=1)        2.150   user_ipb_miso[10]_ipb_ack
    SLICE_X43Y85.D         Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                         system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X43Y85.C2        net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X43Y85.C         Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                         system/ipb_fabric/ored_ack<0>1
    SLICE_X62Y70.C5        net (fanout=18)       1.315   system/ipb_from_fabric_ipb_ack
    SLICE_X62Y70.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X62Y70.D3        net (fanout=1)        0.345   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X62Y70.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X81Y55.A1        net (fanout=7)        2.013   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X81Y55.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y8.WEAU1      net (fanout=64)       1.558   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X5Y8.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ---------------------------------------------------  ---------------------------
    Total                                       19.395ns (1.904ns logic, 17.491ns route)
                                                         (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.299ns (Levels of Logic = 12)
  Clock Path Skew:      0.102ns (1.599 - 1.497)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X42Y93.AQ        Tcko                  0.337   system/ipb_arb/src<1>
                                                         system/ipb_arb/src_0
    SLICE_X55Y47.C2        net (fanout=69)       3.573   system/ipb_arb/src<0>
    SLICE_X55Y47.C         Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<6>
                                                         system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X50Y70.D5        net (fanout=74)       1.393   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X50Y70.D         Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                         system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X41Y80.A2        net (fanout=1)        1.190   system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X41Y80.A         Tilo                  0.068   system/ipb_usr_fabric/N134
                                                         system/ipb_usr_fabric/GND_364_o_INV_1028_o13
    SLICE_X45Y70.C1        net (fanout=6)        1.033   system/ipb_usr_fabric/GND_364_o_INV_1028_o1
    SLICE_X45Y70.CMUX      Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000072<1>
                                                         system/ipb_usr_fabric/Mmux_n039821
    SLICE_X44Y69.B2        net (fanout=1)        0.605   system/ipb_usr_fabric/Mmux_n03982
    SLICE_X44Y69.B         Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                         system/ipb_usr_fabric/Mmux_n039824
    SLICE_X47Y52.B3        net (fanout=32)       1.466   system/ipb_usr_fabric/n0398<1>
    SLICE_X47Y52.BMUX      Tilo                  0.211   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                         system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X47Y52.C2        net (fanout=5)        0.473   user_ipb_mosi[4]_ipb_strobe
    SLICE_X47Y52.C         Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X43Y85.D1        net (fanout=1)        1.938   user_ipb_miso[4]_ipb_ack
    SLICE_X43Y85.D         Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                         system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X43Y85.C2        net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X43Y85.C         Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                         system/ipb_fabric/ored_ack<0>1
    SLICE_X62Y70.C5        net (fanout=18)       1.315   system/ipb_from_fabric_ipb_ack
    SLICE_X62Y70.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X62Y70.D3        net (fanout=1)        0.345   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X62Y70.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X81Y55.A1        net (fanout=7)        2.013   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X81Y55.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y8.WEAU1      net (fanout=64)       1.558   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X5Y8.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ---------------------------------------------------  ---------------------------
    Total                                       19.299ns (1.934ns logic, 17.365ns route)
                                                         (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.267ns (Levels of Logic = 12)
  Clock Path Skew:      0.102ns (1.599 - 1.497)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X42Y93.AQ        Tcko                  0.337   system/ipb_arb/src<1>
                                                         system/ipb_arb/src_0
    SLICE_X55Y47.C2        net (fanout=69)       3.573   system/ipb_arb/src<0>
    SLICE_X55Y47.C         Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<6>
                                                         system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X50Y70.D5        net (fanout=74)       1.393   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X50Y70.D         Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                         system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X41Y80.A2        net (fanout=1)        1.190   system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X41Y80.A         Tilo                  0.068   system/ipb_usr_fabric/N134
                                                         system/ipb_usr_fabric/GND_364_o_INV_1028_o13
    SLICE_X45Y70.C1        net (fanout=6)        1.033   system/ipb_usr_fabric/GND_364_o_INV_1028_o1
    SLICE_X45Y70.CMUX      Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000072<1>
                                                         system/ipb_usr_fabric/Mmux_n039821
    SLICE_X44Y69.B2        net (fanout=1)        0.605   system/ipb_usr_fabric/Mmux_n03982
    SLICE_X44Y69.B         Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                         system/ipb_usr_fabric/Mmux_n039824
    SLICE_X53Y50.D3        net (fanout=32)       1.605   system/ipb_usr_fabric/n0398<1>
    SLICE_X53Y50.D         Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                         system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y50.C2        net (fanout=3)        0.468   user_ipb_mosi[1]_ipb_strobe
    SLICE_X53Y50.C         Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                         usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X43Y85.D4        net (fanout=1)        1.915   user_ipb_miso[1]_ipb_ack
    SLICE_X43Y85.D         Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                         system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X43Y85.C2        net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X43Y85.C         Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                         system/ipb_fabric/ored_ack<0>1
    SLICE_X62Y70.C5        net (fanout=18)       1.315   system/ipb_from_fabric_ipb_ack
    SLICE_X62Y70.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X62Y70.D3        net (fanout=1)        0.345   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X62Y70.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X81Y55.A1        net (fanout=7)        2.013   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X81Y55.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y8.WEAU1      net (fanout=64)       1.558   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X5Y8.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ---------------------------------------------------  ---------------------------
    Total                                       19.267ns (1.791ns logic, 17.476ns route)
                                                         (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB36_X5Y8.WEAU2), 13318 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.395ns (Levels of Logic = 12)
  Clock Path Skew:      0.102ns (1.599 - 1.497)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X42Y93.AQ        Tcko                  0.337   system/ipb_arb/src<1>
                                                         system/ipb_arb/src_0
    SLICE_X55Y47.C2        net (fanout=69)       3.573   system/ipb_arb/src<0>
    SLICE_X55Y47.C         Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<6>
                                                         system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X50Y70.D5        net (fanout=74)       1.393   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X50Y70.D         Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                         system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X41Y80.A2        net (fanout=1)        1.190   system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X41Y80.A         Tilo                  0.068   system/ipb_usr_fabric/N134
                                                         system/ipb_usr_fabric/GND_364_o_INV_1028_o13
    SLICE_X45Y70.C1        net (fanout=6)        1.033   system/ipb_usr_fabric/GND_364_o_INV_1028_o1
    SLICE_X45Y70.CMUX      Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000072<1>
                                                         system/ipb_usr_fabric/Mmux_n039821
    SLICE_X44Y69.B2        net (fanout=1)        0.605   system/ipb_usr_fabric/Mmux_n03982
    SLICE_X44Y69.B         Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                         system/ipb_usr_fabric/Mmux_n039824
    SLICE_X53Y50.D3        net (fanout=32)       1.605   system/ipb_usr_fabric/n0398<1>
    SLICE_X53Y50.DMUX      Tilo                  0.181   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                         system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X53Y50.B6        net (fanout=11)       0.248   user_ipb_mosi[10]_ipb_strobe
    SLICE_X53Y50.B         Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                         usr/link_tracking_1_inst/ipb_info_inst/ipb_miso_o_ipb_ack1
    SLICE_X43Y85.D2        net (fanout=1)        2.150   user_ipb_miso[10]_ipb_ack
    SLICE_X43Y85.D         Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                         system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X43Y85.C2        net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X43Y85.C         Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                         system/ipb_fabric/ored_ack<0>1
    SLICE_X62Y70.C5        net (fanout=18)       1.315   system/ipb_from_fabric_ipb_ack
    SLICE_X62Y70.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X62Y70.D3        net (fanout=1)        0.345   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X62Y70.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X81Y55.A1        net (fanout=7)        2.013   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X81Y55.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y8.WEAU2      net (fanout=64)       1.558   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X5Y8.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ---------------------------------------------------  ---------------------------
    Total                                       19.395ns (1.904ns logic, 17.491ns route)
                                                         (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.299ns (Levels of Logic = 12)
  Clock Path Skew:      0.102ns (1.599 - 1.497)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X42Y93.AQ        Tcko                  0.337   system/ipb_arb/src<1>
                                                         system/ipb_arb/src_0
    SLICE_X55Y47.C2        net (fanout=69)       3.573   system/ipb_arb/src<0>
    SLICE_X55Y47.C         Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<6>
                                                         system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X50Y70.D5        net (fanout=74)       1.393   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X50Y70.D         Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                         system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X41Y80.A2        net (fanout=1)        1.190   system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X41Y80.A         Tilo                  0.068   system/ipb_usr_fabric/N134
                                                         system/ipb_usr_fabric/GND_364_o_INV_1028_o13
    SLICE_X45Y70.C1        net (fanout=6)        1.033   system/ipb_usr_fabric/GND_364_o_INV_1028_o1
    SLICE_X45Y70.CMUX      Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000072<1>
                                                         system/ipb_usr_fabric/Mmux_n039821
    SLICE_X44Y69.B2        net (fanout=1)        0.605   system/ipb_usr_fabric/Mmux_n03982
    SLICE_X44Y69.B         Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                         system/ipb_usr_fabric/Mmux_n039824
    SLICE_X47Y52.B3        net (fanout=32)       1.466   system/ipb_usr_fabric/n0398<1>
    SLICE_X47Y52.BMUX      Tilo                  0.211   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                         system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X47Y52.C2        net (fanout=5)        0.473   user_ipb_mosi[4]_ipb_strobe
    SLICE_X47Y52.C         Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X43Y85.D1        net (fanout=1)        1.938   user_ipb_miso[4]_ipb_ack
    SLICE_X43Y85.D         Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                         system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X43Y85.C2        net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X43Y85.C         Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                         system/ipb_fabric/ored_ack<0>1
    SLICE_X62Y70.C5        net (fanout=18)       1.315   system/ipb_from_fabric_ipb_ack
    SLICE_X62Y70.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X62Y70.D3        net (fanout=1)        0.345   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X62Y70.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X81Y55.A1        net (fanout=7)        2.013   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X81Y55.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y8.WEAU2      net (fanout=64)       1.558   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X5Y8.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ---------------------------------------------------  ---------------------------
    Total                                       19.299ns (1.934ns logic, 17.365ns route)
                                                         (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.267ns (Levels of Logic = 12)
  Clock Path Skew:      0.102ns (1.599 - 1.497)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X42Y93.AQ        Tcko                  0.337   system/ipb_arb/src<1>
                                                         system/ipb_arb/src_0
    SLICE_X55Y47.C2        net (fanout=69)       3.573   system/ipb_arb/src<0>
    SLICE_X55Y47.C         Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<6>
                                                         system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X50Y70.D5        net (fanout=74)       1.393   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X50Y70.D         Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                         system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X41Y80.A2        net (fanout=1)        1.190   system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X41Y80.A         Tilo                  0.068   system/ipb_usr_fabric/N134
                                                         system/ipb_usr_fabric/GND_364_o_INV_1028_o13
    SLICE_X45Y70.C1        net (fanout=6)        1.033   system/ipb_usr_fabric/GND_364_o_INV_1028_o1
    SLICE_X45Y70.CMUX      Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000072<1>
                                                         system/ipb_usr_fabric/Mmux_n039821
    SLICE_X44Y69.B2        net (fanout=1)        0.605   system/ipb_usr_fabric/Mmux_n03982
    SLICE_X44Y69.B         Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                         system/ipb_usr_fabric/Mmux_n039824
    SLICE_X53Y50.D3        net (fanout=32)       1.605   system/ipb_usr_fabric/n0398<1>
    SLICE_X53Y50.D         Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                         system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y50.C2        net (fanout=3)        0.468   user_ipb_mosi[1]_ipb_strobe
    SLICE_X53Y50.C         Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                         usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X43Y85.D4        net (fanout=1)        1.915   user_ipb_miso[1]_ipb_ack
    SLICE_X43Y85.D         Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                         system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X43Y85.C2        net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X43Y85.C         Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                         system/ipb_fabric/ored_ack<0>1
    SLICE_X62Y70.C5        net (fanout=18)       1.315   system/ipb_from_fabric_ipb_ack
    SLICE_X62Y70.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X62Y70.D3        net (fanout=1)        0.345   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X62Y70.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X81Y55.A1        net (fanout=7)        2.013   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X81Y55.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y8.WEAU2      net (fanout=64)       1.558   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X5Y8.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ---------------------------------------------------  ---------------------------
    Total                                       19.267ns (1.791ns logic, 17.476ns route)
                                                         (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/bytetowrite_6 (SLICE_X13Y39.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/mst.i2c_m/u2/wrdata_6 (FF)
  Destination:          system/mst.i2c_m/u2/bytetowrite_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.709 - 0.604)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/mst.i2c_m/u2/wrdata_6 to system/mst.i2c_m/u2/bytetowrite_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.CQ      Tcko                  0.115   system/mst.i2c_m/u2/wrdata<7>
                                                       system/mst.i2c_m/u2/wrdata_6
    SLICE_X13Y39.C6      net (fanout=2)        0.091   system/mst.i2c_m/u2/wrdata<6>
    SLICE_X13Y39.CLK     Tah         (-Th)     0.056   system/mst.i2c_m/bytetowrite<7>
                                                       system/mst.i2c_m/u2/ctrlfsm[3]_bytetowrite[7]_wide_mux_107_OUT<6>1
                                                       system/mst.i2c_m/u2/bytetowrite_6
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.059ns logic, 0.091ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X40Y72.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_16_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_16_8 to system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y72.AQ      Tcko                  0.098   system/regs_from_ipbus<16><11>
                                                       system/ipb_sys_regs/regs_16_8
    SLICE_X40Y72.AI      net (fanout=2)        0.054   system/regs_from_ipbus<16><8>
    SLICE_X40Y72.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (0.011ns logic, 0.054ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_2 (SLICE_X80Y86.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.075ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y86.BQ      Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf_1
    SLICE_X80Y86.D6      net (fanout=6)        0.054   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf<1>
    SLICE_X80Y86.CLK     Tah         (-Th)     0.077   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/Mmux_busy_ipb_clk.busy_buf[3]_GND_211_o_mux_18_OUT21
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_2
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (0.021ns logic, 0.054ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y28.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y11.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y27.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.618ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_10 (SLICE_X37Y70.B2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.240ns (Levels of Logic = 6)
  Clock Path Skew:      -0.173ns (2.785 - 2.958)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/data_i_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y67.BQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X62Y77.B1      net (fanout=43)       1.303   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X62Y77.B       Tilo                  0.068   system/ip_mac/eep_ip_str_curr
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.B4     net (fanout=2)        3.928   system/ipb_from_masters[0]_ipb_write
    SLICE_X56Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X42Y50.B4      net (fanout=29)       8.343   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X42Y50.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X42Y50.A6      net (fanout=2)        0.130   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X42Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y52.A5      net (fanout=3)        0.430   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y52.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X37Y70.B2      net (fanout=70)       2.359   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X37Y70.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT21
                                                       system/sram1_if/sramInterface/data_i_r_10
    -------------------------------------------------  ---------------------------
    Total                                     17.240ns (0.747ns logic, 16.493ns route)
                                                       (4.3% logic, 95.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.118ns (Levels of Logic = 6)
  Clock Path Skew:      -0.173ns (2.785 - 2.958)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/data_i_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y67.DQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X62Y77.B2      net (fanout=42)       1.181   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X62Y77.B       Tilo                  0.068   system/ip_mac/eep_ip_str_curr
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.B4     net (fanout=2)        3.928   system/ipb_from_masters[0]_ipb_write
    SLICE_X56Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X42Y50.B4      net (fanout=29)       8.343   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X42Y50.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X42Y50.A6      net (fanout=2)        0.130   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X42Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y52.A5      net (fanout=3)        0.430   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y52.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X37Y70.B2      net (fanout=70)       2.359   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X37Y70.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT21
                                                       system/sram1_if/sramInterface/data_i_r_10
    -------------------------------------------------  ---------------------------
    Total                                     17.118ns (0.747ns logic, 16.371ns route)
                                                       (4.4% logic, 95.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.079ns (Levels of Logic = 6)
  Clock Path Skew:      -0.173ns (2.785 - 2.958)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/sram1_if/sramInterface/data_i_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y67.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X62Y77.B5      net (fanout=43)       1.142   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X62Y77.B       Tilo                  0.068   system/ip_mac/eep_ip_str_curr
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.B4     net (fanout=2)        3.928   system/ipb_from_masters[0]_ipb_write
    SLICE_X56Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X42Y50.B4      net (fanout=29)       8.343   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X42Y50.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X42Y50.A6      net (fanout=2)        0.130   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X42Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y52.A5      net (fanout=3)        0.430   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y52.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X37Y70.B2      net (fanout=70)       2.359   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X37Y70.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT21
                                                       system/sram1_if/sramInterface/data_i_r_10
    -------------------------------------------------  ---------------------------
    Total                                     17.079ns (0.747ns logic, 16.332ns route)
                                                       (4.4% logic, 95.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_23 (SLICE_X36Y71.D4), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_23 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.222ns (Levels of Logic = 6)
  Clock Path Skew:      -0.172ns (2.786 - 2.958)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/data_i_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y67.BQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X62Y77.B1      net (fanout=43)       1.303   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X62Y77.B       Tilo                  0.068   system/ip_mac/eep_ip_str_curr
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.B4     net (fanout=2)        3.928   system/ipb_from_masters[0]_ipb_write
    SLICE_X56Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X42Y50.B4      net (fanout=29)       8.343   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X42Y50.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X42Y50.A6      net (fanout=2)        0.130   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X42Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y52.A5      net (fanout=3)        0.430   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y52.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X36Y71.D4      net (fanout=70)       2.383   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X36Y71.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT161
                                                       system/sram1_if/sramInterface/data_i_r_23
    -------------------------------------------------  ---------------------------
    Total                                     17.222ns (0.705ns logic, 16.517ns route)
                                                       (4.1% logic, 95.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_23 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.100ns (Levels of Logic = 6)
  Clock Path Skew:      -0.172ns (2.786 - 2.958)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/data_i_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y67.DQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X62Y77.B2      net (fanout=42)       1.181   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X62Y77.B       Tilo                  0.068   system/ip_mac/eep_ip_str_curr
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.B4     net (fanout=2)        3.928   system/ipb_from_masters[0]_ipb_write
    SLICE_X56Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X42Y50.B4      net (fanout=29)       8.343   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X42Y50.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X42Y50.A6      net (fanout=2)        0.130   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X42Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y52.A5      net (fanout=3)        0.430   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y52.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X36Y71.D4      net (fanout=70)       2.383   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X36Y71.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT161
                                                       system/sram1_if/sramInterface/data_i_r_23
    -------------------------------------------------  ---------------------------
    Total                                     17.100ns (0.705ns logic, 16.395ns route)
                                                       (4.1% logic, 95.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_23 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.061ns (Levels of Logic = 6)
  Clock Path Skew:      -0.172ns (2.786 - 2.958)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/sram1_if/sramInterface/data_i_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y67.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X62Y77.B5      net (fanout=43)       1.142   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X62Y77.B       Tilo                  0.068   system/ip_mac/eep_ip_str_curr
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.B4     net (fanout=2)        3.928   system/ipb_from_masters[0]_ipb_write
    SLICE_X56Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X42Y50.B4      net (fanout=29)       8.343   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X42Y50.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X42Y50.A6      net (fanout=2)        0.130   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X42Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y52.A5      net (fanout=3)        0.430   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y52.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X36Y71.D4      net (fanout=70)       2.383   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X36Y71.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT161
                                                       system/sram1_if/sramInterface/data_i_r_23
    -------------------------------------------------  ---------------------------
    Total                                     17.061ns (0.705ns logic, 16.356ns route)
                                                       (4.1% logic, 95.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X35Y69.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.146ns (Levels of Logic = 5)
  Clock Path Skew:      -0.194ns (2.764 - 2.958)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y67.BQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X62Y77.B1      net (fanout=43)       1.303   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X62Y77.B       Tilo                  0.068   system/ip_mac/eep_ip_str_curr
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.B4     net (fanout=2)        3.928   system/ipb_from_masters[0]_ipb_write
    SLICE_X56Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X42Y50.B4      net (fanout=29)       8.343   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X42Y50.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X42Y51.B3      net (fanout=2)        0.466   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X42Y51.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X43Y51.C4      net (fanout=7)        0.286   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X43Y51.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X35Y69.SR      net (fanout=9)        1.630   system/sram1_if/sramInterface/_n0147
    SLICE_X35Y69.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     17.146ns (1.190ns logic, 15.956ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.024ns (Levels of Logic = 5)
  Clock Path Skew:      -0.194ns (2.764 - 2.958)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y67.DQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X62Y77.B2      net (fanout=42)       1.181   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X62Y77.B       Tilo                  0.068   system/ip_mac/eep_ip_str_curr
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.B4     net (fanout=2)        3.928   system/ipb_from_masters[0]_ipb_write
    SLICE_X56Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X42Y50.B4      net (fanout=29)       8.343   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X42Y50.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X42Y51.B3      net (fanout=2)        0.466   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X42Y51.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X43Y51.C4      net (fanout=7)        0.286   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X43Y51.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X35Y69.SR      net (fanout=9)        1.630   system/sram1_if/sramInterface/_n0147
    SLICE_X35Y69.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     17.024ns (1.190ns logic, 15.834ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.985ns (Levels of Logic = 5)
  Clock Path Skew:      -0.194ns (2.764 - 2.958)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y67.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X62Y77.B5      net (fanout=43)       1.142   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X62Y77.B       Tilo                  0.068   system/ip_mac/eep_ip_str_curr
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.B4     net (fanout=2)        3.928   system/ipb_from_masters[0]_ipb_write
    SLICE_X56Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X42Y50.B4      net (fanout=29)       8.343   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X42Y50.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X42Y51.B3      net (fanout=2)        0.466   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X42Y51.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X43Y51.C4      net (fanout=7)        0.286   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X43Y51.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X35Y69.SR      net (fanout=9)        1.630   system/sram1_if/sramInterface/_n0147
    SLICE_X35Y69.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     16.985ns (1.190ns logic, 15.795ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X59Y163.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/glib_pll_clkout_31_25_b rising at 36.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y163.AQ     Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X59Y163.A5     net (fanout=3)        0.066   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X59Y163.CLK    Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.016ns logic, 0.066ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X25Y40.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X25Y40.A5      net (fanout=58)       0.067   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X25Y40.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (0.016ns logic, 0.067ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_34 (SLICE_X35Y60.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_34 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.444 - 0.410)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_34 to system/sram1_if/bist/prbsPatterGenerator/pdata_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y60.BQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<8>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_34
    SLICE_X35Y60.CX      net (fanout=1)        0.096   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<34>
    SLICE_X35Y60.CLK     Tckdi       (-Th)     0.076   system/sram1_if/data_from_bist<35>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_34
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X28Y26.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.503ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X64Y85.C5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.399ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y85.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X66Y84.B3      net (fanout=4)        0.731   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X66Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X66Y84.C5      net (fanout=1)        0.441   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X66Y84.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y85.B2      net (fanout=1)        0.729   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X64Y85.A5      net (fanout=2)        0.433   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X64Y85.C5      net (fanout=1)        0.303   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X64Y85.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (0.762ns logic, 2.637ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.259ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.896 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y84.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9
    SLICE_X66Y84.B2      net (fanout=1)        0.591   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<9>
    SLICE_X66Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X66Y84.C5      net (fanout=1)        0.441   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X66Y84.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y85.B2      net (fanout=1)        0.729   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X64Y85.A5      net (fanout=2)        0.433   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X64Y85.C5      net (fanout=1)        0.303   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X64Y85.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.259ns (0.762ns logic, 2.497ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.275ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y85.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X66Y84.B1      net (fanout=4)        0.607   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X66Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X66Y84.C5      net (fanout=1)        0.441   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X66Y84.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y85.B2      net (fanout=1)        0.729   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X64Y85.A5      net (fanout=2)        0.433   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X64Y85.C5      net (fanout=1)        0.303   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X64Y85.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (0.762ns logic, 2.513ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X64Y85.C6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.231ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y85.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X66Y84.B3      net (fanout=4)        0.731   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X66Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X66Y84.C5      net (fanout=1)        0.441   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X66Y84.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y85.B2      net (fanout=1)        0.729   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X64Y85.D5      net (fanout=2)        0.445   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X64Y85.C6      net (fanout=1)        0.123   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X64Y85.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.231ns (0.762ns logic, 2.469ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.091ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.896 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y84.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9
    SLICE_X66Y84.B2      net (fanout=1)        0.591   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<9>
    SLICE_X66Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X66Y84.C5      net (fanout=1)        0.441   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X66Y84.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y85.B2      net (fanout=1)        0.729   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X64Y85.D5      net (fanout=2)        0.445   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X64Y85.C6      net (fanout=1)        0.123   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X64Y85.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (0.762ns logic, 2.329ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.107ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y85.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X66Y84.B1      net (fanout=4)        0.607   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X66Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X66Y84.C5      net (fanout=1)        0.441   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X66Y84.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y85.B2      net (fanout=1)        0.729   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X64Y85.D5      net (fanout=2)        0.445   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X64Y85.C6      net (fanout=1)        0.123   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X64Y85.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (0.762ns logic, 2.345ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X59Y83.A5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.121ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y84.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1
    SLICE_X58Y85.D2      net (fanout=1)        0.730   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<1>
    SLICE_X58Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X59Y81.C5      net (fanout=1)        0.552   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X59Y81.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X59Y81.A5      net (fanout=1)        0.432   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X59Y81.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X59Y83.C5      net (fanout=2)        0.430   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X59Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X59Y83.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X59Y83.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (0.682ns logic, 2.439ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.005ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.910 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X58Y85.D3      net (fanout=4)        0.614   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X58Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X59Y81.C5      net (fanout=1)        0.552   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X59Y81.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X59Y81.A5      net (fanout=1)        0.432   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X59Y81.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X59Y83.C5      net (fanout=2)        0.430   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X59Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X59Y83.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X59Y83.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (0.682ns logic, 2.323ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.037ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y84.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X58Y85.D4      net (fanout=1)        0.646   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<0>
    SLICE_X58Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X59Y81.C5      net (fanout=1)        0.552   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X59Y81.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X59Y81.A5      net (fanout=1)        0.432   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X59Y81.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X59Y83.C5      net (fanout=2)        0.430   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X59Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X59Y83.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X59Y83.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (0.682ns logic, 2.355ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y80.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y80.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X56Y80.AI      net (fanout=2)        0.054   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X56Y80.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (0.011ns logic, 0.054ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X64Y83.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X64Y83.AI      net (fanout=2)        0.054   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X64Y83.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (0.011ns logic, 0.054ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X56Y83.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.069ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y83.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    SLICE_X56Y83.AI      net (fanout=4)        0.058   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<12>
    SLICE_X56Y83.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.069ns (0.011ns logic, 0.058ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.301ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X10Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.301ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y59.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y49.A4      net (fanout=5)        1.097   system/regs_from_ipbus<11><12>
    SLICE_X10Y49.AMUX    Tilo                  0.190   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X10Y49.SR      net (fanout=2)        0.379   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X10Y49.CLK     Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.301ns (0.825ns logic, 1.476ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X10Y49.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.978ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.022ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y59.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y49.A4      net (fanout=5)        1.097   system/regs_from_ipbus<11><12>
    SLICE_X10Y49.A       Tilo                  0.068   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X10Y49.CLK     net (fanout=2)        0.476   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      2.022ns (0.449ns logic, 1.573ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X10Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y59.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y49.A4      net (fanout=5)        0.432   system/regs_from_ipbus<11><12>
    SLICE_X10Y49.AMUX    Tilo                  0.079   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X10Y49.SR      net (fanout=2)        0.147   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X10Y49.CLK     Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.248ns logic, 0.579ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X10Y49.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.770ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.770ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y59.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y49.A4      net (fanout=5)        0.432   system/regs_from_ipbus<11><12>
    SLICE_X10Y49.A       Tilo                  0.034   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X10Y49.CLK     net (fanout=2)        0.189   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.149ns logic, 0.621ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_cdce_out4_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cdce_out4_p                 |     24.950ns|     10.000ns|     10.000ns|            0|            0|            0|         1418|
| TS_cdce_out4_n                |     24.950ns|     10.000ns|      4.874ns|            0|            0|            0|         1418|
|  TS_usr_amc13_inst_Inst_TTC_de|     24.950ns|      4.874ns|          N/A|            0|            0|         1418|            0|
|  coder_TTC_CLK_dcm_0          |             |             |             |             |             |             |             |
| TS_usr_amc13_inst_Inst_TTC_dec|     24.950ns|      1.700ns|          N/A|            0|            0|            0|            0|
| oder_TTC_CLK_dcm              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      4.845ns|            0|            0|            0|     10750033|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      4.845ns|            0|            0|         2456|     10747575|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     17.137ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     19.378ns|          N/A|            0|            0|     10511729|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     17.618ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      2.301ns|            0|            0|            0|            2|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.301ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     21.018ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     21.018ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.503ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock cdce_out4_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_out4_n    |    4.874|         |         |         |
cdce_out4_p    |    4.874|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cdce_out4_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_out4_n    |    4.874|         |         |         |
cdce_out4_p    |    4.874|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   19.378|         |         |         |
clk125_2_p     |   19.378|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   19.378|         |         |         |
clk125_2_p     |   19.378|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.706|         |         |         |
xpoint1_clk1_p |    5.706|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.706|         |         |         |
xpoint1_clk1_p |    5.706|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10852719 paths, 0 nets, and 55612 connections

Design statistics:
   Minimum period:  19.378ns{1}   (Maximum frequency:  51.605MHz)
   Maximum path delay from/to any node:   2.301ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 21 17:07:06 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 749 MB



