<!DOCTYPE html PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN' 'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'>
<html xmlns='http://www.w3.org/1999/xhtml'>
<head>
<title>new_fpscr</title>
<meta name='robots' content='noindex,nofollow' />
<meta name='generator' content='GLOBAL-6.6.12' />
<meta http-equiv='Content-Style-Type' content='text/css' />
<link rel='stylesheet' type='text/css' href='../style.css' />
</head>
<body>
<pre>
<span class='curline'><a href='../S/17203.html#L27'>new_fpscr</a>          27 sysdeps/arm/fclrexcpt.c   fpu_control_t fpscr, new_fpscr;</span>
<span class='curline'><a href='../S/17203.html#L35'>new_fpscr</a>          35 sysdeps/arm/fclrexcpt.c   new_fpscr = fpscr &amp; ~excepts;</span>
<span class='curline'><a href='../S/17203.html#L38'>new_fpscr</a>          38 sysdeps/arm/fclrexcpt.c   if (new_fpscr != fpscr)</span>
<span class='curline'><a href='../S/17203.html#L39'>new_fpscr</a>          39 sysdeps/arm/fclrexcpt.c     _FPU_SETCW (new_fpscr);</span>
<span class='curline'><a href='../S/17248.html#L27'>new_fpscr</a>          27 sysdeps/arm/fedisblxcpt.c   fpu_control_t fpscr, new_fpscr;</span>
<span class='curline'><a href='../S/17248.html#L35'>new_fpscr</a>          35 sysdeps/arm/fedisblxcpt.c   new_fpscr = fpscr &amp; ~(excepts &lt;&lt; FE_EXCEPT_SHIFT);</span>
<span class='curline'><a href='../S/17248.html#L38'>new_fpscr</a>          38 sysdeps/arm/fedisblxcpt.c   if (new_fpscr != fpscr)</span>
<span class='curline'><a href='../S/17248.html#L39'>new_fpscr</a>          39 sysdeps/arm/fedisblxcpt.c     _FPU_SETCW (new_fpscr);</span>
<span class='curline'><a href='../S/17229.html#L27'>new_fpscr</a>          27 sysdeps/arm/feenablxcpt.c   fpu_control_t fpscr, new_fpscr, updated_fpscr;</span>
<span class='curline'><a href='../S/17229.html#L35'>new_fpscr</a>          35 sysdeps/arm/feenablxcpt.c   new_fpscr = fpscr | (excepts &lt;&lt; FE_EXCEPT_SHIFT);</span>
<span class='curline'><a href='../S/17229.html#L37'>new_fpscr</a>          37 sysdeps/arm/feenablxcpt.c   if (new_fpscr != fpscr)</span>
<span class='curline'><a href='../S/17229.html#L39'>new_fpscr</a>          39 sysdeps/arm/feenablxcpt.c       _FPU_SETCW (new_fpscr);</span>
<span class='curline'><a href='../S/17229.html#L45'>new_fpscr</a>          45 sysdeps/arm/feenablxcpt.c       if (new_fpscr &amp; ~updated_fpscr)</span>
<span class='curline'><a href='../S/17326.html#L104'>new_fpscr</a>         104 sysdeps/arm/fenv_private.h   fpu_control_t fpscr, new_fpscr;</span>
<span class='curline'><a href='../S/17326.html#L107'>new_fpscr</a>         107 sysdeps/arm/fenv_private.h   new_fpscr = envp-&gt;__cw;</span>
<span class='curline'><a href='../S/17326.html#L110'>new_fpscr</a>         110 sysdeps/arm/fenv_private.h   if (__glibc_unlikely (((fpscr ^ new_fpscr) &amp; ~_FPU_MASK_NZCV) != 0))</span>
<span class='curline'><a href='../S/17326.html#L111'>new_fpscr</a>         111 sysdeps/arm/fenv_private.h     _FPU_SETCW (new_fpscr);</span>
<span class='curline'><a href='../S/17326.html#L117'>new_fpscr</a>         117 sysdeps/arm/fenv_private.h   fpu_control_t fpscr, new_fpscr;</span>
<span class='curline'><a href='../S/17326.html#L124'>new_fpscr</a>         124 sysdeps/arm/fenv_private.h   new_fpscr = envp-&gt;__cw | excepts;</span>
<span class='curline'><a href='../S/17326.html#L127'>new_fpscr</a>         127 sysdeps/arm/fenv_private.h   if (__glibc_unlikely (((fpscr ^ new_fpscr) &amp; ~_FPU_MASK_NZCV) != 0))</span>
<span class='curline'><a href='../S/17326.html#L128'>new_fpscr</a>         128 sysdeps/arm/fenv_private.h     _FPU_SETCW (new_fpscr);</span>
<span class='curline'><a href='../S/17326.html#L131'>new_fpscr</a>         131 sysdeps/arm/fenv_private.h   if (__glibc_unlikely (excepts &amp; (new_fpscr &gt;&gt; FE_EXCEPT_SHIFT)))</span>
<span class='curline'><a href='../S/17326.html#L180'>new_fpscr</a>         180 sysdeps/arm/fenv_private.h   fpu_control_t fpscr, new_fpscr;</span>
<span class='curline'><a href='../S/17326.html#L183'>new_fpscr</a>         183 sysdeps/arm/fenv_private.h   new_fpscr = ctx-&gt;env.__cw;</span>
<span class='curline'><a href='../S/17326.html#L186'>new_fpscr</a>         186 sysdeps/arm/fenv_private.h   if (__glibc_unlikely (((fpscr ^ new_fpscr) &amp; ~_FPU_MASK_NZCV) != 0))</span>
<span class='curline'><a href='../S/17326.html#L187'>new_fpscr</a>         187 sysdeps/arm/fenv_private.h     _FPU_SETCW (new_fpscr);</span>
<span class='curline'><a href='../S/17209.html#L27'>new_fpscr</a>          27 sysdeps/arm/fesetenv.c   fpu_control_t fpscr, new_fpscr, updated_fpscr;</span>
<span class='curline'><a href='../S/17209.html#L38'>new_fpscr</a>          38 sysdeps/arm/fesetenv.c       new_fpscr = envp-&gt;__cw;</span>
<span class='curline'><a href='../S/17209.html#L41'>new_fpscr</a>          41 sysdeps/arm/fesetenv.c       if (((fpscr ^ new_fpscr) &amp; ~_FPU_MASK_NZCV) != 0)</span>
<span class='curline'><a href='../S/17209.html#L42'>new_fpscr</a>          42 sysdeps/arm/fesetenv.c 	_FPU_SETCW (new_fpscr);</span>
<span class='curline'><a href='../S/17209.html#L48'>new_fpscr</a>          48 sysdeps/arm/fesetenv.c   new_fpscr = fpscr &amp; _FPU_RESERVED;</span>
<span class='curline'><a href='../S/17209.html#L49'>new_fpscr</a>          49 sysdeps/arm/fesetenv.c   new_fpscr |= (envp == FE_DFL_ENV) ? _FPU_DEFAULT : _FPU_IEEE;</span>
<span class='curline'><a href='../S/17209.html#L51'>new_fpscr</a>          51 sysdeps/arm/fesetenv.c   if (((new_fpscr ^ fpscr) &amp; ~_FPU_MASK_NZCV) != 0)</span>
<span class='curline'><a href='../S/17209.html#L53'>new_fpscr</a>          53 sysdeps/arm/fesetenv.c       _FPU_SETCW (new_fpscr);</span>
<span class='curline'><a href='../S/17209.html#L59'>new_fpscr</a>          59 sysdeps/arm/fesetenv.c       return new_fpscr &amp; ~updated_fpscr;</span>
<span class='curline'><a href='../S/17299.html#L26'>new_fpscr</a>          26 sysdeps/arm/fesetexcept.c   fpu_control_t fpscr, new_fpscr;</span>
<span class='curline'><a href='../S/17299.html#L33'>new_fpscr</a>          33 sysdeps/arm/fesetexcept.c   new_fpscr = fpscr | (excepts &amp; FE_ALL_EXCEPT);</span>
<span class='curline'><a href='../S/17299.html#L34'>new_fpscr</a>          34 sysdeps/arm/fesetexcept.c   if (new_fpscr != fpscr)</span>
<span class='curline'><a href='../S/17299.html#L35'>new_fpscr</a>          35 sysdeps/arm/fesetexcept.c     _FPU_SETCW (new_fpscr);</span>
<span class='curline'><a href='../S/17267.html#L29'>new_fpscr</a>          29 sysdeps/arm/fesetmode.c   fpu_control_t fpscr, new_fpscr;</span>
<span class='curline'><a href='../S/17267.html#L37'>new_fpscr</a>          37 sysdeps/arm/fesetmode.c     new_fpscr = (fpscr &amp; (_FPU_RESERVED | FPU_STATUS_BITS)) | _FPU_DEFAULT;</span>
<span class='curline'><a href='../S/17267.html#L39'>new_fpscr</a>          39 sysdeps/arm/fesetmode.c     new_fpscr = (fpscr &amp; FPU_STATUS_BITS) | (*modep &amp; ~FPU_STATUS_BITS);</span>
<span class='curline'><a href='../S/17267.html#L41'>new_fpscr</a>          41 sysdeps/arm/fesetmode.c   if (((new_fpscr ^ fpscr) &amp; ~_FPU_MASK_NZCV) != 0)</span>
<span class='curline'><a href='../S/17267.html#L42'>new_fpscr</a>          42 sysdeps/arm/fesetmode.c     _FPU_SETCW (new_fpscr);</span>
<span class='curline'><a href='../S/17219.html#L27'>new_fpscr</a>          27 sysdeps/arm/feupdateenv.c   fpu_control_t fpscr, new_fpscr, updated_fpscr;</span>
<span class='curline'><a href='../S/17219.html#L40'>new_fpscr</a>          40 sysdeps/arm/feupdateenv.c       new_fpscr = envp-&gt;__cw | excepts;</span>
<span class='curline'><a href='../S/17219.html#L43'>new_fpscr</a>          43 sysdeps/arm/feupdateenv.c       if (((fpscr ^ new_fpscr) &amp; ~_FPU_MASK_NZCV) != 0)</span>
<span class='curline'><a href='../S/17219.html#L44'>new_fpscr</a>          44 sysdeps/arm/feupdateenv.c 	_FPU_SETCW (new_fpscr);</span>
<span class='curline'><a href='../S/17219.html#L47'>new_fpscr</a>          47 sysdeps/arm/feupdateenv.c       if (excepts &amp; (new_fpscr &gt;&gt; FE_EXCEPT_SHIFT))</span>
<span class='curline'><a href='../S/17219.html#L54'>new_fpscr</a>          54 sysdeps/arm/feupdateenv.c   new_fpscr = fpscr &amp; (_FPU_RESERVED | FE_ALL_EXCEPT);</span>
<span class='curline'><a href='../S/17219.html#L55'>new_fpscr</a>          55 sysdeps/arm/feupdateenv.c   new_fpscr |= (envp == FE_DFL_ENV) ? _FPU_DEFAULT : _FPU_IEEE;</span>
<span class='curline'><a href='../S/17219.html#L57'>new_fpscr</a>          57 sysdeps/arm/feupdateenv.c   if (((new_fpscr ^ fpscr) &amp; ~_FPU_MASK_NZCV) != 0)</span>
<span class='curline'><a href='../S/17219.html#L59'>new_fpscr</a>          59 sysdeps/arm/feupdateenv.c       _FPU_SETCW (new_fpscr);</span>
<span class='curline'><a href='../S/17219.html#L65'>new_fpscr</a>          65 sysdeps/arm/feupdateenv.c       if (new_fpscr &amp; ~updated_fpscr)</span>
<span class='curline'><a href='../S/17219.html#L70'>new_fpscr</a>          70 sysdeps/arm/feupdateenv.c   if (excepts &amp; (new_fpscr &gt;&gt; FE_EXCEPT_SHIFT))</span>
<span class='curline'><a href='../S/17310.html#L27'>new_fpscr</a>          27 sysdeps/arm/fsetexcptflg.c   fpu_control_t fpscr, new_fpscr;</span>
<span class='curline'><a href='../S/17310.html#L37'>new_fpscr</a>          37 sysdeps/arm/fsetexcptflg.c   new_fpscr = fpscr &amp; ~excepts;</span>
<span class='curline'><a href='../S/17310.html#L38'>new_fpscr</a>          38 sysdeps/arm/fsetexcptflg.c   new_fpscr |= *flagp &amp; excepts;</span>
<span class='curline'><a href='../S/17310.html#L41'>new_fpscr</a>          41 sysdeps/arm/fsetexcptflg.c   if (new_fpscr != fpscr)</span>
<span class='curline'><a href='../S/17310.html#L42'>new_fpscr</a>          42 sysdeps/arm/fsetexcptflg.c     _FPU_SETCW (new_fpscr);</span>
<span class='curline'><a href='../S/17328.html#L27'>new_fpscr</a>          27 sysdeps/arm/setfpucw.c   fpu_control_t fpscr, new_fpscr;</span>
<span class='curline'><a href='../S/17328.html#L37'>new_fpscr</a>          37 sysdeps/arm/setfpucw.c   new_fpscr = fpscr &amp; _FPU_RESERVED;</span>
<span class='curline'><a href='../S/17328.html#L38'>new_fpscr</a>          38 sysdeps/arm/setfpucw.c   new_fpscr |= set &amp; ~_FPU_RESERVED;</span>
<span class='curline'><a href='../S/17328.html#L41'>new_fpscr</a>          41 sysdeps/arm/setfpucw.c   if (new_fpscr != fpscr)</span>
</pre>
</body>
</html>
