## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Tue Mar 06 23:53:47 Eastern Standard Time 2018
##
vlib work
vlog  fa.v
vlog  ripple_carry.v
vlog  ripple_carry_testbench.v
vlog  "C:/Xilinx/verilog/src/glbl.v"
vsim -t 1ps  -L xilinxcorelib_ver -L unisims_ver  -lib work ripple_carry_testbench_v glbl
do {ripple_carry_testbench_v.udo}
view wave
add wave *
view structure
view signals
run 1000ns
