Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 21 Nov 2018 10:59:50 -0000
Received: from icoremail.net (unknown [209.85.214.179])
	by mail-app2 (Coremail) with SMTP id by_KCgDHHyYbE_Vbm0LGAQ--.58059S3;
	Wed, 21 Nov 2018 16:11:08 +0800 (CST)
Received: from mail-pl1-f179.google.com (unknown [209.85.214.179])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwB3WUUZE_VbRUFiAA--.48S3;
	Wed, 21 Nov 2018 16:11:05 +0800 (CST)
Received: by mail-pl1-f179.google.com with SMTP id gn14so4375864plb.10
        for <xuliker@zju.edu.cn>; Wed, 21 Nov 2018 00:11:05 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :subject:to:cc:references:from:message-id:date:user-agent
         :mime-version:in-reply-to:content-language:content-transfer-encoding
         :sender:precedence:list-id;
        bh=ZiyfZ53Jya+qJUiQhHaifKVo93VD580Ma6Ogc6t2miE=;
        b=Wdwm2r2ZfOdPza5J3oXV+ZtdSzOpwu76oJb19nBrNvbTnAHyMDQWE/GQfimXkuK5ja
         l6nkwhL7Ad8MSi3DLumAI+J6TsrUpoMu8GQeK/GNxPlMWb8ZmhghtYfUfse9f8SA6ASl
         0Q8bHkpuIbBdfgJrmECjtIWzrl8CXCxx6s4+ncCz9ttQZerGggoitUfV8sSROkojmVt4
         jBKOjTNALs7RDl0vS3+x01alXpp12w+fFnr3OMGIpKT/KfGTOYwxgdjFns/t8D/fZ+Uj
         Vtz3Mzk+09UQeIsL66WETIDHRYGtbStG+FiHPxzTWgRXp8uf5zLehtEZTlvZ8XAuwmgG
         jSpw==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gJ/mWjNT/ouoG89fVpajqcaDVTGTiZ656SqfcXxKOqdg/WMh3Ej
	O1HO0mtLhMgk/Ej9QiEUMSQEF3zArE6w8+VW3ceLrQ306nGmPC0=
X-Received: by 2002:aa7:8497:: with SMTP id u23mr5754859pfn.220.1542787865166;
        Wed, 21 Nov 2018 00:11:05 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp1643885pju;
        Wed, 21 Nov 2018 00:11:04 -0800 (PST)
X-Google-Smtp-Source: AJdET5dALAP3w/LHSwDxxHxJSY27u0c3K/iviRh5gCMYMSbh5FrUeqLqjhFK432jFCl54vH/Cqu3
X-Received: by 2002:a62:3241:: with SMTP id y62-v6mr5852991pfy.218.1542787864226;
        Wed, 21 Nov 2018 00:11:04 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542787864; cv=none;
        d=google.com; s=arc-20160816;
        b=y+lmVjj3IDhakBi4LvnfRhiNzFOY3XIajeQEAWbM2FvPMwCSlU9lQTHXMu++ygGk6a
         FHewqvdZ9d755oXc+q84DHenkadzlGYYo/f05RqPX5S5izJik+SQNi6ldrccLSeM6kbc
         8jQNMMzZCRfvivCbNrMEP/mHimrWrRV8uuMdk3oArknEiy3n8tYnpuSrr6J5AZb8JHZA
         uzu4zaQu5J8eslc7iZw/+rl6dsEs0iol2uP+6HA9ZBm2xJJwkuu+ITathWt0ZcACNEeZ
         L4HObCdjzPyf0JxwH6l2QYhMGX8dgIhxQSampE2DddfNs/RMv+FaKzJMqWjCq8n2Spig
         HV1g==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject;
        bh=ZiyfZ53Jya+qJUiQhHaifKVo93VD580Ma6Ogc6t2miE=;
        b=UZQd6c+hjWERNrrjPUCf4KBpkZtetzdK9pKIOXkEt1cbWQ5NWaukEyHFa9mrnsTRn7
         iecRudJ6pFVL/XwzjNaL41Ux8eMin+CSENwomGFhUMEynVwUCXAHNVsg7vrGglfra1OC
         +9BzbhndqJBhuZ/udHJ9HcSPW6GrHl4W+R2YoEy8g5fSFGbLXc8HH9GlkhO0KIpDt4xi
         EBrWd9jCRY6z0IqCdxfxN5ZVtn+X9HuJM2f2UJWyajUJtI2QJopH+sgLj2bSI+UKsXz7
         vzb0BoJRMOG7Rjqf+w+jRPooHb8AAliZ/NjhNbXiTZ2Eh9fNk8aJmTYDjXhuK7j6jLJ6
         TR4A==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id o3si19635858pgq.139.2018.11.21.00.10.49;
        Wed, 21 Nov 2018 00:11:04 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728431AbeKUSoM (ORCPT <rfc822;nullbytes00@gmail.com>
        + 99 others); Wed, 21 Nov 2018 13:44:12 -0500
Received: from szxga05-in.huawei.com ([45.249.212.191]:14694 "EHLO huawei.com"
        rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP
        id S1726195AbeKUSoM (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 21 Nov 2018 13:44:12 -0500
Received: from DGGEMS414-HUB.china.huawei.com (unknown [172.30.72.60])
        by Forcepoint Email with ESMTP id C816596B9046F;
        Wed, 21 Nov 2018 16:10:37 +0800 (CST)
Received: from [127.0.0.1] (10.142.68.147) by DGGEMS414-HUB.china.huawei.com
 (10.3.19.214) with Microsoft SMTP Server id 14.3.408.0; Wed, 21 Nov 2018
 16:10:33 +0800
Subject: Re: Resend: How to handle the SMMU RAS Error in the kernel
To: James Morse <james.morse@arm.com>,
        gengdongjiu <gengdj.1984@gmail.com>
CC: <robin.murphy@arm.com>,
        arm-mail-list <linux-arm-kernel@lists.infradead.org>,
        <xuqiang36@huawei.com>,
        "Linux Kernel Mailing List" <linux-kernel@vger.kernel.org>
References: <CAMj-D2DY_1eZUsbnqurx8j3q04Y8JKiM2CtPv+NTsswydo0TJQ@mail.gmail.com>
 <c8a1d0e7-338b-05e1-2d52-f13223515f49@arm.com>
From: gengdongjiu <gengdongjiu@huawei.com>
Message-ID: <7a93bf1b-7b7b-240e-bc74-68bf0ee18ac9@huawei.com>
Date: Wed, 21 Nov 2018 16:10:26 +0800
User-Agent: Mozilla/5.0 (Windows NT 6.1; WOW64; rv:52.0) Gecko/20100101
 Thunderbird/52.6.0
MIME-Version: 1.0
In-Reply-To: <c8a1d0e7-338b-05e1-2d52-f13223515f49@arm.com>
Content-Type: text/plain; charset="utf-8"
Content-Language: en-US
Content-Transfer-Encoding: 8bit
X-Originating-IP: [10.142.68.147]
X-CFilter-Loop: Reflected
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwB3WUUZE_VbRUFiAA--.48S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxAF1UZw43AF15CFyxJw13urg_yoW5XFy5pa
	ykW3srKr4DtF42gFsrA3yjv342yrn5Jw45JF95W39rKw45Wr9xtrWvga15ua4UCr18K3Wj
	vF4Ykryj93s0vrJanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUmab7Iv0xC_tr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr4
	1l7I0Y6sxI4wCYjI0SjxkI62AI1cAE67vIY487MxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik2
	6cxK6xAEc7vF6xCjj44lc2xSY4AK6IIF6r43MxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7
	IYx2IY67AKxVW8JVW5JwCYIxAIcVC0I7IYx2IY6xkF7I0E14v26r4j6F4UMxvI42IY6I8E
	87Iv67AKxVWxJr0_GcWlcIIF0xvEx4A2jsIEc7CjxVAFwI0_Cr1j6rxdMxAIw28IcxkI7V
	AKI48JMxAIw28IcVAKzI0EY4vE52x082I5MxCjnVCjjxCrMxC20s026xCaFVCjc4AY6r1j
	6r4UMI8I3I0E5I8CrVAFwI0_Jr0_Jr4lx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7
	AF67AKxVWUAVWUtwCIc40Y0x0EwIxGrwCI42IY6xAIw20EY4v20xvaj40_Gr0_ZrUvcSsG
	vfC2KfnxnUUI43ZEXa7IU5m_M3UUUUU==

Hi James,
   Thanks for the mail.

On 2018/11/20 2:05, James Morse wrote:
> Hi gengdongjiu,
> 
> On 17/11/2018 15:41, gengdongjiu wrote:
>> In the current kernel, it only handles three kinds of error, which is
>> memory error, PCIE device and ARM process. But now the SMMU already
>> support the RAS, how to handle the SMMU RAS error in the kernel?
> 
> What errors are being detected here?
> 
> I don't know much about the SMMU, but I think we should start with a list of
> errors that we want to handle.

In our platform, the SMMU RAS error mainly include below which flow the SMMU spec:
1. one bit ECC error, reported as CE.
2. two bits ECC error, reported as UEU.
3. fetch error in the SMMUv3 spec, reported as UER.

The 2 and 3 should be handled, but I do not know how do recovery to it.

> 
> 
> Is this a v8.2 fault handling interrupt from the SMMU taken to EL3?
> Or a cpu-access that was returned as external-abort? or a device access that was
> told external-abort?
it flows v8.2 RAS spec, it is a v8.2 fault handling interrupt from the SMMU taken to EL3.

> 
> What do we intend to do with this error information? Does the DMA layer have
> error handling we can hook this into?

we can get the DMA layer error from the RAS registers, such as DMA read errors.
may be the handle method is disabling this SMMU to avoid propagation.

> 
> Is this just another interface for memory-errors? (e.g the SMMU provides a
> device/address pair and the kernel works out the physical page to run
> memory_failure() on)
I need to check more.

> 
> 
>> I check the UEFI_SPEC_2.7, the ACPI's CPER have the IOMMU type, but it
>> seems the IOMMU type only are specific to AMD’s IOMMU specification,
> 
> ... and Intel VT-d. It looks like UEFI generalises all these as types of 'DMAr'.
yes, it is.

> 
> 
>> not have the ARM’s IOMMU section type, can we reuse this IOMMU section
>> type for the ARM SMMU?
> 
> The architecture specific records for AMD? No. Even if the information was the
> same, the presence of this record tells you its an AMD IOMMU, which its not.
> 
> The generic error section? Maybe.
> 
> Assuming the 'fault reason' list in Table 285 is sufficient to cover our list or
> errors, we can use the 'DMAr Generic Errors' section, (N.2.11.1), to describe
> the generic bits of the error ... but SMMU doesn't have an 'Architecture Type',
> so we at least need to get one allocated.
> 
> We will probably need an architecture specific 'DMAr Error Section'.
> 
> 
> I think adding the UEFI bits is probably the 'easy' bit. We should start with a
> list of errors, and the error handling code. This way we know what we need to
> add to the spec.

The list of SMMU RAS error is shown below, but I still do not know how to handle it.
1. one bit ECC error
2. two bits ECC error
3. fetch error in the SMMUv3 spec

> 
> 
> 
> Thanks,
> 
> James
> 
> .
> 
