                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.5.0 #9253 (Apr  4 2022) (Linux)
                                      4 ; This file was generated Mon Apr  4 14:10:26 2022
                                      5 ;--------------------------------------------------------
                                      6 	.module _divuint
                                      7 	.optsdcc -mds390 --model-flat24
                                      8 	
                                      9 ;--------------------------------------------------------
                                     10 ; CPU specific extensions
                                     11 ;--------------------------------------------------------
                                     12 	.DS80C390
                                     13 	.amode	2	; 24 bit flat addressing
                           000082    14 dpl	=	0x82
                           000083    15 dph	=	0x83
                           000084    16 dpl1	=	0x84
                           000085    17 dph1	=	0x85
                           000086    18 dps	=	0x86
                           000093    19 dpx	=	0x93
                           000095    20 dpx1	=	0x95
                           00009B    21 esp	=	0x9B
                           00009C    22 ap	=	0x9C
                           00009C    23 acc1	=	0x9C
                           0000D1    24 mcnt0	=	0xD1
                           0000D2    25 mcnt1	=	0xD2
                           0000D3    26 ma	=	0xD3
                           0000D4    27 mb	=	0xD4
                           0000D5    28 mc	=	0xD5
                           00009D    29 acon	=	0x9D
                           0000D1    30 F1	=	0xD1	; user flag
                                     31 ;--------------------------------------------------------
                                     32 ; Public variables in this module
                                     33 ;--------------------------------------------------------
                                     34 	.globl __divuint_PARM_2
                                     35 	.globl __divuint
                                     36 ;--------------------------------------------------------
                                     37 ; special function registers
                                     38 ;--------------------------------------------------------
                                     39 ;--------------------------------------------------------
                                     40 ; special function bits
                                     41 ;--------------------------------------------------------
                                     42 ;--------------------------------------------------------
                                     43 ; overlayable register banks
                                     44 ;--------------------------------------------------------
                                     45 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         46 	.ds 8
                                     47 ;--------------------------------------------------------
                                     48 ; internal ram data
                                     49 ;--------------------------------------------------------
                                     50 	.area DSEG    (DATA)
                                     51 ;--------------------------------------------------------
                                     52 ; overlayable items in internal ram 
                                     53 ;--------------------------------------------------------
                                     54 ;--------------------------------------------------------
                                     55 ; indirectly addressable internal ram data
                                     56 ;--------------------------------------------------------
                                     57 	.area ISEG    (DATA)
                                     58 ;--------------------------------------------------------
                                     59 ; absolute internal ram data
                                     60 ;--------------------------------------------------------
                                     61 	.area IABS    (ABS,DATA)
                                     62 	.area IABS    (ABS,DATA)
                                     63 ;--------------------------------------------------------
                                     64 ; bit data
                                     65 ;--------------------------------------------------------
                                     66 	.area BSEG    (BIT)
      000000                         67 __divuint_c_1_2:
      000000                         68 	.ds 1
                                     69 ;--------------------------------------------------------
                                     70 ; paged external ram data
                                     71 ;--------------------------------------------------------
                                     72 	.area PSEG    (PAG,XDATA)
                                     73 ;--------------------------------------------------------
                                     74 ; external ram data
                                     75 ;--------------------------------------------------------
                                     76 	.area XSEG    (XDATA)
      000000                         77 __divuint_PARM_2:
      000000                         78 	.ds 2
                                     79 ;--------------------------------------------------------
                                     80 ; absolute external ram data
                                     81 ;--------------------------------------------------------
                                     82 	.area XABS    (ABS,XDATA)
                                     83 ;--------------------------------------------------------
                                     84 ; external initialized ram data
                                     85 ;--------------------------------------------------------
                                     86 	.area XISEG   (XDATA)
                                     87 ;--------------------------------------------------------
                                     88 ; global & static initialisations
                                     89 ;--------------------------------------------------------
                                     90 	.area HOME    (CODE)
                                     91 	.area GSINIT  (CODE)
                                     92 	.area GSFINAL (CODE)
                                     93 	.area GSINIT  (CODE)
                                     94 ;--------------------------------------------------------
                                     95 ; Home
                                     96 ;--------------------------------------------------------
                                     97 	.area HOME    (CODE)
                                     98 	.area HOME    (CODE)
                                     99 ;--------------------------------------------------------
                                    100 ; code
                                    101 ;--------------------------------------------------------
                                    102 	.area CSEG    (CODE)
                                    103 ;------------------------------------------------------------
                                    104 ;Allocation info for local variables in function '_divuint'
                                    105 ;------------------------------------------------------------
                                    106 ;y                         Allocated with name '__divuint_PARM_2'
                                    107 ;x                         Allocated to registers r2 r3 
                                    108 ;reste                     Allocated to registers r4 r5 
                                    109 ;count                     Allocated to registers r6 
                                    110 ;------------------------------------------------------------
                                    111 ;	_divuint.c:155: _divuint (unsigned int x, unsigned int y)
                                    112 ;	-----------------------------------------
                                    113 ;	 function _divuint
                                    114 ;	-----------------------------------------
      000000                        115 __divuint:
                           000002   116 	ar2 = 0x02
                           000003   117 	ar3 = 0x03
                           000004   118 	ar4 = 0x04
                           000005   119 	ar5 = 0x05
                           000006   120 	ar6 = 0x06
                           000007   121 	ar7 = 0x07
                           000000   122 	ar0 = 0x00
                           000001   123 	ar1 = 0x01
      000000 85 82 84         [12]  124 	mov	dpl1,dpl
      000003 85 83 85         [12]  125 	mov	dph1,dph
                                    126 ;	_divuint.c:157: unsigned int reste = 0;
                                    127 ;	genAssign: resultIsFar = TRUE
      000006 7C 00            [ 8]  128 	mov	r4,#0x00
      000008 7D 00            [ 8]  129 	mov	r5,#0x00
                                    130 ;	_divuint.c:158: unsigned char count = 16;
                                    131 ;	genAssign: resultIsFar = TRUE
      00000A 7E 10            [ 8]  132 	mov	r6,#0x10
                                    133 ;	_divuint.c:161: do
      00000C                        134 00105$:
                                    135 ;	_divuint.c:164: c = MSB_SET(x);
      00000C E5 85            [ 8]  136 	mov	a,dph1
      00000E 33               [ 4]  137 	rlc	a
      00000F 92*00            [ 8]  138 	mov	__divuint_c_1_2,c
                                    139 ;	_divuint.c:165: x <<= 1;
      000011 AF 84            [ 8]  140 	mov	r7,dpl1
      000013 E5 85            [ 8]  141 	mov	a,dph1
      000015 CF               [ 4]  142 	xch	a,r7
      000016 25 E0            [ 8]  143 	add	a,acc
      000018 CF               [ 4]  144 	xch	a,r7
      000019 33               [ 4]  145 	rlc	a
      00001A F8               [ 4]  146 	mov	r0,a
                                    147 ;	genAssign: resultIsFar = TRUE
      00001B 8F 84            [ 8]  148 	mov	dpl1,r7
      00001D 88 85            [ 8]  149 	mov	dph1,r0
                                    150 ;	_divuint.c:166: reste <<= 1;
      00001F 8C 07            [ 8]  151 	mov	ar7,r4
      000021 ED               [ 4]  152 	mov	a,r5
      000022 CF               [ 4]  153 	xch	a,r7
      000023 25 E0            [ 8]  154 	add	a,acc
      000025 CF               [ 4]  155 	xch	a,r7
      000026 33               [ 4]  156 	rlc	a
      000027 F8               [ 4]  157 	mov	r0,a
                                    158 ;	genAssign: resultIsFar = TRUE
      000028 8F 04            [ 8]  159 	mov	ar4,r7
      00002A 88 05            [ 8]  160 	mov	ar5,r0
                                    161 ;	_divuint.c:167: if (c)
      00002C 30*00 03         [12]  162 	jnb  __divuint_c_1_2,00102$
      00002F                        163 00122$:
                                    164 ;	_divuint.c:168: reste |= 1;
      00002F 43 04 01         [12]  165 	orl	ar4,#0x01
      000032                        166 00102$:
                                    167 ;	_divuint.c:170: if (reste >= y)
      000032 90s00r00r00      [12]  168 	mov	dptr,#__divuint_PARM_2
      000036 C3               [ 4]  169 	clr	c
      000037 EC               [ 4]  170 	mov	a,r4
      000038 C5 F0            [ 8]  171 	xch	a, b
      00003A E0               [ 8]  172 	movx	a,@dptr
      00003B C5 F0            [ 8]  173 	xch	a, b
      00003D 95 F0            [ 8]  174 	subb	a,b
      00003F ED               [ 4]  175 	mov	a,r5
      000040 C5 F0            [ 8]  176 	xch	a, b
      000042 A3               [12]  177 	inc	dptr
      000043 E0               [ 8]  178 	movx	a,@dptr
      000044 C5 F0            [ 8]  179 	xch	a, b
      000046 95 F0            [ 8]  180 	subb	a,b
      000048 40 1B            [12]  181 	jc   00106$
      00004A                        182 00123$:
                                    183 ;	_divuint.c:172: reste -= y;
      00004A 90s00r00r00      [12]  184 	mov	dptr,#__divuint_PARM_2
      00004E C3               [ 4]  185 	clr	c
      00004F E0               [ 8]  186 	movx	a,@dptr
      000050 F5 F0            [ 8]  187 	mov	b,a
      000052 EC               [ 4]  188 	mov	a,r4
      000053 95 F0            [ 8]  189 	subb	a,b
      000055 FF               [ 4]  190 	mov	r7,a
      000056 A3               [12]  191 	inc	dptr
      000057 E0               [ 8]  192 	movx	a,@dptr
      000058 F5 F0            [ 8]  193 	mov	b,a
      00005A ED               [ 4]  194 	mov	a,r5
      00005B 95 F0            [ 8]  195 	subb	a,b
      00005D F8               [ 4]  196 	mov	r0,a
                                    197 ;	genAssign: resultIsFar = TRUE
      00005E 8F 04            [ 8]  198 	mov	ar4,r7
      000060 88 05            [ 8]  199 	mov	ar5,r0
                                    200 ;	_divuint.c:174: x |= 1;
      000062 43 84 01         [12]  201 	orl	dpl1,#0x01
      000065                        202 00106$:
                                    203 ;	_divuint.c:177: while (--count);
      000065 EE               [ 4]  204 	mov	a,r6
      000066 14               [ 4]  205 	dec	a
                                    206 ;	genAssign: resultIsFar = TRUE
      000067 FF               [ 4]  207 	mov  r7,a
      000068 8F 06            [ 8]  208 	mov  ar6,r7 
      00006A 70 A0            [12]  209 	jnz  00105$
      00006C                        210 00124$:
                                    211 ;	_divuint.c:178: return x;
      00006C 85 84 82         [12]  212 	mov	dpl,dpl1
      00006F 85 85 83         [12]  213 	mov	dph,dph1
      000072                        214 00108$:
      000072 22               [16]  215 	ret
                                    216 	.area CSEG    (CODE)
                                    217 	.area CONST   (CODE)
                                    218 	.area XINIT   (CODE)
                                    219 	.area CABS    (ABS,CODE)
