<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4567" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4567{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4567{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4567{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4567{left:79px;bottom:998px;letter-spacing:-0.17px;}
#t5_4567{left:137px;bottom:998px;letter-spacing:-0.16px;}
#t6_4567{left:190px;bottom:998px;letter-spacing:-0.14px;}
#t7_4567{left:425px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_4567{left:690px;bottom:998px;letter-spacing:-0.11px;}
#t9_4567{left:690px;bottom:981px;letter-spacing:-0.12px;}
#ta_4567{left:190px;bottom:956px;letter-spacing:-0.14px;}
#tb_4567{left:425px;bottom:956px;letter-spacing:-0.11px;}
#tc_4567{left:190px;bottom:932px;letter-spacing:-0.14px;}
#td_4567{left:425px;bottom:932px;letter-spacing:-0.13px;}
#te_4567{left:79px;bottom:907px;letter-spacing:-0.17px;}
#tf_4567{left:137px;bottom:907px;letter-spacing:-0.16px;}
#tg_4567{left:190px;bottom:907px;letter-spacing:-0.14px;}
#th_4567{left:425px;bottom:907px;letter-spacing:-0.12px;}
#ti_4567{left:690px;bottom:907px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tj_4567{left:690px;bottom:891px;letter-spacing:-0.12px;}
#tk_4567{left:190px;bottom:866px;letter-spacing:-0.14px;}
#tl_4567{left:425px;bottom:866px;letter-spacing:-0.11px;}
#tm_4567{left:190px;bottom:842px;letter-spacing:-0.14px;}
#tn_4567{left:425px;bottom:842px;letter-spacing:-0.13px;}
#to_4567{left:79px;bottom:817px;letter-spacing:-0.17px;}
#tp_4567{left:137px;bottom:817px;letter-spacing:-0.16px;}
#tq_4567{left:190px;bottom:817px;letter-spacing:-0.14px;}
#tr_4567{left:425px;bottom:817px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ts_4567{left:690px;bottom:817px;letter-spacing:-0.11px;}
#tt_4567{left:690px;bottom:800px;letter-spacing:-0.12px;}
#tu_4567{left:190px;bottom:776px;letter-spacing:-0.14px;}
#tv_4567{left:425px;bottom:776px;letter-spacing:-0.11px;}
#tw_4567{left:190px;bottom:752px;letter-spacing:-0.14px;}
#tx_4567{left:425px;bottom:752px;letter-spacing:-0.13px;}
#ty_4567{left:79px;bottom:727px;letter-spacing:-0.17px;}
#tz_4567{left:137px;bottom:727px;letter-spacing:-0.16px;}
#t10_4567{left:190px;bottom:727px;letter-spacing:-0.14px;}
#t11_4567{left:425px;bottom:727px;letter-spacing:-0.12px;}
#t12_4567{left:690px;bottom:727px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t13_4567{left:690px;bottom:710px;letter-spacing:-0.12px;}
#t14_4567{left:190px;bottom:686px;letter-spacing:-0.14px;}
#t15_4567{left:425px;bottom:686px;letter-spacing:-0.11px;}
#t16_4567{left:190px;bottom:661px;letter-spacing:-0.14px;}
#t17_4567{left:425px;bottom:661px;letter-spacing:-0.13px;}
#t18_4567{left:79px;bottom:637px;letter-spacing:-0.17px;}
#t19_4567{left:137px;bottom:637px;letter-spacing:-0.16px;}
#t1a_4567{left:190px;bottom:637px;letter-spacing:-0.13px;}
#t1b_4567{left:425px;bottom:637px;letter-spacing:-0.11px;}
#t1c_4567{left:425px;bottom:616px;letter-spacing:-0.11px;word-spacing:-0.77px;}
#t1d_4567{left:425px;bottom:599px;letter-spacing:-0.12px;}
#t1e_4567{left:425px;bottom:582px;letter-spacing:-0.12px;}
#t1f_4567{left:425px;bottom:565px;letter-spacing:-0.11px;}
#t1g_4567{left:425px;bottom:544px;letter-spacing:-0.11px;}
#t1h_4567{left:425px;bottom:527px;letter-spacing:-0.12px;}
#t1i_4567{left:690px;bottom:637px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t1j_4567{left:690px;bottom:620px;}
#t1k_4567{left:190px;bottom:503px;letter-spacing:-0.13px;}
#t1l_4567{left:425px;bottom:503px;letter-spacing:-0.11px;}
#t1m_4567{left:425px;bottom:486px;letter-spacing:-0.12px;}
#t1n_4567{left:425px;bottom:469px;letter-spacing:-0.11px;}
#t1o_4567{left:190px;bottom:444px;letter-spacing:-0.13px;}
#t1p_4567{left:425px;bottom:444px;letter-spacing:-0.11px;}
#t1q_4567{left:425px;bottom:428px;letter-spacing:-0.12px;}
#t1r_4567{left:425px;bottom:411px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1s_4567{left:190px;bottom:386px;letter-spacing:-0.13px;}
#t1t_4567{left:425px;bottom:386px;letter-spacing:-0.12px;}
#t1u_4567{left:79px;bottom:362px;letter-spacing:-0.14px;}
#t1v_4567{left:137px;bottom:362px;letter-spacing:-0.16px;}
#t1w_4567{left:190px;bottom:362px;letter-spacing:-0.14px;}
#t1x_4567{left:425px;bottom:362px;letter-spacing:-0.12px;}
#t1y_4567{left:690px;bottom:362px;letter-spacing:-0.1px;}
#t1z_4567{left:690px;bottom:345px;letter-spacing:-0.13px;}
#t20_4567{left:690px;bottom:328px;letter-spacing:-0.12px;}
#t21_4567{left:690px;bottom:312px;letter-spacing:-0.08px;}
#t22_4567{left:690px;bottom:290px;letter-spacing:-0.1px;}
#t23_4567{left:690px;bottom:273px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t24_4567{left:690px;bottom:257px;letter-spacing:-0.13px;}
#t25_4567{left:690px;bottom:240px;letter-spacing:-0.13px;}
#t26_4567{left:690px;bottom:223px;letter-spacing:-0.1px;}
#t27_4567{left:190px;bottom:199px;}
#t28_4567{left:425px;bottom:199px;letter-spacing:-0.12px;word-spacing:-0.24px;}
#t29_4567{left:425px;bottom:182px;letter-spacing:-0.11px;}
#t2a_4567{left:190px;bottom:157px;}
#t2b_4567{left:425px;bottom:157px;letter-spacing:-0.12px;word-spacing:-0.24px;}
#t2c_4567{left:425px;bottom:140px;letter-spacing:-0.12px;}
#t2d_4567{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2e_4567{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2f_4567{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2g_4567{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2h_4567{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2i_4567{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2j_4567{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2k_4567{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2l_4567{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2m_4567{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4567{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4567{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4567{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4567{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4567{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4567" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4567Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4567" style="-webkit-user-select: none;"><object width="935" height="1210" data="4567/4567.svg" type="image/svg+xml" id="pdf4567" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4567" class="t s1_4567">Vol. 4 </span><span id="t2_4567" class="t s1_4567">2-45 </span>
<span id="t3_4567" class="t s2_4567">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4567" class="t s3_4567">584H </span><span id="t5_4567" class="t s3_4567">1412 </span><span id="t6_4567" class="t s3_4567">IA32_RTIT_ADDR2_A </span><span id="t7_4567" class="t s3_4567">Region 2 Start Address (R/W) </span><span id="t8_4567" class="t s3_4567">If (CPUID.(EAX=07H, </span>
<span id="t9_4567" class="t s3_4567">ECX=1):EAX[2:0] &gt; 2) </span>
<span id="ta_4567" class="t s3_4567">47:0 </span><span id="tb_4567" class="t s3_4567">Virtual Address </span>
<span id="tc_4567" class="t s3_4567">63:48 </span><span id="td_4567" class="t s3_4567">SignExt_VA </span>
<span id="te_4567" class="t s3_4567">585H </span><span id="tf_4567" class="t s3_4567">1413 </span><span id="tg_4567" class="t s3_4567">IA32_RTIT_ADDR2_B </span><span id="th_4567" class="t s3_4567">Region 2 End Address (R/W) </span><span id="ti_4567" class="t s3_4567">If (CPUID.(EAX=07H, </span>
<span id="tj_4567" class="t s3_4567">ECX=1):EAX[2:0] &gt; 2) </span>
<span id="tk_4567" class="t s3_4567">47:0 </span><span id="tl_4567" class="t s3_4567">Virtual Address </span>
<span id="tm_4567" class="t s3_4567">63:48 </span><span id="tn_4567" class="t s3_4567">SignExt_VA </span>
<span id="to_4567" class="t s3_4567">586H </span><span id="tp_4567" class="t s3_4567">1414 </span><span id="tq_4567" class="t s3_4567">IA32_RTIT_ADDR3_A </span><span id="tr_4567" class="t s3_4567">Region 3 Start Address (R/W) </span><span id="ts_4567" class="t s3_4567">If (CPUID.(EAX=07H, </span>
<span id="tt_4567" class="t s3_4567">ECX=1):EAX[2:0] &gt; 3) </span>
<span id="tu_4567" class="t s3_4567">47:0 </span><span id="tv_4567" class="t s3_4567">Virtual Address </span>
<span id="tw_4567" class="t s3_4567">63:48 </span><span id="tx_4567" class="t s3_4567">SignExt_VA </span>
<span id="ty_4567" class="t s3_4567">587H </span><span id="tz_4567" class="t s3_4567">1415 </span><span id="t10_4567" class="t s3_4567">IA32_RTIT_ADDR3_B </span><span id="t11_4567" class="t s3_4567">Region 3 End Address (R/W) </span><span id="t12_4567" class="t s3_4567">If (CPUID.(EAX=07H, </span>
<span id="t13_4567" class="t s3_4567">ECX=1):EAX[2:0] &gt; 3) </span>
<span id="t14_4567" class="t s3_4567">47:0 </span><span id="t15_4567" class="t s3_4567">Virtual Address </span>
<span id="t16_4567" class="t s3_4567">63:48 </span><span id="t17_4567" class="t s3_4567">SignExt_VA </span>
<span id="t18_4567" class="t s3_4567">600H </span><span id="t19_4567" class="t s3_4567">1536 </span><span id="t1a_4567" class="t s3_4567">IA32_DS_AREA </span><span id="t1b_4567" class="t s3_4567">DS Save Area (R/W) </span>
<span id="t1c_4567" class="t s3_4567">Points to the linear address of the first byte </span>
<span id="t1d_4567" class="t s3_4567">of the DS buffer management area, which </span>
<span id="t1e_4567" class="t s3_4567">is used to manage the BTS and PEBS </span>
<span id="t1f_4567" class="t s3_4567">buffers. </span>
<span id="t1g_4567" class="t s3_4567">See Section 20.6.3.4, “Debug Store (DS) </span>
<span id="t1h_4567" class="t s3_4567">Mechanism.” </span>
<span id="t1i_4567" class="t s3_4567">If( CPUID.01H:EDX.DS[21] = </span>
<span id="t1j_4567" class="t s3_4567">1 </span>
<span id="t1k_4567" class="t s3_4567">63:0 </span><span id="t1l_4567" class="t s3_4567">The linear address of the first byte of the </span>
<span id="t1m_4567" class="t s3_4567">DS buffer management area, if IA-32e </span>
<span id="t1n_4567" class="t s3_4567">mode is active. </span>
<span id="t1o_4567" class="t s3_4567">31:0 </span><span id="t1p_4567" class="t s3_4567">The linear address of the first byte of the </span>
<span id="t1q_4567" class="t s3_4567">DS buffer management area, if not in IA- </span>
<span id="t1r_4567" class="t s3_4567">32e mode. </span>
<span id="t1s_4567" class="t s3_4567">63:32 </span><span id="t1t_4567" class="t s3_4567">Reserved if not in IA-32e mode. </span>
<span id="t1u_4567" class="t s3_4567">6A0H </span><span id="t1v_4567" class="t s3_4567">1696 </span><span id="t1w_4567" class="t s3_4567">IA32_U_CET </span><span id="t1x_4567" class="t s3_4567">Configure User Mode CET (R/W) </span><span id="t1y_4567" class="t s3_4567">Bits 1:0 are defined if </span>
<span id="t1z_4567" class="t s3_4567">CPUID.(EAX=07H, </span>
<span id="t20_4567" class="t s3_4567">ECX=0H):ECX.CET_SS[07] </span>
<span id="t21_4567" class="t s3_4567">= 1. </span>
<span id="t22_4567" class="t s3_4567">Bits 5:2 and bits 63:10 are </span>
<span id="t23_4567" class="t s3_4567">defined if </span>
<span id="t24_4567" class="t s3_4567">CPUID.(EAX=07H, </span>
<span id="t25_4567" class="t s3_4567">ECX=0H):EDX.CET_IBT[20] </span>
<span id="t26_4567" class="t s3_4567">= 1. </span>
<span id="t27_4567" class="t s3_4567">0 </span><span id="t28_4567" class="t s3_4567">SH_STK_EN: When set to 1, enable shadow </span>
<span id="t29_4567" class="t s3_4567">stacks at CPL3. </span>
<span id="t2a_4567" class="t s3_4567">1 </span><span id="t2b_4567" class="t s3_4567">WR_SHSTK_EN: When set to 1, enables the </span>
<span id="t2c_4567" class="t s3_4567">WRSSD/WRSSQ instructions. </span>
<span id="t2d_4567" class="t s4_4567">Table 2-2. </span><span id="t2e_4567" class="t s4_4567">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2f_4567" class="t s5_4567">Register </span>
<span id="t2g_4567" class="t s5_4567">Address </span>
<span id="t2h_4567" class="t s5_4567">Architectural MSR Name / Bit Fields </span>
<span id="t2i_4567" class="t s5_4567">(Former MSR Name) </span><span id="t2j_4567" class="t s5_4567">MSR/Bit Description </span><span id="t2k_4567" class="t s5_4567">Comment </span>
<span id="t2l_4567" class="t s5_4567">Hex </span><span id="t2m_4567" class="t s5_4567">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
