
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.04

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency count[1]$_DFFE_PN0P_/CLK ^
  -0.24 target latency count[2]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net11 (net)
                  0.06    0.00    0.73 ^ hold1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.21    0.21    0.94 ^ hold1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.21    0.00    0.94 ^ count[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.94   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.24 ^ count[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.24   clock reconvergence pessimism
                          0.36    0.61   library removal time
                                  0.61   data required time
-----------------------------------------------------------------------------
                                  0.61   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: load_val[0] (input port clocked by core_clock)
Endpoint: count[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v load_val[0] (in)
                                         load_val[0] (net)
                  0.00    0.00    0.20 v input2/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.27 v input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.03    0.00    0.27 v _15_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.04    0.05    0.33 ^ _15_/Y (sky130_fd_sc_hd__nand2_1)
                                         _05_ (net)
                  0.04    0.00    0.33 ^ _18_/A2 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.04    0.08    0.40 v _18_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _00_ (net)
                  0.04    0.00    0.40 v count[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.40   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.12    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.24 ^ count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.24   clock reconvergence pessimism
                         -0.05    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net11 (net)
                  0.06    0.00    0.73 ^ hold1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.21    0.21    0.94 ^ hold1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.21    0.00    0.94 ^ count[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.94   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.12    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.24 ^ count[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                          0.18    5.42   library recovery time
                                  5.42   data required time
-----------------------------------------------------------------------------
                                  5.42   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  4.48   slack (MET)


Startpoint: count[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.24 ^ count[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.02    0.10    0.42    0.66 v count[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net8 (net)
                  0.10    0.00    0.66 v output7/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    0.76 v output7/X (sky130_fd_sc_hd__clkbuf_1)
                                         count[1] (net)
                  0.02    0.00    0.76 v count[1] (out)
                                  0.76   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  4.04   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net11 (net)
                  0.06    0.00    0.73 ^ hold1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.21    0.21    0.94 ^ hold1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.21    0.00    0.94 ^ count[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.94   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.12    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.24 ^ count[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                          0.18    5.42   library recovery time
                                  5.42   data required time
-----------------------------------------------------------------------------
                                  5.42   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  4.48   slack (MET)


Startpoint: count[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.24 ^ count[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.02    0.10    0.42    0.66 v count[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net8 (net)
                  0.10    0.00    0.66 v output7/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    0.76 v output7/X (sky130_fd_sc_hd__clkbuf_1)
                                         count[1] (net)
                  0.02    0.00    0.76 v count[1] (out)
                                  0.76   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  4.04   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.286646842956543

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4975509643554688

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8592

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.0619998425245285

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.06592799723148346

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9404

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: count[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.24 ^ count[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.38    0.62 v count[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.23    0.85 v _16_/X (sky130_fd_sc_hd__or2_0)
   0.18    1.03 ^ _18_/Y (sky130_fd_sc_hd__a31oi_1)
   0.00    1.03 ^ count[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           1.03   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.12    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.24 ^ count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.24   clock reconvergence pessimism
  -0.09    5.15   library setup time
           5.15   data required time
---------------------------------------------------------
           5.15   data required time
          -1.03   data arrival time
---------------------------------------------------------
           4.12   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.24 ^ count[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.35    0.60 ^ count[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.06    0.66 v _26_/Y (sky130_fd_sc_hd__nor2_1)
   0.11    0.77 ^ _27_/Y (sky130_fd_sc_hd__a21oi_1)
   0.00    0.77 ^ count[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.77   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.24 ^ count[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.24   clock reconvergence pessimism
  -0.05    0.20   library hold time
           0.20   data required time
---------------------------------------------------------
           0.20   data required time
          -0.77   data arrival time
---------------------------------------------------------
           0.57   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2392

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2429

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.7574

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
4.0426

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
533.747029

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.68e-05   3.71e-06   4.43e-11   4.05e-05  41.9%
Combinational          7.63e-06   6.39e-06   6.87e-11   1.40e-05  14.5%
Clock                  2.70e-05   1.53e-05   1.38e-11   4.22e-05  43.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.14e-05   2.53e-05   1.27e-10   9.68e-05 100.0%
                          73.8%      26.2%       0.0%
