# EE478 In-Order and Out-of-Order RISCV 32IM Processor Performance Comparison
## Rouwei Chen, Elijah Carino, George Beatty
- Project Summary with goals and deliverables

## In-Order Processor
### VCS Coverage Report
- Top Level Coverage Report
- 
### Pre-Syn Simulation
- Link to directory

### Post-Syn Netlist
- Link to Timing Report
- Link to directory

### Post-Syn Simulatino
- Link to directory

### Chip Layout
- Die Area:
- Clk Speed:
- DRC Report:
- LVS Report:
- Link to directory:

### Post-APR Simulation
- Link to directory


## Out-of-Order Processor
### VCS Coverage Report
- Top Level Coverage Report
- 
### Pre-Syn Simulation
- Link to directory

### Post-Syn Netlist
- Link to Timing Report
- Link to directory

### Post-Syn Simulatino
- Link to directory

### Chip Layout
- Die Area:
- Clk Speed:
- DRC Report:
- LVS Report:
- Link to directory:

### Post-APR Simulation
- Link to directory


# Processor Performance Comparison 
### GCD

### Fibonacci Sequence



- risc-v compiler toolchain: https://github.com/riscv-collab/riscv-gnu-toolchain

