; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_cat_13(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %7 = shl i32 %6, 8, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = shl i32 %8, 1, !dbg !12
  %10 = and i32 %9, 254, !dbg !12
  %11 = or disjoint i32 %7, %10, !dbg !13
  %12 = or disjoint i32 %11, 1, !dbg !13
  %13 = icmp slt i32 %11, 1024, !dbg !14
  %14 = srem i32 %12, 8, !dbg !15
  %15 = sdiv i32 %11, 8, !dbg !16
  %16 = sdiv i32 %11, 256, !dbg !17
  %17 = insertelement <2 x i32> poison, i32 %11, i64 0, !dbg !15
  %18 = insertelement <2 x i32> %17, i32 %15, i64 1, !dbg !15
  %19 = srem <2 x i32> %18, <i32 8, i32 32>, !dbg !15
  %20 = icmp slt <2 x i32> %19, <i32 4, i32 16>, !dbg !18
  %21 = extractelement <2 x i1> %20, i64 0, !dbg !19
  %22 = extractelement <2 x i1> %20, i64 1, !dbg !20
  %23 = and i1 %21, %22, !dbg !21
  %24 = extractelement <2 x i32> %19, i64 0, !dbg !22
  %25 = shl nsw i32 %24, 4, !dbg !23
  %26 = shl nsw i32 %14, 4, !dbg !23
  %27 = shl nsw i32 %16, 6, !dbg !24
  %28 = add nsw i32 %25, %27, !dbg !25
  %29 = add nsw i32 %27, %26, !dbg !25
  %30 = extractelement <2 x i32> %19, i64 1, !dbg !22
  %31 = add nsw i32 %28, %30, !dbg !26
  %32 = add nsw i32 %29, %30, !dbg !26
  %33 = sext i32 %31 to i64, !dbg !27
  %34 = getelementptr float, ptr addrspace(1) %0, i64 %33, !dbg !27
  %35 = sext i32 %32 to i64, !dbg !27
  %36 = getelementptr float, ptr addrspace(1) %0, i64 %35, !dbg !27
  %37 = and i1 %13, %23, !dbg !28
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %34, i1 %37, i32 0, i1 %37) #1, !dbg !29
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %36, i1 %37, i32 0, i1 %37) #1, !dbg !29
  %40 = icmp sgt i32 %30, 15, !dbg !30
  %41 = and i1 %21, %40, !dbg !31
  %42 = add nsw i32 %30, -16, !dbg !32
  %43 = add nsw i32 %28, %42, !dbg !33
  %44 = add nsw i32 %29, %42, !dbg !33
  %45 = sext i32 %43 to i64, !dbg !34
  %46 = getelementptr float, ptr addrspace(1) %1, i64 %45, !dbg !34
  %47 = sext i32 %44 to i64, !dbg !34
  %48 = getelementptr float, ptr addrspace(1) %1, i64 %47, !dbg !34
  %49 = and i1 %13, %41, !dbg !35
  %50 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %46, i1 %49, i32 0, i1 %49) #1, !dbg !36
  %51 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %48, i1 %49, i32 0, i1 %49) #1, !dbg !36
  %.v = select i1 %22, i32 %38, i32 %50, !dbg !20
  %.v1 = select i1 %22, i32 %39, i32 %51, !dbg !20
  %52 = icmp sgt i32 %24, 3, !dbg !37
  %53 = shl nsw i32 %24, 5, !dbg !22
  %54 = shl nsw i32 %14, 5, !dbg !22
  %55 = shl nsw i32 %16, 7, !dbg !38
  %56 = add nsw i32 %30, -128, !dbg !22
  %57 = add nsw i32 %56, %53, !dbg !39
  %58 = add nsw i32 %57, %55, !dbg !40
  %59 = add nsw i32 %56, %54, !dbg !39
  %60 = add nsw i32 %59, %55, !dbg !40
  %61 = sext i32 %58 to i64, !dbg !41
  %62 = getelementptr float, ptr addrspace(1) %2, i64 %61, !dbg !41
  %63 = sext i32 %60 to i64, !dbg !41
  %64 = getelementptr float, ptr addrspace(1) %2, i64 %63, !dbg !41
  %65 = and i1 %13, %52, !dbg !42
  %66 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %62, i1 %65, i32 0, i1 %65) #1, !dbg !43
  %67 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %64, i1 %65, i32 0, i1 %65) #1, !dbg !43
  %.v2 = select i1 %21, i32 %.v, i32 %66, !dbg !19
  %.v3 = select i1 %21, i32 %.v1, i32 %67, !dbg !19
  %68 = sext i32 %11 to i64, !dbg !44
  %69 = getelementptr float, ptr addrspace(1) %3, i64 %68, !dbg !44
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %.v2, i32 %.v3, ptr addrspace(1) %69, i1 %13) #1, !dbg !45
  ret void, !dbg !46
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c7tnsmua4nwn7geuhh44dv4fuoewxf4odyoqg3qj3ylcicz56lty.py", directory: "inductor_cache/7t")
!4 = !{ptr @triton_poi_fused_cat_13, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_13, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_13", linkageName: "triton_poi_fused_cat_13", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 19, scope: !7)
!16 = !DILocation(line: 25, column: 21, scope: !7)
!17 = !DILocation(line: 26, column: 19, scope: !7)
!18 = !DILocation(line: 32, column: 18, scope: !7)
!19 = !DILocation(line: 0, scope: !7)
!20 = !DILocation(line: 45, column: 34, scope: !7)
!21 = !DILocation(line: 38, column: 19, scope: !7)
!22 = !DILocation(line: 51, column: 40, scope: !7)
!23 = !DILocation(line: 39, column: 35, scope: !7)
!24 = !DILocation(line: 39, column: 44, scope: !7)
!25 = !DILocation(line: 39, column: 41, scope: !7)
!26 = !DILocation(line: 39, column: 50, scope: !7)
!27 = !DILocation(line: 39, column: 31, scope: !7)
!28 = !DILocation(line: 39, column: 64, scope: !7)
!29 = !DILocation(line: 39, column: 56, scope: !7)
!30 = !DILocation(line: 40, column: 20, scope: !7)
!31 = !DILocation(line: 43, column: 20, scope: !7)
!32 = !DILocation(line: 44, column: 58, scope: !7)
!33 = !DILocation(line: 44, column: 50, scope: !7)
!34 = !DILocation(line: 44, column: 31, scope: !7)
!35 = !DILocation(line: 44, column: 72, scope: !7)
!36 = !DILocation(line: 44, column: 64, scope: !7)
!37 = !DILocation(line: 48, column: 20, scope: !7)
!38 = !DILocation(line: 51, column: 57, scope: !7)
!39 = !DILocation(line: 51, column: 36, scope: !7)
!40 = !DILocation(line: 51, column: 53, scope: !7)
!41 = !DILocation(line: 51, column: 31, scope: !7)
!42 = !DILocation(line: 51, column: 70, scope: !7)
!43 = !DILocation(line: 51, column: 62, scope: !7)
!44 = !DILocation(line: 53, column: 25, scope: !7)
!45 = !DILocation(line: 53, column: 37, scope: !7)
!46 = !DILocation(line: 53, column: 4, scope: !7)
