{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506636530111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506636530117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 19:08:49 2017 " "Processing started: Thu Sep 28 19:08:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506636530117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506636530117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste_trigger -c teste_trigger " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste_trigger -c teste_trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506636530117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1506636530517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1506636530517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_pi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer_pi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_pi-behavior " "Found design unit 1: debouncer_pi-behavior" {  } { { "debouncer_pi.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/teste trigger/debouncer_pi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506636543225 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_pi " "Found entity 1: debouncer_pi" {  } { { "debouncer_pi.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/teste trigger/debouncer_pi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506636543225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506636543225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste_trigger-behavior " "Found design unit 1: teste_trigger-behavior" {  } { { "teste_trigger.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/teste trigger/teste_trigger.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506636543227 ""} { "Info" "ISGN_ENTITY_NAME" "1 teste_trigger " "Found entity 1: teste_trigger" {  } { { "teste_trigger.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/teste trigger/teste_trigger.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506636543227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506636543227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_hc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay_hc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_hc-behavior " "Found design unit 1: delay_hc-behavior" {  } { { "delay_hc.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/teste trigger/delay_hc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506636543229 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_hc " "Found entity 1: delay_hc" {  } { { "delay_hc.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/teste trigger/delay_hc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506636543229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506636543229 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste_trigger " "Elaborating entity \"teste_trigger\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1506636543264 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG teste_trigger.vhd(11) " "VHDL Signal Declaration warning at teste_trigger.vhd(11): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "teste_trigger.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/teste trigger/teste_trigger.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1506636543265 "|teste_trigger"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW teste_trigger.vhd(31) " "VHDL Process Statement warning at teste_trigger.vhd(31): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teste_trigger.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/teste trigger/teste_trigger.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1506636543265 "|teste_trigger"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN_TRIG teste_trigger.vhd(38) " "VHDL Process Statement warning at teste_trigger.vhd(38): signal \"EN_TRIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teste_trigger.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/teste trigger/teste_trigger.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1506636543265 "|teste_trigger"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[1\] teste_trigger.vhd(10) " "Using initial value X (don't care) for net \"GPIO\[1\]\" at teste_trigger.vhd(10)" {  } { { "teste_trigger.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/teste trigger/teste_trigger.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506636543266 "|teste_trigger"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "EN_TRIG teste_trigger.vhd(39) " "Can't infer register for \"EN_TRIG\" at teste_trigger.vhd(39) because it does not hold its value outside the clock edge" {  } { { "teste_trigger.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/teste trigger/teste_trigger.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1506636543266 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "teste_trigger.vhd(39) " "HDL error at teste_trigger.vhd(39): couldn't implement registers for assignments on this clock edge" {  } { { "teste_trigger.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/teste trigger/teste_trigger.vhd" 39 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1506636543267 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1506636543267 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506636543438 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 28 19:09:03 2017 " "Processing ended: Thu Sep 28 19:09:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506636543438 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506636543438 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506636543438 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506636543438 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506636544089 ""}
