Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jun 10 11:50:35 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[100]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[101]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[102]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[103]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[104]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[105]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[106]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[107]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[108]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[109]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[10]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[110]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[111]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[112]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[113]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[114]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[115]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[116]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[117]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[118]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[119]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[11]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[120]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[121]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[122]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[123]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[124]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[125]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[126]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[127]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[12]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[13]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[14]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[15]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[16]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[17]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[18]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[19]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[1]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[20]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[21]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[22]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[23]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[24]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[25]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[26]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[27]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[28]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[29]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[30]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[31]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[32]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[33]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[34]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[35]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[36]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[37]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[38]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[39]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[3]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[40]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[41]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[42]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[43]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[44]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[45]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[46]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[47]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[48]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[49]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[50]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[51]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[52]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[53]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[54]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[55]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[56]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[57]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[58]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[59]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[5]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[60]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[61]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[62]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[63]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[64]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[65]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[66]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[67]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[68]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[69]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[6]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[70]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[71]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[72]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[73]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[74]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[75]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[76]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[77]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[78]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[79]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[7]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[80]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[81]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[82]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[83]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[84]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[85]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[86]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[87]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[88]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[89]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[8]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[90]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[91]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[92]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[93]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[94]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[95]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[96]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[97]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[98]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[99]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[9]_rep/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 16384 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -39.429    -8173.423                   5520                16128        0.055        0.000                      0                16128        3.000        0.000                       0                  2824  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -39.429    -7839.099                   5219                15266        0.055        0.000                      0                15266        3.750        0.000                       0                  2530  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          1.614        0.000                      0                  575        0.129        0.000                      0                  575        4.500        0.000                       0                   290  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -2.194     -334.324                    301                  862        0.064        0.000                      0                  862  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         5219  Failing Endpoints,  Worst Slack      -39.429ns,  Total Violation    -7839.099ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -39.429ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.847ns  (logic 15.995ns (34.143%)  route 30.852ns (65.857%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        2.183     3.477    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.601 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.763    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.887 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.058    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.182 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.522    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.646 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.795    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.211    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.335 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.484    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.608 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313     5.922    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.046 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.307     6.353    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.477 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.628    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.752 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.906    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.030 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     7.326    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.450 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.295     7.745    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.869 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.132    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.256 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.407    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.531 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.834    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.958 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.123    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.247 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339     9.586    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.710 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.310    10.020    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.144 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.306    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.430 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.397    10.827    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.951 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.113    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.237 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.407    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.531 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.835    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.959 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.303    12.262    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.386 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.547    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.671 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    12.973    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.097 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    13.262    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.386 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.427    13.814    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.938 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    14.096    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.220 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.311    14.531    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.655 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.940 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.433    15.373    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.497 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.646    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.770 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.062    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.186 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.381    16.567    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X33Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.691 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.306    16.998    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.122 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.414    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.538 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.687    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.811 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.106    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.230 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.379    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.503 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.131    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.420    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.551    20.095    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.219 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.494 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.648    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.772 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    21.075    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.199 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.513    21.712    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.836 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    22.146    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.270 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.842    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.966 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.351    23.317    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.441 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.602    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.726 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.021    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.145 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.297    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.421 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.319    24.740    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.864 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.026    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.150 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.581    25.731    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.855 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.010    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.134 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    26.624    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.748 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.910    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    27.034 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    27.335    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    27.459 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.334    27.793    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.343 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.789    29.132    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X28Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.658 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.665    30.323    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.873 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.888    31.760    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.286 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.656    32.943    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X26Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.493 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.820    34.313    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.863 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    35.794    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X30Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.344 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.852    37.196    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X24Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.722 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.871    38.593    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X22Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.143 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.776    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.302 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.941    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X23Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.467 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.383    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.933 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.715    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X21Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.241 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.658    44.899    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X22Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.449 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.872    46.321    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X23Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.847 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    46.847    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X23Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.579     2.758    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X23Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.758    
                         clock uncertainty           -0.154     2.604    
                         time borrowed                4.813     7.417    
  -------------------------------------------------------------------
                         required time                          7.417    
                         arrival time                         -46.847    
  -------------------------------------------------------------------
                         slack                                -39.429    

Slack (VIOLATED) :        -39.199ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.861ns  (logic 16.009ns (34.163%)  route 30.852ns (65.837%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        2.183     3.477    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.601 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.763    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.887 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.058    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.182 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.522    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.646 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.795    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.211    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.335 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.484    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.608 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313     5.922    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.046 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.307     6.353    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.477 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.628    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.752 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.906    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.030 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     7.326    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.450 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.295     7.745    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.869 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.132    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.256 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.407    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.531 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.834    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.958 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.123    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.247 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339     9.586    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.710 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.310    10.020    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.144 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.306    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.430 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.397    10.827    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.951 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.113    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.237 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.407    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.531 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.835    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.959 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.303    12.262    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.386 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.547    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.671 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    12.973    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.097 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    13.262    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.386 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.427    13.814    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.938 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    14.096    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.220 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.311    14.531    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.655 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.940 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.433    15.373    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.497 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.646    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.770 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.062    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.186 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.381    16.567    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X33Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.691 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.306    16.998    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.122 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.414    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.538 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.687    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.811 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.106    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.230 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.379    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.503 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.131    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.420    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.551    20.095    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.219 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.494 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.648    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.772 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    21.075    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.199 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.513    21.712    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.836 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    22.146    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.270 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.842    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.966 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.351    23.317    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.441 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.602    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.726 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.021    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.145 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.297    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.421 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.319    24.740    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.864 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.026    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.150 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.581    25.731    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.855 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.010    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.134 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    26.624    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.748 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.910    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    27.034 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    27.335    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    27.459 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.334    27.793    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.343 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.789    29.132    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X28Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.658 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.665    30.323    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.873 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.888    31.760    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.286 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.656    32.943    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X26Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.493 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.820    34.313    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.863 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    35.794    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X30Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.344 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.852    37.196    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X24Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.722 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.871    38.593    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X22Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.143 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.776    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.302 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.941    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X23Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.467 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.383    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.933 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.715    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X21Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.241 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.658    44.899    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X22Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.449 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.872    46.321    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X23Y48         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    46.861 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    46.861    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X23Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.579     2.758    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X23Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.758    
                         clock uncertainty           -0.154     2.604    
                         time borrowed                5.057     7.661    
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                         -46.861    
  -------------------------------------------------------------------
                         slack                                -39.199    

Slack (VIOLATED) :        -39.124ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.786ns  (logic 15.934ns (34.057%)  route 30.852ns (65.943%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        2.183     3.477    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.601 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.763    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.887 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.058    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.182 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.522    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.646 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.795    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.211    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.335 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.484    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.608 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313     5.922    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.046 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.307     6.353    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.477 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.628    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.752 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.906    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.030 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     7.326    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.450 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.295     7.745    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.869 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.132    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.256 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.407    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.531 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.834    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.958 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.123    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.247 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339     9.586    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.710 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.310    10.020    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.144 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.306    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.430 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.397    10.827    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.951 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.113    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.237 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.407    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.531 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.835    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.959 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.303    12.262    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.386 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.547    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.671 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    12.973    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.097 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    13.262    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.386 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.427    13.814    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.938 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    14.096    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.220 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.311    14.531    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.655 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.940 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.433    15.373    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.497 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.646    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.770 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.062    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.186 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.381    16.567    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X33Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.691 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.306    16.998    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.122 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.414    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.538 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.687    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.811 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.106    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.230 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.379    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.503 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.131    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.420    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.551    20.095    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.219 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.494 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.648    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.772 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    21.075    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.199 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.513    21.712    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.836 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    22.146    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.270 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.842    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.966 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.351    23.317    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.441 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.602    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.726 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.021    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.145 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.297    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.421 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.319    24.740    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.864 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.026    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.150 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.581    25.731    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.855 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.010    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.134 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    26.624    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.748 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.910    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    27.034 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    27.335    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    27.459 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.334    27.793    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.343 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.789    29.132    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X28Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.658 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.665    30.323    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.873 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.888    31.760    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.286 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.656    32.943    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X26Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.493 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.820    34.313    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.863 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    35.794    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X30Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.344 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.852    37.196    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X24Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.722 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.871    38.593    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X22Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.143 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.776    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.302 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.941    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X23Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.467 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.383    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.933 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.715    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X21Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.241 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.658    44.899    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X22Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.449 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.872    46.321    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X23Y48         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    46.786 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    46.786    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X23Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.579     2.758    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X23Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.758    
                         clock uncertainty           -0.154     2.604    
                         time borrowed                5.057     7.661    
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                         -46.786    
  -------------------------------------------------------------------
                         slack                                -39.124    

Slack (VIOLATED) :        -39.038ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.700ns  (logic 15.848ns (33.936%)  route 30.852ns (66.064%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        2.183     3.477    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.601 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.763    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.887 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.058    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.182 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.522    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.646 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.795    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.211    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.335 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.484    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.608 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313     5.922    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.046 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.307     6.353    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.477 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.628    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.752 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.906    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.030 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     7.326    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.450 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.295     7.745    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.869 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.132    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.256 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.407    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.531 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.834    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.958 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.123    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.247 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339     9.586    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.710 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.310    10.020    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.144 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.306    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.430 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.397    10.827    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.951 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.113    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.237 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.407    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.531 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.835    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.959 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.303    12.262    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.386 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.547    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.671 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    12.973    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.097 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    13.262    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.386 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.427    13.814    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.938 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    14.096    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.220 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.311    14.531    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.655 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.940 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.433    15.373    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.497 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.646    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.770 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.062    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.186 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.381    16.567    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X33Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.691 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.306    16.998    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.122 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.414    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.538 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.687    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.811 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.106    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.230 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.379    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.503 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.131    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.420    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.551    20.095    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.219 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.494 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.648    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.772 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    21.075    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.199 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.513    21.712    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.836 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    22.146    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.270 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.842    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.966 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.351    23.317    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.441 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.602    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.726 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.021    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.145 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.297    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.421 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.319    24.740    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.864 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.026    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.150 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.581    25.731    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.855 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.010    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.134 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    26.624    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.748 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.910    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    27.034 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    27.335    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    27.459 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.334    27.793    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.343 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.789    29.132    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X28Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.658 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.665    30.323    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.873 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.888    31.760    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.286 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.656    32.943    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X26Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.493 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.820    34.313    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.863 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    35.794    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X30Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.344 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.852    37.196    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X24Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.722 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.871    38.593    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X22Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.143 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.776    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.302 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.941    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X23Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.467 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.383    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.933 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.715    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X21Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.241 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.658    44.899    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X22Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.449 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.872    46.321    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X23Y48         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    46.700 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    46.700    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X23Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.579     2.758    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X23Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.758    
                         clock uncertainty           -0.154     2.604    
                         time borrowed                5.057     7.661    
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                         -46.700    
  -------------------------------------------------------------------
                         slack                                -39.038    

Slack (VIOLATED) :        -37.761ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.463ns  (logic 15.483ns (34.056%)  route 29.980ns (65.944%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        2.183     3.477    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.601 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.763    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.887 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.058    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.182 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.522    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.646 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.795    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.211    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.335 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.484    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.608 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313     5.922    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.046 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.307     6.353    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.477 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.628    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.752 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.906    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.030 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     7.326    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.450 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.295     7.745    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.869 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.132    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.256 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.407    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.531 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.834    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.958 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.123    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.247 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339     9.586    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.710 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.310    10.020    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.144 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.306    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.430 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.397    10.827    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.951 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.113    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.237 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.407    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.531 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.835    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.959 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.303    12.262    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.386 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.547    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.671 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    12.973    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.097 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    13.262    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.386 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.427    13.814    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.938 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    14.096    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.220 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.311    14.531    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.655 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.940 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.433    15.373    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.497 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.646    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.770 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.062    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.186 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.381    16.567    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X33Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.691 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.306    16.998    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.122 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.414    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.538 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.687    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.811 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.106    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.230 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.379    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.503 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.131    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.420    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.551    20.095    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.219 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.494 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.648    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.772 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    21.075    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.199 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.513    21.712    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.836 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    22.146    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.270 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.842    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.966 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.351    23.317    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.441 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.602    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.726 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.021    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.145 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.297    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.421 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.319    24.740    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.864 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.026    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.150 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.581    25.731    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.855 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.010    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.134 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    26.624    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.748 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.910    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    27.034 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    27.335    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    27.459 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.334    27.793    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.343 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.789    29.132    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X28Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.658 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.665    30.323    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.873 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.888    31.760    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.286 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.656    32.943    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X26Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.493 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.820    34.313    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.863 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    35.794    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X30Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.344 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.852    37.196    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X24Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.722 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.871    38.593    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X22Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.143 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.776    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.302 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.941    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X23Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.467 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.383    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.933 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.715    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X21Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.241 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.658    44.899    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X22Y48         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    45.463 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.463    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X22Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.579     2.758    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X22Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.758    
                         clock uncertainty           -0.154     2.604    
                         time borrowed                5.098     7.702    
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                         -45.463    
  -------------------------------------------------------------------
                         slack                                -37.761    

Slack (VIOLATED) :        -37.685ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.387ns  (logic 15.407ns (33.946%)  route 29.980ns (66.054%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        2.183     3.477    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.601 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.763    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.887 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.058    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.182 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.522    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.646 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.795    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.211    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.335 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.484    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.608 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313     5.922    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.046 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.307     6.353    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.477 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.628    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.752 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.906    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.030 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     7.326    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.450 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.295     7.745    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.869 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.132    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.256 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.407    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.531 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.834    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.958 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.123    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.247 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339     9.586    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.710 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.310    10.020    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.144 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.306    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.430 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.397    10.827    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.951 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.113    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.237 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.407    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.531 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.835    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.959 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.303    12.262    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.386 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.547    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.671 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    12.973    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.097 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    13.262    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.386 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.427    13.814    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.938 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    14.096    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.220 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.311    14.531    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.655 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.940 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.433    15.373    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.497 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.646    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.770 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.062    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.186 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.381    16.567    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X33Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.691 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.306    16.998    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.122 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.414    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.538 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.687    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.811 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.106    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.230 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.379    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.503 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.131    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.420    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.551    20.095    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.219 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.494 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.648    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.772 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    21.075    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.199 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.513    21.712    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.836 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    22.146    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.270 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.842    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.966 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.351    23.317    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.441 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.602    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.726 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.021    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.145 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.297    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.421 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.319    24.740    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.864 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.026    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.150 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.581    25.731    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.855 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.010    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.134 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    26.624    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.748 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.910    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    27.034 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    27.335    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    27.459 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.334    27.793    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.343 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.789    29.132    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X28Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.658 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.665    30.323    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.873 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.888    31.760    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.286 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.656    32.943    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X26Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.493 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.820    34.313    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.863 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    35.794    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X30Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.344 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.852    37.196    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X24Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.722 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.871    38.593    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X22Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.143 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.776    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.302 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.941    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X23Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.467 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.383    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.933 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.715    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X21Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.241 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.658    44.899    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X22Y48         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    45.387 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.387    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X22Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.579     2.758    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X22Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.758    
                         clock uncertainty           -0.154     2.604    
                         time borrowed                5.098     7.702    
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                         -45.387    
  -------------------------------------------------------------------
                         slack                                -37.685    

Slack (VIOLATED) :        -37.655ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.449ns  (logic 15.469ns (34.036%)  route 29.980ns (65.964%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.190ns
    Computed max time borrow:         5.190ns
    Time borrowed from endpoint:      5.190ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         5.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        2.183     3.477    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.601 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.763    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.887 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.058    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.182 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.522    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.646 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.795    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.211    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.335 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.484    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.608 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313     5.922    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.046 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.307     6.353    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.477 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.628    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.752 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.906    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.030 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     7.326    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.450 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.295     7.745    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.869 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.132    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.256 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.407    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.531 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.834    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.958 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.123    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.247 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339     9.586    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.710 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.310    10.020    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.144 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.306    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.430 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.397    10.827    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.951 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.113    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.237 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.407    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.531 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.835    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.959 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.303    12.262    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.386 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.547    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.671 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    12.973    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.097 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    13.262    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.386 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.427    13.814    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.938 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    14.096    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.220 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.311    14.531    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.655 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.940 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.433    15.373    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.497 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.646    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.770 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.062    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.186 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.381    16.567    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X33Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.691 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.306    16.998    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.122 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.414    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.538 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.687    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.811 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.106    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.230 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.379    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.503 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.131    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.420    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.551    20.095    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.219 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.494 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.648    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.772 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    21.075    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.199 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.513    21.712    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.836 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    22.146    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.270 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.842    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.966 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.351    23.317    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.441 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.602    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.726 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.021    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.145 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.297    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.421 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.319    24.740    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.864 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.026    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.150 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.581    25.731    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.855 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.010    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.134 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    26.624    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.748 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.910    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    27.034 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    27.335    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    27.459 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.334    27.793    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.343 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.789    29.132    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X28Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.658 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.665    30.323    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.873 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.888    31.760    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.286 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.656    32.943    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X26Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.493 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.820    34.313    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.863 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    35.794    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X30Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.344 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.852    37.196    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X24Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.722 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.871    38.593    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X22Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.143 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.776    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.302 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.941    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X23Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.467 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.383    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.933 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.715    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X21Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.241 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.658    44.899    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X22Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.449 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    45.449    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X22Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.579     2.758    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X22Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.758    
                         clock uncertainty           -0.154     2.604    
                         time borrowed                5.190     7.794    
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                         -45.449    
  -------------------------------------------------------------------
                         slack                                -37.655    

Slack (VIOLATED) :        -37.590ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.292ns  (logic 15.312ns (33.807%)  route 29.980ns (66.193%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        2.183     3.477    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.601 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.763    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.887 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.058    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.182 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.522    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.646 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.795    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.211    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.335 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.484    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.608 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313     5.922    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.046 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.307     6.353    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.477 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.628    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.752 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.906    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.030 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     7.326    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.450 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.295     7.745    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.869 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.132    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.256 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.407    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.531 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.834    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.958 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.123    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.247 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339     9.586    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.710 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.310    10.020    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.144 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.306    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.430 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.397    10.827    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.951 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.113    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.237 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.407    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.531 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.835    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.959 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.303    12.262    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.386 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.547    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.671 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    12.973    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.097 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    13.262    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.386 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.427    13.814    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.938 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    14.096    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.220 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.311    14.531    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.655 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.940 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.433    15.373    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.497 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.646    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.770 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.062    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.186 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.381    16.567    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X33Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.691 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.306    16.998    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.122 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.414    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.538 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.687    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.811 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.106    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.230 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.379    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.503 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.131    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.420    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.551    20.095    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.219 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.494 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.648    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.772 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    21.075    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.199 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.513    21.712    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.836 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    22.146    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.270 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.842    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.966 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.351    23.317    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.441 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.602    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.726 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.021    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.145 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.297    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.421 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.319    24.740    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.864 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.026    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.150 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.581    25.731    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.855 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.010    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.134 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    26.624    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.748 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.910    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    27.034 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    27.335    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    27.459 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.334    27.793    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.343 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.789    29.132    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X28Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.658 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.665    30.323    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.873 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.888    31.760    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.286 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.656    32.943    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X26Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.493 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.820    34.313    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.863 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    35.794    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X30Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.344 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.852    37.196    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X24Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.722 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.871    38.593    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X22Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.143 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.776    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.302 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.941    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X23Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.467 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.383    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.933 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.715    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X21Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.241 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.658    44.899    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X22Y48         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    45.292 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.292    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X22Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.579     2.758    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X22Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.758    
                         clock uncertainty           -0.154     2.604    
                         time borrowed                5.098     7.702    
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                         -45.292    
  -------------------------------------------------------------------
                         slack                                -37.590    

Slack (VIOLATED) :        -36.593ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.255ns  (logic 14.933ns (33.743%)  route 29.322ns (66.257%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        2.183     3.477    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.601 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.763    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.887 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.058    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.182 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.522    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.646 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.795    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.211    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.335 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.484    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.608 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313     5.922    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.046 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.307     6.353    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.477 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.628    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.752 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.906    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.030 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     7.326    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.450 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.295     7.745    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.869 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.132    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.256 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.407    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.531 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.834    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.958 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.123    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.247 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339     9.586    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.710 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.310    10.020    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.144 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.306    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.430 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.397    10.827    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.951 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.113    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.237 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.407    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.531 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.835    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.959 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.303    12.262    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.386 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.547    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.671 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    12.973    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.097 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    13.262    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.386 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.427    13.814    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.938 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    14.096    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.220 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.311    14.531    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.655 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.940 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.433    15.373    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.497 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.646    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.770 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.062    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.186 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.381    16.567    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X33Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.691 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.306    16.998    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.122 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.414    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.538 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.687    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.811 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.106    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.230 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.379    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.503 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.131    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.420    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.551    20.095    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.219 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.494 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.648    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.772 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    21.075    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.199 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.513    21.712    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.836 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    22.146    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.270 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.842    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.966 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.351    23.317    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.441 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.602    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.726 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.021    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.145 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.297    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.421 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.319    24.740    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.864 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.026    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.150 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.581    25.731    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.855 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.010    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.134 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    26.624    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.748 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.910    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    27.034 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    27.335    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    27.459 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.334    27.793    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.343 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.789    29.132    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X28Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.658 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.665    30.323    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.873 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.888    31.760    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.286 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.656    32.943    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X26Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.493 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.820    34.313    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.863 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    35.794    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X30Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.344 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.852    37.196    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X24Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.722 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.871    38.593    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X22Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.143 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.776    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.302 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.941    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X23Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.467 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.383    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.933 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.715    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X21Y47         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.255 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.255    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X21Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.580     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X21Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.605    
                         time borrowed                5.057     7.662    
  -------------------------------------------------------------------
                         required time                          7.662    
                         arrival time                         -44.255    
  -------------------------------------------------------------------
                         slack                                -36.593    

Slack (VIOLATED) :        -36.518ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.180ns  (logic 14.858ns (33.630%)  route 29.322ns (66.370%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        2.183     3.477    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.601 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.763    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.887 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.058    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.182 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.522    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.646 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.795    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.211    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.335 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.484    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.608 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313     5.922    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.046 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.307     6.353    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.477 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.628    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.752 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.906    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.030 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     7.326    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.450 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.295     7.745    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.869 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.132    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.256 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.407    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.531 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.834    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.958 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.123    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.247 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339     9.586    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.710 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.310    10.020    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.144 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.306    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.430 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.397    10.827    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.951 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.113    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.237 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.407    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.531 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    11.835    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.959 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.303    12.262    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.386 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.547    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.671 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    12.973    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.097 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    13.262    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.386 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.427    13.814    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.938 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    14.096    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.220 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.311    14.531    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.655 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.816    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.940 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.433    15.373    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.497 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.646    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.124    15.770 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.062    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.186 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.381    16.567    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X33Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.691 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.306    16.998    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.122 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.414    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.538 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.687    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124    17.811 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.106    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.230 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.379    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.503 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.131    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.255 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.420    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.551    20.095    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.219 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.494 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.648    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X27Y43         LUT1 (Prop_lut1_I0_O)        0.124    20.772 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    21.075    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.199 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.513    21.712    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.836 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    22.146    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.270 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.567    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.691 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.842    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.966 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.351    23.317    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.441 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.602    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.726 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.021    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.145 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.297    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.421 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.319    24.740    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.864 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.026    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.150 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.581    25.731    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    25.855 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.010    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.134 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    26.624    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    26.748 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.910    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    27.034 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    27.335    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    27.459 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.334    27.793    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.343 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.789    29.132    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X28Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.658 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.665    30.323    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.873 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.888    31.760    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.286 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.656    32.943    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X26Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.493 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.820    34.313    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.863 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    35.794    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X30Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.344 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.852    37.196    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X24Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.722 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.871    38.593    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X22Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.143 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.776    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X23Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.302 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.941    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X23Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.467 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.383    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X22Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.933 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.715    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X21Y47         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.180 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.180    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X21Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.580     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X21Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.605    
                         time borrowed                5.057     7.662    
  -------------------------------------------------------------------
                         required time                          7.662    
                         arrival time                         -44.180    
  -------------------------------------------------------------------
                         slack                                -36.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/rmsAccQ_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.632%)  route 0.213ns (53.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.592     0.928    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X27Y48         FDRE                                         r  design_1_i/top_0/inst/rmsAccQ_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/top_0/inst/rmsAccQ_reg[16]/Q
                         net (fo=2, routed)           0.213     1.281    design_1_i/top_0/inst/AxiSupporter1/Q[16]
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.326 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[16]_i_1/O
                         net (fo=1, routed)           0.000     1.326    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[16]_i_1_n_0
    SLICE_X27Y51         FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.844     1.210    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X27Y51         FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[16]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y51         FDRE (Hold_fdre_C_D)         0.091     1.271    design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.233    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.135    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/rmsAccQ_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.448%)  route 0.274ns (59.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.591     0.927    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X28Y49         FDRE                                         r  design_1_i/top_0/inst/rmsAccQ_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/top_0/inst/rmsAccQ_reg[29]/Q
                         net (fo=2, routed)           0.274     1.341    design_1_i/top_0/inst/AxiSupporter1/Q[29]
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.386 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[29]_i_1/O
                         net (fo=1, routed)           0.000     1.386    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[29]_i_1_n_0
    SLICE_X28Y50         FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.845     1.211    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X28Y50         FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[29]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.092     1.273    design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/rmsAccQ_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.627%)  route 0.259ns (55.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.591     0.927    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X30Y47         FDRE                                         r  design_1_i/top_0/inst/rmsAccQ_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  design_1_i/top_0/inst/rmsAccQ_reg[19]/Q
                         net (fo=2, routed)           0.259     1.350    design_1_i/top_0/inst/AxiSupporter1/Q[19]
    SLICE_X27Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.395 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[19]_i_1/O
                         net (fo=1, routed)           0.000     1.395    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[19]_i_1_n_0
    SLICE_X27Y50         FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.844     1.210    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X27Y50         FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[19]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.092     1.272    design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.059     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[2]
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.076     0.987    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.059     1.111    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X28Y94         FDRE (Hold_fdre_C_D)         0.076     0.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.059     1.111    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X28Y95         FDRE (Hold_fdre_C_D)         0.076     0.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.062     1.113    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.078     0.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.062     1.114    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X28Y94         FDRE (Hold_fdre_C_D)         0.078     0.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.062     1.114    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X28Y95         FDRE (Hold_fdre_C_D)         0.078     0.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y96    design_1_i/top_0/inst/challengeQ_reg[124]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y96    design_1_i/top_0/inst/challengeQ_reg[125]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y98    design_1_i/top_0/inst/challengeQ_reg[126]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y97    design_1_i/top_0/inst/challengeQ_reg[127]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y95    design_1_i/top_0/inst/challengeQ_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y95    design_1_i/top_0/inst/challengeQ_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y95    design_1_i/top_0/inst/challengeQ_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y95    design_1_i/top_0/inst/challengeQ_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y99    design_1_i/top_0/inst/challengeQ_reg[16]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y71    design_1_i/top_0/inst/ram1/ram_reg_8192_8447_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y71    design_1_i/top_0/inst/ram1/ram_reg_8192_8447_6_6/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y71    design_1_i/top_0/inst/ram1/ram_reg_8192_8447_6_6/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y71    design_1_i/top_0/inst/ram1/ram_reg_8192_8447_6_6/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y69    design_1_i/top_0/inst/ram1/ram_reg_8448_8703_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y69    design_1_i/top_0/inst/ram1/ram_reg_8448_8703_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y69    design_1_i/top_0/inst/ram1/ram_reg_8448_8703_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y69    design_1_i/top_0/inst/ram1/ram_reg_8448_8703_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y70    design_1_i/top_0/inst/ram1/ram_reg_8448_8703_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y70    design_1_i/top_0/inst/ram1/ram_reg_8448_8703_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y85    design_1_i/top_0/inst/ram1/ram_reg_4096_4351_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y85    design_1_i/top_0/inst/ram1/ram_reg_4096_4351_6_6/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y85    design_1_i/top_0/inst/ram1/ram_reg_4096_4351_6_6/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y86    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y86    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y86    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y86    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y73    design_1_i/top_0/inst/ram1/ram_reg_8448_8703_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y73    design_1_i/top_0/inst/ram1/ram_reg_8448_8703_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y73    design_1_i/top_0/inst/ram1/ram_reg_8448_8703_0_0/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusFlagQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 1.679ns (20.426%)  route 6.541ns (79.574%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.656     1.659    design_1_i/top_0/inst/clk2
    SLICE_X34Y98         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  design_1_i/top_0/inst/virusCounterQ_reg[0]/Q
                         net (fo=56, routed)          3.168     5.345    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[0]
    SLICE_X43Y96         LUT6 (Prop_lut6_I3_O)        0.124     5.469 r  design_1_i/top_0/inst/virusFlagQ_i_69/O
                         net (fo=1, routed)           0.636     6.105    design_1_i/top_0/inst/virusFlagQ_i_69_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.229 r  design_1_i/top_0/inst/virusFlagQ_i_54/O
                         net (fo=1, routed)           1.283     7.512    design_1_i/top_0/inst/virusFlagQ_i_54_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.636 r  design_1_i/top_0/inst/virusFlagQ_i_32/O
                         net (fo=1, routed)           0.000     7.636    design_1_i/top_0/inst/virusFlagQ_i_32_n_0
    SLICE_X33Y95         MUXF7 (Prop_muxf7_I1_O)      0.245     7.881 r  design_1_i/top_0/inst/virusFlagQ_reg_i_12/O
                         net (fo=1, routed)           0.000     7.881    design_1_i/top_0/inst/virusFlagQ_reg_i_12_n_0
    SLICE_X33Y95         MUXF8 (Prop_muxf8_I0_O)      0.104     7.985 r  design_1_i/top_0/inst/virusFlagQ_reg_i_7/O
                         net (fo=1, routed)           0.964     8.950    design_1_i/top_0/inst/virusFlagQ_reg_i_7_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I2_O)        0.316     9.266 r  design_1_i/top_0/inst/virusFlagQ_i_4/O
                         net (fo=1, routed)           0.149     9.415    design_1_i/top_0/inst/virusFlagQ_i_4_n_0
    SLICE_X35Y97         LUT5 (Prop_lut5_I3_O)        0.124     9.539 r  design_1_i/top_0/inst/virusFlagQ_i_1/O
                         net (fo=1, routed)           0.340     9.879    design_1_i/top_0/inst/virusFlagQ_i_1_n_0
    SLICE_X35Y97         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.484    11.487    design_1_i/top_0/inst/clk2
    SLICE_X35Y97         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
                         clock pessimism              0.147    11.634    
                         clock uncertainty           -0.074    11.560    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)       -0.067    11.493    design_1_i/top_0/inst/virusFlagQ_reg
  -------------------------------------------------------------------
                         required time                         11.493    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[123]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 2.875ns (35.621%)  route 5.196ns (64.379%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X48Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.445     3.557    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X46Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.681 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.681    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.214 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.214    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.331    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.448    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.682 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.682    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.799 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.001     4.800    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.917 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.034 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.151 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.151    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.287     7.140    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.264 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         2.464     9.727    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X45Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[123]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.654    11.657    design_1_i/top_0/inst/clk2
    SLICE_X45Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[123]/C
                         clock pessimism              0.014    11.671    
                         clock uncertainty           -0.074    11.597    
    SLICE_X45Y108        FDRE (Setup_fdre_C_CE)      -0.205    11.392    design_1_i/top_0/inst/virusEnQ_reg[123]
  -------------------------------------------------------------------
                         required time                         11.392    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[124]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 2.875ns (35.621%)  route 5.196ns (64.379%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X48Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.445     3.557    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X46Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.681 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.681    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.214 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.214    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.331    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.448    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.682 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.682    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.799 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.001     4.800    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.917 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.034 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.151 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.151    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.287     7.140    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.264 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         2.464     9.727    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X45Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.654    11.657    design_1_i/top_0/inst/clk2
    SLICE_X45Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]/C
                         clock pessimism              0.014    11.671    
                         clock uncertainty           -0.074    11.597    
    SLICE_X45Y108        FDRE (Setup_fdre_C_CE)      -0.205    11.392    design_1_i/top_0/inst/virusEnQ_reg[124]
  -------------------------------------------------------------------
                         required time                         11.392    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[114]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.923ns  (logic 2.875ns (36.287%)  route 5.048ns (63.713%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X48Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.445     3.557    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X46Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.681 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.681    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.214 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.214    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.331    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.448    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.682 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.682    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.799 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.001     4.800    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.917 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.034 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.151 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.151    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.287     7.140    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.264 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         2.315     9.579    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X43Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[114]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X43Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[114]/C
                         clock pessimism              0.014    11.672    
                         clock uncertainty           -0.074    11.598    
    SLICE_X43Y107        FDRE (Setup_fdre_C_CE)      -0.205    11.393    design_1_i/top_0/inst/virusEnQ_reg[114]
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[91]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.923ns  (logic 2.875ns (36.287%)  route 5.048ns (63.713%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X48Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.445     3.557    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X46Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.681 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.681    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.214 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.214    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.331    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.448    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.682 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.682    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.799 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.001     4.800    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.917 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.034 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.151 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.151    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.287     7.140    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.264 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         2.315     9.579    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X43Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X43Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]_rep/C
                         clock pessimism              0.014    11.672    
                         clock uncertainty           -0.074    11.598    
    SLICE_X43Y107        FDRE (Setup_fdre_C_CE)      -0.205    11.393    design_1_i/top_0/inst/virusEnQ_reg[91]_rep
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[92]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.923ns  (logic 2.875ns (36.287%)  route 5.048ns (63.713%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X48Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.445     3.557    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X46Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.681 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.681    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.214 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.214    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.331    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.448    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.682 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.682    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.799 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.001     4.800    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.917 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.034 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.151 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.151    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.287     7.140    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.264 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         2.315     9.579    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X43Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[92]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X43Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[92]/C
                         clock pessimism              0.014    11.672    
                         clock uncertainty           -0.074    11.598    
    SLICE_X43Y107        FDRE (Setup_fdre_C_CE)      -0.205    11.393    design_1_i/top_0/inst/virusEnQ_reg[92]
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[93]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.923ns  (logic 2.875ns (36.287%)  route 5.048ns (63.713%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X48Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.445     3.557    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X46Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.681 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.681    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.214 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.214    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.331    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.448    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.682 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.682    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.799 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.001     4.800    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.917 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.034 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.151 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.151    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.287     7.140    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.264 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         2.315     9.579    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X43Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[93]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X43Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[93]_rep/C
                         clock pessimism              0.014    11.672    
                         clock uncertainty           -0.074    11.598    
    SLICE_X43Y107        FDRE (Setup_fdre_C_CE)      -0.205    11.393    design_1_i/top_0/inst/virusEnQ_reg[93]_rep
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[122]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 2.875ns (36.476%)  route 5.007ns (63.524%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X48Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.445     3.557    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X46Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.681 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.681    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.214 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.214    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.331    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.448    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.682 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.682    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.799 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.001     4.800    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.917 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.034 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.151 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.151    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.287     7.140    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.264 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         2.274     9.538    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X44Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[122]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.654    11.657    design_1_i/top_0/inst/clk2
    SLICE_X44Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[122]/C
                         clock pessimism              0.014    11.671    
                         clock uncertainty           -0.074    11.597    
    SLICE_X44Y108        FDRE (Setup_fdre_C_CE)      -0.205    11.392    design_1_i/top_0/inst/virusEnQ_reg[122]
  -------------------------------------------------------------------
                         required time                         11.392    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[123]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 2.875ns (36.476%)  route 5.007ns (63.524%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X48Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.445     3.557    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X46Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.681 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.681    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.214 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.214    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.331    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.448    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.682 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.682    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.799 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.001     4.800    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.917 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.034 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.151 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.151    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.287     7.140    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.264 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         2.274     9.538    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X44Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[123]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.654    11.657    design_1_i/top_0/inst/clk2
    SLICE_X44Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[123]_rep/C
                         clock pessimism              0.014    11.671    
                         clock uncertainty           -0.074    11.597    
    SLICE_X44Y108        FDRE (Setup_fdre_C_CE)      -0.205    11.392    design_1_i/top_0/inst/virusEnQ_reg[123]_rep
  -------------------------------------------------------------------
                         required time                         11.392    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[101]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.872ns  (logic 2.875ns (36.523%)  route 4.997ns (63.477%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653     1.656    design_1_i/top_0/inst/clk2
    SLICE_X48Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.445     3.557    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X46Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.681 r  design_1_i/top_0/inst/virusEnQ[127]_i_191/O
                         net (fo=1, routed)           0.000     3.681    design_1_i/top_0/inst/virusEnQ[127]_i_191_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.214 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.214    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.331    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.448    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.682 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.682    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.799 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.001     4.800    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.917 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.034 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.151 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.151    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.385 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.385    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.502 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.619 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.619    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.853 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.287     7.140    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.264 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         2.264     9.528    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X43Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[101]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X43Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[101]_rep/C
                         clock pessimism              0.014    11.672    
                         clock uncertainty           -0.074    11.598    
    SLICE_X43Y108        FDRE (Setup_fdre_C_CE)      -0.205    11.393    design_1_i/top_0/inst/virusEnQ_reg[101]_rep
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  1.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[20]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.209ns (42.819%)  route 0.279ns (57.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.554     0.556    design_1_i/top_0/inst/clk2
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[20]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  design_1_i/top_0/inst/virusEnQ_reg[20]_rep/Q
                         net (fo=4, routed)           0.279     0.999    design_1_i/top_0/inst/virusEnQ_reg[20]_rep_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.044 r  design_1_i/top_0/inst/virusEnQ[21]_i_1/O
                         net (fo=1, routed)           0.000     1.044    design_1_i/top_0/inst/virusEnQ[21]_i_1_n_0
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[21]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X47Y95         FDRE (Hold_fdre_C_D)         0.092     0.915    design_1_i/top_0/inst/virusEnQ_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[57]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.209ns (38.661%)  route 0.332ns (61.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.555     0.557    design_1_i/top_0/inst/clk2
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[57]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  design_1_i/top_0/inst/virusEnQ_reg[57]_rep/Q
                         net (fo=257, routed)         0.220     0.940    design_1_i/top_0/inst/virusEnQ_reg[57]_rep_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.045     0.985 r  design_1_i/top_0/inst/virusEnQ[58]_i_1/O
                         net (fo=1, routed)           0.112     1.097    design_1_i/top_0/inst/virusEnQ[58]_i_1_n_0
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[58]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.060     0.966    design_1_i/top_0/inst/virusEnQ_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[96]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.765%)  route 0.066ns (26.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X44Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusEnQ_reg[95]/Q
                         net (fo=4, routed)           0.066     0.849    design_1_i/top_0/inst/virusEnQ[95]
    SLICE_X45Y105        LUT6 (Prop_lut6_I0_O)        0.045     0.894 r  design_1_i/top_0/inst/virusEnQ[96]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.894    design_1_i/top_0/inst/virusEnQ[96]_rep_i_1_n_0
    SLICE_X45Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[96]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X45Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[96]_rep/C
                         clock pessimism             -0.259     0.655    
    SLICE_X45Y105        FDRE (Hold_fdre_C_D)         0.091     0.746    design_1_i/top_0/inst/virusEnQ_reg[96]_rep
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[62]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.481%)  route 0.071ns (27.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[62]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusEnQ_reg[62]_rep/Q
                         net (fo=4, routed)           0.071     0.854    design_1_i/top_0/inst/virusEnQ_reg[62]_rep_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.045     0.899 r  design_1_i/top_0/inst/virusEnQ[63]_i_1/O
                         net (fo=1, routed)           0.000     0.899    design_1_i/top_0/inst/virusEnQ[63]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X48Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[63]/C
                         clock pessimism             -0.260     0.655    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.091     0.746    design_1_i/top_0/inst/virusEnQ_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[48]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.885%)  route 0.416ns (69.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[48]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/top_0/inst/virusEnQ_reg[48]_rep/Q
                         net (fo=4, routed)           0.416     1.117    design_1_i/top_0/inst/virusEnQ_reg[48]_rep_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.162 r  design_1_i/top_0/inst/virusEnQ[49]_i_1/O
                         net (fo=1, routed)           0.000     1.162    design_1_i/top_0/inst/virusEnQ[49]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X49Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[49]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.091     1.001    design_1_i/top_0/inst/virusEnQ_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[56]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.728%)  route 0.419ns (69.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X48Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/top_0/inst/virusEnQ_reg[55]/Q
                         net (fo=4, routed)           0.419     1.120    design_1_i/top_0/inst/virusEnQ[55]
    SLICE_X49Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.165 r  design_1_i/top_0/inst/virusEnQ[56]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.165    design_1_i/top_0/inst/virusEnQ[56]_rep_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[56]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X49Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[56]_rep/C
                         clock pessimism             -0.005     0.910    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.092     1.002    design_1_i/top_0/inst/virusEnQ_reg[56]_rep
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X43Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusEnQ_reg[125]/Q
                         net (fo=5, routed)           0.110     0.894    design_1_i/top_0/inst/virusEnQ[125]
    SLICE_X42Y106        LUT6 (Prop_lut6_I0_O)        0.045     0.939 r  design_1_i/top_0/inst/virusEnQ[126]_i_1/O
                         net (fo=1, routed)           0.000     0.939    design_1_i/top_0/inst/virusEnQ[126]_i_1_n_0
    SLICE_X42Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X42Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[126]/C
                         clock pessimism             -0.259     0.655    
    SLICE_X42Y106        FDRE (Hold_fdre_C_D)         0.120     0.775    design_1_i/top_0/inst/virusEnQ_reg[126]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[52]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.176%)  route 0.083ns (30.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[52]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/top_0/inst/virusEnQ_reg[52]_rep/Q
                         net (fo=4, routed)           0.083     0.784    design_1_i/top_0/inst/virusEnQ_reg[52]_rep_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.829 r  design_1_i/top_0/inst/virusEnQ[53]_i_1/O
                         net (fo=1, routed)           0.000     0.829    design_1_i/top_0/inst/virusEnQ[53]_i_1_n_0
    SLICE_X48Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X48Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[53]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.091     0.664    design_1_i/top_0/inst/virusEnQ_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.214%)  route 0.151ns (44.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.639     0.641    design_1_i/top_0/inst/clk2
    SLICE_X47Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  design_1_i/top_0/inst/virusEnQ_reg[120]/Q
                         net (fo=5, routed)           0.151     0.933    design_1_i/top_0/inst/virusEnQ[120]
    SLICE_X42Y108        LUT6 (Prop_lut6_I0_O)        0.045     0.978 r  design_1_i/top_0/inst/virusEnQ[121]_i_1/O
                         net (fo=1, routed)           0.000     0.978    design_1_i/top_0/inst/virusEnQ[121]_i_1_n_0
    SLICE_X42Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.911     0.913    design_1_i/top_0/inst/clk2
    SLICE_X42Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[121]/C
                         clock pessimism             -0.238     0.675    
    SLICE_X42Y108        FDRE (Hold_fdre_C_D)         0.120     0.795    design_1_i/top_0/inst/virusEnQ_reg[121]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[60]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.209ns (38.535%)  route 0.333ns (61.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.637     0.639    design_1_i/top_0/inst/clk2
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     0.803 r  design_1_i/top_0/inst/virusEnQ_reg[59]/Q
                         net (fo=4, routed)           0.333     1.136    design_1_i/top_0/inst/virusEnQ[59]
    SLICE_X49Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.181 r  design_1_i/top_0/inst/virusEnQ[60]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.181    design_1_i/top_0/inst/virusEnQ[60]_rep_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]_rep/C
                         clock pessimism             -0.009     0.906    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.091     0.997    design_1_i/top_0/inst/virusEnQ_reg[60]_rep
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y98     design_1_i/top_0/inst/virusCounterQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y98     design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y98     design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y98     design_1_i/top_0/inst/virusCounterQ_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y98     design_1_i/top_0/inst/virusCounterQ_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y98     design_1_i/top_0/inst/virusCounterQ_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y99     design_1_i/top_0/inst/virusCounterQ_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y100    design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y107    design_1_i/top_0/inst/virusEnQ_reg[100]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y108    design_1_i/top_0/inst/virusEnQ_reg[101]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y108    design_1_i/top_0/inst/virusEnQ_reg[102]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y107    design_1_i/top_0/inst/virusEnQ_reg[104]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y107    design_1_i/top_0/inst/virusEnQ_reg[105]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y107    design_1_i/top_0/inst/virusEnQ_reg[105]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y107    design_1_i/top_0/inst/virusEnQ_reg[106]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y107    design_1_i/top_0/inst/virusEnQ_reg[107]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y107    design_1_i/top_0/inst/virusEnQ_reg[113]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y107    design_1_i/top_0/inst/virusEnQ_reg[114]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y98     design_1_i/top_0/inst/virusCounterQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y98     design_1_i/top_0/inst/virusCounterQ_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y98     design_1_i/top_0/inst/virusCounterQ_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y99     design_1_i/top_0/inst/virusCounterQ_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y99     design_1_i/top_0/inst/virusCounterQ_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y98     design_1_i/top_0/inst/virusCounterQ_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y98     design_1_i/top_0/inst/virusCounterQ_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y99     design_1_i/top_0/inst/virusCounterQ_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y99     design_1_i/top_0/inst/virusCounterQ_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y98     design_1_i/top_0/inst/virusCounterQ_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          301  Failing Endpoints,  Worst Slack       -2.194ns,  Total Violation     -334.324ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.194ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.108ns  (logic 0.580ns (5.738%)  route 9.528ns (94.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.793     5.192    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X32Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.316 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=795, routed)         7.735    13.051    design_1_i/top_0/inst/tdc1_n_92
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.644    11.647    design_1_i/top_0/inst/clk2
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[57]/C
                         clock pessimism              0.000    11.647    
                         clock uncertainty           -0.266    11.381    
    SLICE_X50Y100        FDRE (Setup_fdre_C_R)       -0.524    10.857    design_1_i/top_0/inst/virusEnQ_reg[57]
  -------------------------------------------------------------------
                         required time                         10.857    
                         arrival time                         -13.051    
  -------------------------------------------------------------------
                         slack                                 -2.194    

Slack (VIOLATED) :        -2.194ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.108ns  (logic 0.580ns (5.738%)  route 9.528ns (94.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.793     5.192    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X32Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.316 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=795, routed)         7.735    13.051    design_1_i/top_0/inst/tdc1_n_92
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.644    11.647    design_1_i/top_0/inst/clk2
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[58]/C
                         clock pessimism              0.000    11.647    
                         clock uncertainty           -0.266    11.381    
    SLICE_X50Y100        FDRE (Setup_fdre_C_R)       -0.524    10.857    design_1_i/top_0/inst/virusEnQ_reg[58]
  -------------------------------------------------------------------
                         required time                         10.857    
                         arrival time                         -13.051    
  -------------------------------------------------------------------
                         slack                                 -2.194    

Slack (VIOLATED) :        -2.194ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[58]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.108ns  (logic 0.580ns (5.738%)  route 9.528ns (94.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.793     5.192    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X32Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.316 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=795, routed)         7.735    13.051    design_1_i/top_0/inst/tdc1_n_92
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[58]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.644    11.647    design_1_i/top_0/inst/clk2
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[58]_rep/C
                         clock pessimism              0.000    11.647    
                         clock uncertainty           -0.266    11.381    
    SLICE_X50Y100        FDRE (Setup_fdre_C_R)       -0.524    10.857    design_1_i/top_0/inst/virusEnQ_reg[58]_rep
  -------------------------------------------------------------------
                         required time                         10.857    
                         arrival time                         -13.051    
  -------------------------------------------------------------------
                         slack                                 -2.194    

Slack (VIOLATED) :        -2.194ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.108ns  (logic 0.580ns (5.738%)  route 9.528ns (94.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.793     5.192    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X32Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.316 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=795, routed)         7.735    13.051    design_1_i/top_0/inst/tdc1_n_92
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.644    11.647    design_1_i/top_0/inst/clk2
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[59]/C
                         clock pessimism              0.000    11.647    
                         clock uncertainty           -0.266    11.381    
    SLICE_X50Y100        FDRE (Setup_fdre_C_R)       -0.524    10.857    design_1_i/top_0/inst/virusEnQ_reg[59]
  -------------------------------------------------------------------
                         required time                         10.857    
                         arrival time                         -13.051    
  -------------------------------------------------------------------
                         slack                                 -2.194    

Slack (VIOLATED) :        -2.098ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.025ns  (logic 0.580ns (5.786%)  route 9.445ns (94.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.793     5.192    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X32Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.316 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=795, routed)         7.652    12.968    design_1_i/top_0/inst/tdc1_n_92
    SLICE_X36Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.657    11.660    design_1_i/top_0/inst/clk2
    SLICE_X36Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[16]/C
                         clock pessimism              0.000    11.660    
                         clock uncertainty           -0.266    11.394    
    SLICE_X36Y100        FDRE (Setup_fdre_C_R)       -0.524    10.870    design_1_i/top_0/inst/virusCounterQ_reg[16]
  -------------------------------------------------------------------
                         required time                         10.870    
                         arrival time                         -12.968    
  -------------------------------------------------------------------
                         slack                                 -2.098    

Slack (VIOLATED) :        -2.098ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.025ns  (logic 0.580ns (5.786%)  route 9.445ns (94.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.793     5.192    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X32Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.316 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=795, routed)         7.652    12.968    design_1_i/top_0/inst/tdc1_n_92
    SLICE_X36Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.657    11.660    design_1_i/top_0/inst/clk2
    SLICE_X36Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[23]/C
                         clock pessimism              0.000    11.660    
                         clock uncertainty           -0.266    11.394    
    SLICE_X36Y100        FDRE (Setup_fdre_C_R)       -0.524    10.870    design_1_i/top_0/inst/virusCounterQ_reg[23]
  -------------------------------------------------------------------
                         required time                         10.870    
                         arrival time                         -12.968    
  -------------------------------------------------------------------
                         slack                                 -2.098    

Slack (VIOLATED) :        -2.098ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.025ns  (logic 0.580ns (5.786%)  route 9.445ns (94.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.793     5.192    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X32Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.316 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=795, routed)         7.652    12.968    design_1_i/top_0/inst/tdc1_n_92
    SLICE_X36Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.657    11.660    design_1_i/top_0/inst/clk2
    SLICE_X36Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[9]/C
                         clock pessimism              0.000    11.660    
                         clock uncertainty           -0.266    11.394    
    SLICE_X36Y100        FDRE (Setup_fdre_C_R)       -0.524    10.870    design_1_i/top_0/inst/virusCounterQ_reg[9]
  -------------------------------------------------------------------
                         required time                         10.870    
                         arrival time                         -12.968    
  -------------------------------------------------------------------
                         slack                                 -2.098    

Slack (VIOLATED) :        -2.076ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[49]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.816ns  (logic 0.580ns (5.909%)  route 9.236ns (94.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.793     5.192    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X32Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.316 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=795, routed)         7.443    12.759    design_1_i/top_0/inst/tdc1_n_92
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[49]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.470    11.473    design_1_i/top_0/inst/clk2
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[49]_rep/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.266    11.207    
    SLICE_X50Y99         FDRE (Setup_fdre_C_R)       -0.524    10.683    design_1_i/top_0/inst/virusEnQ_reg[49]_rep
  -------------------------------------------------------------------
                         required time                         10.683    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                 -2.076    

Slack (VIOLATED) :        -2.076ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.816ns  (logic 0.580ns (5.909%)  route 9.236ns (94.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.793     5.192    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X32Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.316 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=795, routed)         7.443    12.759    design_1_i/top_0/inst/tdc1_n_92
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.470    11.473    design_1_i/top_0/inst/clk2
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[50]/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.266    11.207    
    SLICE_X50Y99         FDRE (Setup_fdre_C_R)       -0.524    10.683    design_1_i/top_0/inst/virusEnQ_reg[50]
  -------------------------------------------------------------------
                         required time                         10.683    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                 -2.076    

Slack (VIOLATED) :        -2.076ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[51]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.816ns  (logic 0.580ns (5.909%)  route 9.236ns (94.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.793     5.192    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X32Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.316 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=795, routed)         7.443    12.759    design_1_i/top_0/inst/tdc1_n_92
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[51]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.470    11.473    design_1_i/top_0/inst/clk2
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[51]_rep/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.266    11.207    
    SLICE_X50Y99         FDRE (Setup_fdre_C_R)       -0.524    10.683    design_1_i/top_0/inst/virusEnQ_reg[51]_rep
  -------------------------------------------------------------------
                         required time                         10.683    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                 -2.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[68]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.396%)  route 0.176ns (48.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y100        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/top_0/inst/virusMaskQ_reg[68]/Q
                         net (fo=5, routed)           0.176     1.292    design_1_i/top_0/inst/virusMaskQ[68]
    SLICE_X45Y101        LUT6 (Prop_lut6_I2_O)        0.045     1.337 r  design_1_i/top_0/inst/virusEnQ[68]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.337    design_1_i/top_0/inst/virusEnQ[68]_rep_i_1_n_0
    SLICE_X45Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[68]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X45Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[68]_rep/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.266     1.181    
    SLICE_X45Y101        FDRE (Hold_fdre_C_D)         0.092     1.273    design_1_i/top_0/inst/virusEnQ_reg[68]_rep
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.610%)  route 0.174ns (48.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X44Y95         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/virusMaskQ_reg[21]/Q
                         net (fo=5, routed)           0.174     1.207    design_1_i/top_0/inst/virusMaskQ[21]
    SLICE_X47Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.252 r  design_1_i/top_0/inst/virusEnQ[21]_i_1/O
                         net (fo=1, routed)           0.000     1.252    design_1_i/top_0/inst/virusEnQ[21]_i_1_n_0
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[21]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.266     1.094    
    SLICE_X47Y95         FDRE (Hold_fdre_C_D)         0.092     1.186    design_1_i/top_0/inst/virusEnQ_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.622%)  route 0.181ns (49.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.557     0.893    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X45Y98         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/top_0/inst/virusMaskQ_reg[29]/Q
                         net (fo=5, routed)           0.181     1.215    design_1_i/top_0/inst/virusMaskQ[29]
    SLICE_X48Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.260 r  design_1_i/top_0/inst/virusEnQ[29]_i_1/O
                         net (fo=1, routed)           0.000     1.260    design_1_i/top_0/inst/virusEnQ[29]_i_1_n_0
    SLICE_X48Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X48Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.266     1.095    
    SLICE_X48Y98         FDRE (Hold_fdre_C_D)         0.092     1.187    design_1_i/top_0/inst/virusEnQ_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.396%)  route 0.191ns (50.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X44Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[73]/Q
                         net (fo=5, routed)           0.191     1.306    design_1_i/top_0/inst/virusMaskQ[73]
    SLICE_X49Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.351 r  design_1_i/top_0/inst/virusEnQ[73]_i_1/O
                         net (fo=1, routed)           0.000     1.351    design_1_i/top_0/inst/virusEnQ[73]_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X49Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[73]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.266     1.181    
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.092     1.273    design_1_i/top_0/inst/virusEnQ_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[60]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.618%)  route 0.189ns (50.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/top_0/inst/virusMaskQ_reg[60]/Q
                         net (fo=5, routed)           0.189     1.305    design_1_i/top_0/inst/virusMaskQ[60]
    SLICE_X49Y101        LUT6 (Prop_lut6_I2_O)        0.045     1.350 r  design_1_i/top_0/inst/virusEnQ[60]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.350    design_1_i/top_0/inst/virusEnQ[60]_rep_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]_rep/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.266     1.181    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.091     1.272    design_1_i/top_0/inst/virusEnQ_reg[60]_rep
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.903%)  route 0.187ns (50.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.557     0.893    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X45Y98         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/top_0/inst/virusMaskQ_reg[47]/Q
                         net (fo=5, routed)           0.187     1.220    design_1_i/top_0/inst/virusMaskQ[47]
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.265 r  design_1_i/top_0/inst/virusEnQ[47]_i_1/O
                         net (fo=1, routed)           0.000     1.265    design_1_i/top_0/inst/virusEnQ[47]_i_1_n_0
    SLICE_X49Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X49Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[47]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.266     1.095    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.092     1.187    design_1_i/top_0/inst/virusEnQ_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.767%)  route 0.195ns (51.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X44Y104        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[93]/Q
                         net (fo=5, routed)           0.195     1.310    design_1_i/top_0/inst/virusMaskQ[93]
    SLICE_X44Y105        LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  design_1_i/top_0/inst/virusEnQ[93]_i_1/O
                         net (fo=1, routed)           0.000     1.355    design_1_i/top_0/inst/virusEnQ[93]_i_1_n_0
    SLICE_X44Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X44Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[93]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.266     1.180    
    SLICE_X44Y105        FDRE (Hold_fdre_C_D)         0.091     1.271    design_1_i/top_0/inst/virusEnQ_reg[93]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.652%)  route 0.204ns (52.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y104        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[91]/Q
                         net (fo=5, routed)           0.204     1.319    design_1_i/top_0/inst/virusMaskQ[91]
    SLICE_X45Y104        LUT6 (Prop_lut6_I2_O)        0.045     1.364 r  design_1_i/top_0/inst/virusEnQ[91]_i_1/O
                         net (fo=1, routed)           0.000     1.364    design_1_i/top_0/inst/virusEnQ[91]_i_1_n_0
    SLICE_X45Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X45Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.266     1.180    
    SLICE_X45Y104        FDRE (Hold_fdre_C_D)         0.092     1.272    design_1_i/top_0/inst/virusEnQ_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[62]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.646%)  route 0.204ns (52.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y101        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/top_0/inst/virusMaskQ_reg[62]/Q
                         net (fo=5, routed)           0.204     1.320    design_1_i/top_0/inst/virusMaskQ[62]
    SLICE_X49Y101        LUT6 (Prop_lut6_I2_O)        0.045     1.365 r  design_1_i/top_0/inst/virusEnQ[62]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.365    design_1_i/top_0/inst/virusEnQ[62]_rep_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[62]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[62]_rep/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.266     1.181    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.092     1.273    design_1_i/top_0/inst/virusEnQ_reg[62]_rep
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[76]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.210%)  route 0.208ns (52.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[76]/Q
                         net (fo=5, routed)           0.208     1.323    design_1_i/top_0/inst/virusMaskQ[76]
    SLICE_X48Y103        LUT6 (Prop_lut6_I2_O)        0.045     1.368 r  design_1_i/top_0/inst/virusEnQ[76]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.368    design_1_i/top_0/inst/virusEnQ[76]_rep_i_1_n_0
    SLICE_X48Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[76]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2534, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X48Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[76]_rep/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.266     1.180    
    SLICE_X48Y103        FDRE (Hold_fdre_C_D)         0.092     1.272    design_1_i/top_0/inst/virusEnQ_reg[76]_rep
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.096    





