//AHB Arbiter 6 masters - Scheduler - Synthesis of AMBA AHB from Formal Specification:A Case Study
//Formulae marked with (i) means that part of it is parameterized
set Global_Alphabet = {}
set Controllable_Alphabet = {}

set Global_Signals	= {hReq0, hReq1, hReq2, hReq3, hReq4, hReq5, decide, sel0, sel1, sel2, g10_1_0, g10_2_0, g10_3_0, g10_4_0, g10_5_0, g10_error}
set Output_Signals	= {sel0, sel1, g10_1_0, g10_2_0,g10_3_0, g10_error}
order 				= {}

/***********
**** THETA
***********/
//A9 (i)
ltl env theta Init_Buffer_e in AHB	= (!hReq0 && !hReq1 && !hReq2 && !hReq3 && !hReq4 && !hReq5 && decide).
ltl sys theta Init_Buffer_s in AHB	= (!sel0 && !sel1 && !sel2 && !g10_1_0 && !g10_2_0 && !g10_3_0 && !g10_4_0 && !g10_5_0 && !g10_error).
/***********
**** SYS RHO
***********/
//G9 if not deciding keep hgrant fixed (i)
ltl sys rho G9 in AHB		= [](!decide -> ((sel0 <-> X(sel0)) && (sel1 <-> X(sel1)) && (sel2 <-> X(sel2)))).
//G10 do not grant before hbusreq / if no busreq grant 0 (i)
ltl sys rho G10_1_error in AHB	= [](g10_error -> X(g10_error && !sel0 && !sel1 && !sel2 && !g10_1_0 && !g10_2_0 && !g10_3_0 && !g10_4_0 && !g10_5_0)).

ltl sys rho G10_1_0_0 in AHB	= []((!g10_error && !g10_1_0 && (sel0 && !sel1 && !sel2)) -> X(!g10_1_0)).
ltl sys rho G10_1_0_1 in AHB	= []((!g10_error && !g10_1_0 && !(sel0 && !sel1 && !sel2)) -> X(g10_1_0)).
ltl sys rho G10_1_1_1 in AHB	= []((!g10_error && g10_1_0 && !(sel0 && !sel1 && !sel2) && !hReq1) -> X(g10_1_0)).
ltl sys rho G10_1_1_0 in AHB	= []((!g10_error && g10_1_0 && hReq1) -> X(!g10_1_0)).
ltl sys rho G10_1_1_e in AHB	= []((!g10_error && g10_1_0 && (sel0 && !sel1 && !sel2) && !hReq1) -> X(g10_error)).


ltl sys rho G10_2_0_0 in AHB	= []((!g10_error && !g10_2_0 && (!sel0 && sel1 && !sel2)) -> X(!g10_2_0)).
ltl sys rho G10_2_0_1 in AHB	= []((!g10_error && !g10_2_0 && !(!sel0 && sel1 && !sel2)) -> X(g10_2_0)).
ltl sys rho G10_2_1_1 in AHB	= []((!g10_error && g10_2_0 && !(!sel0 && sel1 && !sel2) && !hReq2) -> X(g10_2_0)).
ltl sys rho G10_2_1_0 in AHB	= []((!g10_error && g10_2_0 && hReq2) -> X(!g10_2_0)).
ltl sys rho G10_2_1_e in AHB	= []((!g10_error && g10_2_0 && (!sel0 && sel1 && !sel2) && !hReq2) -> X(g10_error)).

ltl sys rho G10_3_0_0 in AHB	= []((!g10_error && !g10_3_0 && (sel0 && sel1 && !sel2)) -> X(!g10_3_0)).
ltl sys rho G10_3_0_1 in AHB	= []((!g10_3_0 && !(sel0 && sel1 && !sel2)) -> X(g10_3_0)).
ltl sys rho G10_3_1_1 in AHB	= []((!g10_error && g10_3_0 && !(sel0 && sel1 && !sel2) && !hReq3) -> X(g10_3_0)).
ltl sys rho G10_3_1_0 in AHB	= []((!g10_error && g10_3_0 && hReq3) -> X(!g10_3_0)).
ltl sys rho G10_3_1_e in AHB	= []((!g10_error && g10_3_0 && (sel0 && sel1 && !sel2) && !hReq3) -> X(g10_error)).

ltl sys rho G10_4_0_0 in AHB	= []((!g10_error && !g10_4_0 && (!sel0 && !sel1 && sel2)) -> X(!g10_4_0)).
ltl sys rho G10_4_0_1 in AHB	= []((!g10_error && !g10_4_0 && !(!sel0 && !sel1 && sel2)) -> X(g10_4_0)).
ltl sys rho G10_4_1_1 in AHB	= []((!g10_error && g10_4_0 && !(!sel0 && !sel1 && sel2) && !hReq4) -> X(g10_4_0)).
ltl sys rho G10_4_1_0 in AHB	= []((!g10_error && g10_4_0 && hReq4) -> X(!g10_3_0)).
ltl sys rho G10_4_1_e in AHB	= []((!g10_error && g10_4_0 && (!sel0 && !sel1 && sel2) && !hReq4) -> X(g10_error)).

ltl sys rho G10_5_0_0 in AHB	= []((!g10_error && !g10_5_0 && (sel0 && !sel1 && sel2)) -> X(!g10_5_0)).
ltl sys rho G10_5_0_1 in AHB	= []((!g10_error && !g10_5_0 && !(sel0 && !sel1 && sel2)) -> X(g10_5_0)).
ltl sys rho G10_5_1_1 in AHB	= []((!g10_error && g10_5_0 && !(sel0 && !sel1 && sel2) && !hReq5) -> X(g10_5_0)).
ltl sys rho G10_5_1_0 in AHB	= []((!g10_error && g10_5_0 && hReq5) -> X(!g10_5_0)).
ltl sys rho G10_5_1_e in AHB	= []((!g10_error && g10_5_0 && (sel0 && !sel1 && sel2) && !hReq5) -> X(g10_error)).

ltl sys rho Restrict_unused_select in AHB	= []((sel2 -> (!sel1)) && (X(sel2 -> (!sel1)))).

ltl sys rho G10_grant0 in AHB	= []((decide && !hReq0 && !hReq1 && !hReq2 && !hReq3 && !hReq4 && !hReq5) -> X(!sel0 && !sel1)).

/***********
**** ENV RHO
***********/
/***********
**** FLUENTS
***********/
ltl fluent A10			= (decide).
//G11 (i)
ltl fluent G11_0		= (!hReq0 || (!sel0 && !sel1 && !sel2)).
ltl fluent G11_1		= (!hReq1 || (sel0 && !sel1 && !sel2)).
ltl fluent G11_2		= (!hReq2 || (!sel0 && sel1 && !sel2)).
ltl fluent G11_3		= (!hReq3 || (sel0 && sel1 && !sel2)).
ltl fluent G11_4		= (!hReq4 || (!sel0 && !sel1 && sel2)).
ltl fluent G11_5		= (!hReq5 || (sel0 && !sel1 && sel2)).
/***********
**** SYNTHESIS
***********/
|f| ENV =(AHB).
|gr1| <{A10}><{G11_0, G11_1, G11_2, G11_3, G11_4, G11_5}> STRAT = ENV.

STRAT >> "/tmp/ahb_6_sched_strat.rep".
