# FPGA-Research

[Novel Computing Technologies Group @ University Heidelberg](https://www.ziti.uni-heidelberg.de/de/forschung/nct.html)

## Projects

### FPGA Fabric Generator
- [FABulous](https://github.com/FPGA-Research/FABulous) - FPGA Fabric generator
- [FABulator](https://github.com/FPGA-Research/FABulator) - Graphical frontend for FABulous

### Bitstream Analysis and Manipulation
- [GoAhead](https://github.com/FPGA-Research/GoAhead)
- [byteman](https://github.com/FPGA-Research/byteman)

### Security
- [FPGA-VS-Web](https://github.com/FPGA-Research/FPGA-VS-Web) - FPGA Virus Scanner Web Application
- [FPGA Virus scanner](https://github.com/FPGA-Research/FPGAVirusScanne) - Program to scan for malicious FPGA designs

### Database Accelerator
- [OrkhestraFPGAStream](https://github.com/FPGA-Research/OrkhestraFPGAStream)

### FPGA Operating Systems
- [FOS](https://github.com/FPGA-Research/fos) - FPGA Operating System

### Tapeouts, Chips, Hardware, etc. 
- [Open-Everything FPGA in Skywater130](https://github.com/FPGA-Research/open_eFPGA_v2) - Demonstration of the fully open FABulous eFPGA using the OpenLane flow
- [FABulous Sky](https://github.com/FPGA-Research/FABulous-Sky---a-heterogeneous-FPGA-fabric-in-Skywater130) - A heterogeneous FPGA fabric in Skywater130
- [FuseRISC](https://github.com/FPGA-Research/fuserisc)
- [eFPGA](https://github.com/FPGA-Research/eFPGA---RTL-to-GDS-with-SKY130) - RTL-to-GDS with SKY130
- [FABulous-SKY130](https://github.com/FPGA-Research/FABulous-SKY130)
- [FABulous_board](https://github.com/FPGA-Research/FABulous_board) - A PCB created for FABulous FPGAs, based on the caravel board.
- [FPGA IGNITE 2024](https://github.com/FPGA-Research/FPGA_IGNITE_2024) - MPD Submission from FPGA Ignite Summer School 2024 at Heidelberg University

#### External Projects
- [Greyhound SoC](https://github.com/mole99/greyhound-ihp) - CV32E40X + FABulous fabric on IHP SG13G2 0.13 Î¼m BiCMOS process 

### BMBF Projects
- [OWAS](https://github.com/FPGA-Research/OWAS) - Open-source design tools for flexible chip systems in AI and cryptography

### Other Projects
- [XilinxTCL_utilities](https://github.com/FPGA-Research/XilinxTCL_utilities) - A collection of tcl scripts for Xilinx FPGAs
- [zynq-ultrascale-readback-capture](https://github.com/FPGA-Research/zynq-ultrascale-readback-capture) - How to do readback capture on the Zynq UltraScale
- [readdebugbitstream](https://github.com/FPGA-Research/readdebugbitstream)

### Related External Projects and Contributions
- [Yosys](https://github.com/YosysHQ/yosys) - Yosys Open SYnthesis Suite
- [nextpnr](https://github.com/YosysHQ/nextpnr) - A portable FPGA place and route tool
