{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 15:13:56 2023 " "Info: Processing started: Thu Jun 08 15:13:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off accumulator_computer -c accumulator_computer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off accumulator_computer -c accumulator_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "accumulator_computer EP2C20F484C8 " "Info: Selected device EP2C20F484C8 for design \"accumulator_computer\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C8 " "Info: Device EP2C15AF484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484I8 " "Info: Device EP2C15AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484I8 " "Info: Device EP2C20F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF484I8 " "Info: Device EP2C20AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C8 " "Info: Device EP2C35F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484I8 " "Info: Device EP2C35F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C8 " "Info: Device EP2C50F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484I8 " "Info: Device EP2C50F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "Warning: No exact pin location assignment(s) for 5 pins of 5 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fZ " "Info: Pin fZ not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fZ } } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 344 568 584 520 "fZ" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fZ } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fO " "Info: Pin fO not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fO } } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 344 520 536 520 "fO" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fO } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fN " "Info: Pin fN not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fN } } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 344 480 496 520 "fN" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fC " "Info: Pin fC not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fC } } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 344 440 456 520 "fC" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clock } } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clock } } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "27 Embedded multiplier block " "Extra Info: Packed 27 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "27 " "Extra Info: Created 27 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 4 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register CPU:inst\|IR\[8\]~_Duplicate_1 register CPU:inst\|AC\[0\] -69.161 ns " "Info: Slack time is -69.161 ns between source register \"CPU:inst\|IR\[8\]~_Duplicate_1\" and destination register \"CPU:inst\|AC\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.842 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to destination register is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.000 ns) 1.108 ns clock~clkctrl 2 COMB Unassigned 455 " "Info: 2: + IC(0.254 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = Unassigned; Fanout = 455; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { clock clock~clkctrl } "NODE_NAME" } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.666 ns) 2.842 ns CPU:inst\|AC\[0\] 3 REG Unassigned 73 " "Info: 3: + IC(1.068 ns) + CELL(0.666 ns) = 2.842 ns; Loc. = Unassigned; Fanout = 73; REG Node = 'CPU:inst\|AC\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { clock~clkctrl CPU:inst|AC[0] } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 53.48 % ) " "Info: Total cell delay = 1.520 ns ( 53.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 46.52 % ) " "Info: Total interconnect delay = 1.322 ns ( 46.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.842 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to destination register is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.000 ns) 1.108 ns clock~clkctrl 2 COMB Unassigned 455 " "Info: 2: + IC(0.254 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = Unassigned; Fanout = 455; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { clock clock~clkctrl } "NODE_NAME" } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.666 ns) 2.842 ns CPU:inst\|AC\[0\] 3 REG Unassigned 73 " "Info: 3: + IC(1.068 ns) + CELL(0.666 ns) = 2.842 ns; Loc. = Unassigned; Fanout = 73; REG Node = 'CPU:inst\|AC\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { clock~clkctrl CPU:inst|AC[0] } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 53.48 % ) " "Info: Total cell delay = 1.520 ns ( 53.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 46.52 % ) " "Info: Total interconnect delay = 1.322 ns ( 46.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.842 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to source register is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.000 ns) 1.108 ns clock~clkctrl 2 COMB Unassigned 455 " "Info: 2: + IC(0.254 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = Unassigned; Fanout = 455; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { clock clock~clkctrl } "NODE_NAME" } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.666 ns) 2.842 ns CPU:inst\|IR\[8\]~_Duplicate_1 3 REG Unassigned 21 " "Info: 3: + IC(1.068 ns) + CELL(0.666 ns) = 2.842 ns; Loc. = Unassigned; Fanout = 21; REG Node = 'CPU:inst\|IR\[8\]~_Duplicate_1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { clock~clkctrl CPU:inst|IR[8]~_Duplicate_1 } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 53.48 % ) " "Info: Total cell delay = 1.520 ns ( 53.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 46.52 % ) " "Info: Total interconnect delay = 1.322 ns ( 46.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.842 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to source register is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.000 ns) 1.108 ns clock~clkctrl 2 COMB Unassigned 455 " "Info: 2: + IC(0.254 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = Unassigned; Fanout = 455; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { clock clock~clkctrl } "NODE_NAME" } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.666 ns) 2.842 ns CPU:inst\|IR\[8\]~_Duplicate_1 3 REG Unassigned 21 " "Info: 3: + IC(1.068 ns) + CELL(0.666 ns) = 2.842 ns; Loc. = Unassigned; Fanout = 21; REG Node = 'CPU:inst\|IR\[8\]~_Duplicate_1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { clock~clkctrl CPU:inst|IR[8]~_Duplicate_1 } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 53.48 % ) " "Info: Total cell delay = 1.520 ns ( 53.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 46.52 % ) " "Info: Total interconnect delay = 1.322 ns ( 46.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "69.897 ns - Longest register register " "Info: - Longest register to register delay is 69.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst\|IR\[8\]~_Duplicate_1 1 REG Unassigned 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 21; REG Node = 'CPU:inst\|IR\[8\]~_Duplicate_1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|IR[8]~_Duplicate_1 } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.202 ns) 1.581 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[119\]~189 2 COMB Unassigned 11 " "Info: 2: + IC(1.379 ns) + CELL(0.202 ns) = 1.581 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[119\]~189'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CPU:inst|IR[8]~_Duplicate_1 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[119]~189 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 115 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.647 ns) 2.388 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[68\]~190 3 COMB Unassigned 9 " "Info: 3: + IC(0.160 ns) + CELL(0.647 ns) = 2.388 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[68\]~190'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[119]~189 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[68]~190 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 115 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.647 ns) 3.881 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[0\]~191 4 COMB Unassigned 4 " "Info: 4: + IC(0.846 ns) + CELL(0.647 ns) = 3.881 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[0\]~191'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[68]~190 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[0]~191 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 115 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 4.692 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[0\]~392 5 COMB Unassigned 2 " "Info: 5: + IC(0.605 ns) + CELL(0.206 ns) = 4.692 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[0\]~392'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[0]~191 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[0]~392 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 5.503 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[17\]~192 6 COMB Unassigned 2 " "Info: 6: + IC(0.187 ns) + CELL(0.624 ns) = 5.503 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[17\]~192'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[0]~392 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[17]~192 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 115 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 6.314 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[12\]~394 7 COMB Unassigned 3 " "Info: 7: + IC(0.187 ns) + CELL(0.624 ns) = 6.314 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[12\]~394'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[17]~192 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[12]~394 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 7.513 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_2_result_int\[1\]~3 8 COMB Unassigned 2 " "Info: 8: + IC(0.578 ns) + CELL(0.621 ns) = 7.513 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[12]~394 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.599 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_2_result_int\[2\]~5 9 COMB Unassigned 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 7.599 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.105 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_2_result_int\[3\]~6 10 COMB Unassigned 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 8.105 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.319 ns) 8.865 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[34\] 11 COMB Unassigned 4 " "Info: 11: + IC(0.441 ns) + CELL(0.319 ns) = 8.865 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[34\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[3]~6 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[34] } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 115 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 9.676 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[24\]~397 12 COMB Unassigned 3 " "Info: 12: + IC(0.605 ns) + CELL(0.206 ns) = 9.676 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[24\]~397'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[34] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[24]~397 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.621 ns) 11.560 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_3_result_int\[1\]~3 13 COMB Unassigned 2 " "Info: 13: + IC(1.263 ns) + CELL(0.621 ns) = 11.560 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[24]~397 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.646 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_3_result_int\[2\]~5 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 11.646 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.732 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_3_result_int\[3\]~7 15 COMB Unassigned 1 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 11.732 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.238 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_3_result_int\[4\]~8 16 COMB Unassigned 1 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 12.238 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.624 ns) 13.734 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[51\] 17 COMB Unassigned 5 " "Info: 17: + IC(0.872 ns) + CELL(0.624 ns) = 13.734 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[51\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[4]~8 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[51] } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 115 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 14.852 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[36\]~401 18 COMB Unassigned 3 " "Info: 18: + IC(0.912 ns) + CELL(0.206 ns) = 14.852 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[36\]~401'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[51] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[36]~401 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 16.051 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[1\]~3 19 COMB Unassigned 2 " "Info: 19: + IC(0.578 ns) + CELL(0.621 ns) = 16.051 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[36]~401 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.137 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[2\]~5 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 16.137 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.223 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[3\]~7 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 16.223 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.309 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[4\]~9 22 COMB Unassigned 1 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 16.309 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 16.815 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[5\]~10 23 COMB Unassigned 6 " "Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 16.815 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 17.626 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[48\]~402 24 COMB Unassigned 3 " "Info: 24: + IC(0.605 ns) + CELL(0.206 ns) = 17.626 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[48\]~402'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[5]~10 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[48]~402 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 19.132 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[1\]~3 25 COMB Unassigned 2 " "Info: 25: + IC(0.885 ns) + CELL(0.621 ns) = 19.132 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[48]~402 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.218 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[2\]~5 26 COMB Unassigned 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 19.218 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.304 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[3\]~7 27 COMB Unassigned 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 19.304 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.390 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[4\]~9 28 COMB Unassigned 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 19.390 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.476 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[5\]~11 29 COMB Unassigned 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 19.476 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 19.982 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[6\]~12 30 COMB Unassigned 1 " "Info: 30: + IC(0.000 ns) + CELL(0.506 ns) = 19.982 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.319 ns) 21.049 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[85\] 31 COMB Unassigned 7 " "Info: 31: + IC(0.748 ns) + CELL(0.319 ns) = 21.049 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[85\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[6]~12 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[85] } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 115 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 22.167 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[62\]~412 32 COMB Unassigned 3 " "Info: 32: + IC(0.912 ns) + CELL(0.206 ns) = 22.167 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[62\]~412'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[85] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[62]~412 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.621 ns) 24.052 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[3\]~7 33 COMB Unassigned 2 " "Info: 33: + IC(1.264 ns) + CELL(0.621 ns) = 24.052 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.885 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[62]~412 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.138 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[4\]~9 34 COMB Unassigned 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 24.138 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.224 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[5\]~11 35 COMB Unassigned 2 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 24.224 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.310 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[6\]~13 36 COMB Unassigned 1 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 24.310 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 24.816 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[7\]~14 37 COMB Unassigned 1 " "Info: 37: + IC(0.000 ns) + CELL(0.506 ns) = 24.816 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.624 ns) 26.312 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[102\] 38 COMB Unassigned 8 " "Info: 38: + IC(0.872 ns) + CELL(0.624 ns) = 26.312 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[102\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[7]~14 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[102] } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 115 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.206 ns) 27.808 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[72\]~415 39 COMB Unassigned 3 " "Info: 39: + IC(1.290 ns) + CELL(0.206 ns) = 27.808 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[72\]~415'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[102] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[72]~415 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 29.314 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[1\]~3 40 COMB Unassigned 2 " "Info: 40: + IC(0.885 ns) + CELL(0.621 ns) = 29.314 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[72]~415 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.400 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[2\]~5 41 COMB Unassigned 2 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 29.400 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.486 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[3\]~7 42 COMB Unassigned 2 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 29.486 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.572 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[4\]~9 43 COMB Unassigned 2 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 29.572 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.658 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[5\]~11 44 COMB Unassigned 2 " "Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 29.658 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.744 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[6\]~13 45 COMB Unassigned 2 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 29.744 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.830 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[7\]~15 46 COMB Unassigned 1 " "Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 29.830 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 30.336 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[8\]~16 47 COMB Unassigned 9 " "Info: 47: + IC(0.000 ns) + CELL(0.506 ns) = 30.336 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.206 ns) 31.833 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[84\]~423 48 COMB Unassigned 3 " "Info: 48: + IC(1.291 ns) + CELL(0.206 ns) = 31.833 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[84\]~423'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[8]~16 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[84]~423 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.621 ns) 33.737 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[1\]~3 49 COMB Unassigned 2 " "Info: 49: + IC(1.283 ns) + CELL(0.621 ns) = 33.737 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[84]~423 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.823 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[2\]~5 50 COMB Unassigned 2 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 33.823 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.909 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[3\]~7 51 COMB Unassigned 2 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 33.909 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.995 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[4\]~9 52 COMB Unassigned 2 " "Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 33.995 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.081 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[5\]~11 53 COMB Unassigned 2 " "Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 34.081 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.167 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[6\]~13 54 COMB Unassigned 2 " "Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 34.167 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.253 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[7\]~15 55 COMB Unassigned 2 " "Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 34.253 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.339 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[8\]~17 56 COMB Unassigned 1 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 34.339 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 34.845 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[9\]~18 57 COMB Unassigned 1 " "Info: 57: + IC(0.000 ns) + CELL(0.506 ns) = 34.845 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[9\]~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[9]~18 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.319 ns) 35.605 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[136\] 58 COMB Unassigned 10 " "Info: 58: + IC(0.441 ns) + CELL(0.319 ns) = 35.605 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[136\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[9]~18 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[136] } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 115 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.206 ns) 37.140 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[96\]~432 59 COMB Unassigned 3 " "Info: 59: + IC(1.329 ns) + CELL(0.206 ns) = 37.140 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[96\]~432'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[136] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[96]~432 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 38.646 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[1\]~3 60 COMB Unassigned 2 " "Info: 60: + IC(0.885 ns) + CELL(0.621 ns) = 38.646 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[96]~432 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.732 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[2\]~5 61 COMB Unassigned 2 " "Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 38.732 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.818 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[3\]~7 62 COMB Unassigned 2 " "Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 38.818 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.904 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[4\]~9 63 COMB Unassigned 2 " "Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 38.904 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.990 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[5\]~11 64 COMB Unassigned 2 " "Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 38.990 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 39.076 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[6\]~13 65 COMB Unassigned 2 " "Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 39.076 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 39.162 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[7\]~15 66 COMB Unassigned 2 " "Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 39.162 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 39.248 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[8\]~17 67 COMB Unassigned 2 " "Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 39.248 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 39.334 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[9\]~19 68 COMB Unassigned 1 " "Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 39.334 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 39.840 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[10\]~20 69 COMB Unassigned 11 " "Info: 69: + IC(0.000 ns) + CELL(0.506 ns) = 39.840 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[10\]~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[10]~20 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.206 ns) 41.365 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[108\]~442 70 COMB Unassigned 3 " "Info: 70: + IC(1.319 ns) + CELL(0.206 ns) = 41.365 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[108\]~442'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[10]~20 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[108]~442 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.621 ns) 43.278 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[1\]~3 71 COMB Unassigned 2 " "Info: 71: + IC(1.292 ns) + CELL(0.621 ns) = 43.278 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[108]~442 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.364 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[2\]~5 72 COMB Unassigned 2 " "Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 43.364 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.450 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[3\]~7 73 COMB Unassigned 2 " "Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 43.450 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.536 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[4\]~9 74 COMB Unassigned 2 " "Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 43.536 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.622 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[5\]~11 75 COMB Unassigned 2 " "Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 43.622 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.708 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[6\]~13 76 COMB Unassigned 2 " "Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 43.708 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.794 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[7\]~15 77 COMB Unassigned 2 " "Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 43.794 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.880 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[8\]~17 78 COMB Unassigned 2 " "Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 43.880 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.966 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[9\]~19 79 COMB Unassigned 2 " "Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 43.966 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 44.052 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[10\]~21 80 COMB Unassigned 1 " "Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 44.052 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 44.558 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[11\]~22 81 COMB Unassigned 14 " "Info: 81: + IC(0.000 ns) + CELL(0.506 ns) = 44.558 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[11\]~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.206 ns) 46.054 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[123\]~450 82 COMB Unassigned 3 " "Info: 82: + IC(1.290 ns) + CELL(0.206 ns) = 46.054 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[123\]~450'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[11]~22 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[123]~450 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.684 ns) + CELL(0.621 ns) 48.359 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[4\]~9 83 COMB Unassigned 2 " "Info: 83: + IC(1.684 ns) + CELL(0.621 ns) = 48.359 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[123]~450 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.445 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[5\]~11 84 COMB Unassigned 2 " "Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 48.445 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.531 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[6\]~13 85 COMB Unassigned 2 " "Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 48.531 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.617 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[7\]~15 86 COMB Unassigned 2 " "Info: 86: + IC(0.000 ns) + CELL(0.086 ns) = 48.617 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.703 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[8\]~17 87 COMB Unassigned 2 " "Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 48.703 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.789 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[9\]~19 88 COMB Unassigned 2 " "Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 48.789 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.875 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[10\]~21 89 COMB Unassigned 1 " "Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 48.875 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.961 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[11\]~23 90 COMB Unassigned 1 " "Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 48.961 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[11\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 49.467 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[12\]~24 91 COMB Unassigned 14 " "Info: 91: + IC(0.000 ns) + CELL(0.506 ns) = 49.467 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[12\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.206 ns) 51.375 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[136\]~460 92 COMB Unassigned 3 " "Info: 92: + IC(1.702 ns) + CELL(0.206 ns) = 51.375 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[136\]~460'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[136]~460 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.621 ns) 53.297 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[5\]~11 93 COMB Unassigned 2 " "Info: 93: + IC(1.301 ns) + CELL(0.621 ns) = 53.297 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[136]~460 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.383 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[6\]~13 94 COMB Unassigned 2 " "Info: 94: + IC(0.000 ns) + CELL(0.086 ns) = 53.383 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.469 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[7\]~15 95 COMB Unassigned 2 " "Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 53.469 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.555 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[8\]~17 96 COMB Unassigned 2 " "Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 53.555 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.641 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[9\]~19 97 COMB Unassigned 2 " "Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 53.641 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.727 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[10\]~21 98 COMB Unassigned 1 " "Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 53.727 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.813 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[11\]~23 99 COMB Unassigned 1 " "Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 53.813 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[11\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 54.319 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[12\]~24 100 COMB Unassigned 14 " "Info: 100: + IC(0.000 ns) + CELL(0.506 ns) = 54.319 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[12\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.206 ns) 55.844 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[149\]~470 101 COMB Unassigned 3 " "Info: 101: + IC(1.319 ns) + CELL(0.206 ns) = 55.844 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[149\]~470'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[149]~470 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.621 ns) 57.766 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[6\]~13 102 COMB Unassigned 2 " "Info: 102: + IC(1.301 ns) + CELL(0.621 ns) = 57.766 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[149]~470 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 57.852 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[7\]~15 103 COMB Unassigned 2 " "Info: 103: + IC(0.000 ns) + CELL(0.086 ns) = 57.852 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 57.938 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[8\]~17 104 COMB Unassigned 2 " "Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 57.938 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.024 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[9\]~19 105 COMB Unassigned 2 " "Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 58.024 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.110 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[10\]~21 106 COMB Unassigned 1 " "Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 58.110 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.196 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[11\]~23 107 COMB Unassigned 1 " "Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 58.196 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[11\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 58.702 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[12\]~24 108 COMB Unassigned 14 " "Info: 108: + IC(0.000 ns) + CELL(0.506 ns) = 58.702 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[12\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.206 ns) 59.830 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[159\]~483 109 COMB Unassigned 3 " "Info: 109: + IC(0.922 ns) + CELL(0.206 ns) = 59.830 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[159\]~483'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[159]~483 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.621 ns) 61.752 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[4\]~9 110 COMB Unassigned 2 " "Info: 110: + IC(1.301 ns) + CELL(0.621 ns) = 61.752 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[159]~483 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 61.838 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[5\]~11 111 COMB Unassigned 2 " "Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 61.838 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 61.924 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[6\]~13 112 COMB Unassigned 2 " "Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 61.924 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 62.010 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[7\]~15 113 COMB Unassigned 2 " "Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 62.010 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 62.096 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[8\]~17 114 COMB Unassigned 2 " "Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 62.096 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 62.182 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[9\]~19 115 COMB Unassigned 2 " "Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 62.182 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 62.268 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[10\]~21 116 COMB Unassigned 1 " "Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 62.268 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 62.354 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[11\]~23 117 COMB Unassigned 1 " "Info: 117: + IC(0.000 ns) + CELL(0.086 ns) = 62.354 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[11\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 62.860 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[12\]~24 118 COMB Unassigned 13 " "Info: 118: + IC(0.000 ns) + CELL(0.506 ns) = 62.860 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[12\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.206 ns) 64.394 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[173\]~491 119 COMB Unassigned 1 " "Info: 119: + IC(1.328 ns) + CELL(0.206 ns) = 64.394 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[173\]~491'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[173]~491 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.621 ns) 66.316 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[6\]~13 120 COMB Unassigned 1 " "Info: 120: + IC(1.301 ns) + CELL(0.621 ns) = 66.316 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[173]~491 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 66.402 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[7\]~15 121 COMB Unassigned 1 " "Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 66.402 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 66.488 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[8\]~17 122 COMB Unassigned 1 " "Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 66.488 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 66.574 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[9\]~19 123 COMB Unassigned 1 " "Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 66.574 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 66.660 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[10\]~21 124 COMB Unassigned 1 " "Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 66.660 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 66.746 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[11\]~23 125 COMB Unassigned 1 " "Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 66.746 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[11\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 67.252 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[12\]~24 126 COMB Unassigned 1 " "Info: 126: + IC(0.000 ns) + CELL(0.506 ns) = 67.252 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[12\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(0.614 ns) 69.789 ns CPU:inst\|AC\[0\]~160 127 COMB Unassigned 1 " "Info: 127: + IC(1.923 ns) + CELL(0.614 ns) = 69.789 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst\|AC\[0\]~160'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.537 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[12]~24 CPU:inst|AC[0]~160 } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 69.897 ns CPU:inst\|AC\[0\] 128 REG Unassigned 73 " "Info: 128: + IC(0.000 ns) + CELL(0.108 ns) = 69.897 ns; Loc. = Unassigned; Fanout = 73; REG Node = 'CPU:inst\|AC\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CPU:inst|AC[0]~160 CPU:inst|AC[0] } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.611 ns ( 43.79 % ) " "Info: Total cell delay = 30.611 ns ( 43.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "39.286 ns ( 56.21 % ) " "Info: Total interconnect delay = 39.286 ns ( 56.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "69.897 ns" { CPU:inst|IR[8]~_Duplicate_1 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[119]~189 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[68]~190 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[0]~191 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[0]~392 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[17]~192 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[12]~394 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[3]~6 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[34] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[24]~397 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[4]~8 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[51] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[36]~401 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[5]~10 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[48]~402 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[6]~12 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[85] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[62]~412 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[7]~14 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[102] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[72]~415 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[8]~16 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[84]~423 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[9]~18 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[136] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[96]~432 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[10]~20 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[108]~442 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[11]~22 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[123]~450 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[136]~460 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[149]~470 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[159]~483 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[173]~491 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[12]~24 CPU:inst|AC[0]~160 CPU:inst|AC[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "69.897 ns" { CPU:inst|IR[8]~_Duplicate_1 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[119]~189 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[68]~190 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[0]~191 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[0]~392 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[17]~192 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[12]~394 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[3]~6 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[34] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[24]~397 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[4]~8 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[51] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[36]~401 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[5]~10 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[48]~402 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[6]~12 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[85] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[62]~412 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[7]~14 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[102] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[72]~415 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[8]~16 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[84]~423 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[9]~18 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[136] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[96]~432 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[10]~20 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[108]~442 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[11]~22 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[123]~450 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[136]~460 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[149]~470 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[159]~483 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[173]~491 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[12]~24 CPU:inst|AC[0]~160 CPU:inst|AC[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "69.897 ns register register " "Info: Estimated most critical path is register to register delay of 69.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst\|IR\[8\]~_Duplicate_1 1 REG LAB_X36_Y15 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X36_Y15; Fanout = 21; REG Node = 'CPU:inst\|IR\[8\]~_Duplicate_1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|IR[8]~_Duplicate_1 } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.202 ns) 1.581 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[119\]~189 2 COMB LAB_X32_Y15 11 " "Info: 2: + IC(1.379 ns) + CELL(0.202 ns) = 1.581 ns; Loc. = LAB_X32_Y15; Fanout = 11; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[119\]~189'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CPU:inst|IR[8]~_Duplicate_1 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[119]~189 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 115 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.647 ns) 2.388 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[68\]~190 3 COMB LAB_X32_Y15 9 " "Info: 3: + IC(0.160 ns) + CELL(0.647 ns) = 2.388 ns; Loc. = LAB_X32_Y15; Fanout = 9; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[68\]~190'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[119]~189 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[68]~190 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 115 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.647 ns) 3.881 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[0\]~191 4 COMB LAB_X29_Y15 4 " "Info: 4: + IC(0.846 ns) + CELL(0.647 ns) = 3.881 ns; Loc. = LAB_X29_Y15; Fanout = 4; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[0\]~191'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[68]~190 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[0]~191 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 115 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 4.692 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[0\]~392 5 COMB LAB_X29_Y15 2 " "Info: 5: + IC(0.605 ns) + CELL(0.206 ns) = 4.692 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[0\]~392'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[0]~191 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[0]~392 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 5.503 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[17\]~192 6 COMB LAB_X29_Y15 2 " "Info: 6: + IC(0.187 ns) + CELL(0.624 ns) = 5.503 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[17\]~192'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[0]~392 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[17]~192 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 115 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 6.314 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[12\]~394 7 COMB LAB_X29_Y15 3 " "Info: 7: + IC(0.187 ns) + CELL(0.624 ns) = 6.314 ns; Loc. = LAB_X29_Y15; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[12\]~394'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[17]~192 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[12]~394 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 7.513 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_2_result_int\[1\]~3 8 COMB LAB_X29_Y15 2 " "Info: 8: + IC(0.578 ns) + CELL(0.621 ns) = 7.513 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[12]~394 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.599 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_2_result_int\[2\]~5 9 COMB LAB_X29_Y15 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 7.599 ns; Loc. = LAB_X29_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.105 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_2_result_int\[3\]~6 10 COMB LAB_X29_Y15 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 8.105 ns; Loc. = LAB_X29_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.319 ns) 8.865 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[34\] 11 COMB LAB_X29_Y15 4 " "Info: 11: + IC(0.441 ns) + CELL(0.319 ns) = 8.865 ns; Loc. = LAB_X29_Y15; Fanout = 4; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[34\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[3]~6 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[34] } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 115 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 9.676 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[24\]~397 12 COMB LAB_X29_Y15 3 " "Info: 12: + IC(0.605 ns) + CELL(0.206 ns) = 9.676 ns; Loc. = LAB_X29_Y15; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[24\]~397'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[34] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[24]~397 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.621 ns) 11.560 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_3_result_int\[1\]~3 13 COMB LAB_X31_Y15 2 " "Info: 13: + IC(1.263 ns) + CELL(0.621 ns) = 11.560 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[24]~397 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.646 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_3_result_int\[2\]~5 14 COMB LAB_X31_Y15 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 11.646 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.732 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_3_result_int\[3\]~7 15 COMB LAB_X31_Y15 1 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 11.732 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.238 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_3_result_int\[4\]~8 16 COMB LAB_X31_Y15 1 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 12.238 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.624 ns) 13.734 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[51\] 17 COMB LAB_X29_Y15 5 " "Info: 17: + IC(0.872 ns) + CELL(0.624 ns) = 13.734 ns; Loc. = LAB_X29_Y15; Fanout = 5; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[51\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[4]~8 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[51] } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 115 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 14.852 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[36\]~401 18 COMB LAB_X30_Y15 3 " "Info: 18: + IC(0.912 ns) + CELL(0.206 ns) = 14.852 ns; Loc. = LAB_X30_Y15; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[36\]~401'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[51] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[36]~401 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 16.051 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[1\]~3 19 COMB LAB_X30_Y15 2 " "Info: 19: + IC(0.578 ns) + CELL(0.621 ns) = 16.051 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[36]~401 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.137 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[2\]~5 20 COMB LAB_X30_Y15 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 16.137 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.223 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[3\]~7 21 COMB LAB_X30_Y15 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 16.223 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.309 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[4\]~9 22 COMB LAB_X30_Y15 1 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 16.309 ns; Loc. = LAB_X30_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 16.815 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[5\]~10 23 COMB LAB_X30_Y15 6 " "Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 16.815 ns; Loc. = LAB_X30_Y15; Fanout = 6; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 17.626 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[48\]~402 24 COMB LAB_X30_Y15 3 " "Info: 24: + IC(0.605 ns) + CELL(0.206 ns) = 17.626 ns; Loc. = LAB_X30_Y15; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[48\]~402'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[5]~10 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[48]~402 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 19.132 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[1\]~3 25 COMB LAB_X31_Y15 2 " "Info: 25: + IC(0.885 ns) + CELL(0.621 ns) = 19.132 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[48]~402 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.218 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[2\]~5 26 COMB LAB_X31_Y15 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 19.218 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.304 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[3\]~7 27 COMB LAB_X31_Y15 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 19.304 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.390 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[4\]~9 28 COMB LAB_X31_Y15 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 19.390 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.476 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[5\]~11 29 COMB LAB_X31_Y15 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 19.476 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 19.982 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[6\]~12 30 COMB LAB_X31_Y15 1 " "Info: 30: + IC(0.000 ns) + CELL(0.506 ns) = 19.982 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.319 ns) 21.049 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[85\] 31 COMB LAB_X32_Y15 7 " "Info: 31: + IC(0.748 ns) + CELL(0.319 ns) = 21.049 ns; Loc. = LAB_X32_Y15; Fanout = 7; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[85\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[6]~12 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[85] } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 115 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 22.167 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[62\]~412 32 COMB LAB_X31_Y15 3 " "Info: 32: + IC(0.912 ns) + CELL(0.206 ns) = 22.167 ns; Loc. = LAB_X31_Y15; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[62\]~412'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[85] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[62]~412 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.621 ns) 24.052 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[3\]~7 33 COMB LAB_X34_Y15 2 " "Info: 33: + IC(1.264 ns) + CELL(0.621 ns) = 24.052 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.885 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[62]~412 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.138 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[4\]~9 34 COMB LAB_X34_Y15 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 24.138 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.224 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[5\]~11 35 COMB LAB_X34_Y15 2 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 24.224 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.310 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[6\]~13 36 COMB LAB_X34_Y15 1 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 24.310 ns; Loc. = LAB_X34_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 24.816 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[7\]~14 37 COMB LAB_X34_Y15 1 " "Info: 37: + IC(0.000 ns) + CELL(0.506 ns) = 24.816 ns; Loc. = LAB_X34_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.624 ns) 26.312 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[102\] 38 COMB LAB_X32_Y15 8 " "Info: 38: + IC(0.872 ns) + CELL(0.624 ns) = 26.312 ns; Loc. = LAB_X32_Y15; Fanout = 8; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[102\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[7]~14 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[102] } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 115 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.206 ns) 27.808 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[72\]~415 39 COMB LAB_X34_Y15 3 " "Info: 39: + IC(1.290 ns) + CELL(0.206 ns) = 27.808 ns; Loc. = LAB_X34_Y15; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[72\]~415'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[102] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[72]~415 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 29.314 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[1\]~3 40 COMB LAB_X35_Y15 2 " "Info: 40: + IC(0.885 ns) + CELL(0.621 ns) = 29.314 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[72]~415 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.400 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[2\]~5 41 COMB LAB_X35_Y15 2 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 29.400 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.486 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[3\]~7 42 COMB LAB_X35_Y15 2 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 29.486 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.572 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[4\]~9 43 COMB LAB_X35_Y15 2 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 29.572 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.658 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[5\]~11 44 COMB LAB_X35_Y15 2 " "Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 29.658 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.744 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[6\]~13 45 COMB LAB_X35_Y15 2 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 29.744 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.830 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[7\]~15 46 COMB LAB_X35_Y15 1 " "Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 29.830 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 30.336 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[8\]~16 47 COMB LAB_X35_Y15 9 " "Info: 47: + IC(0.000 ns) + CELL(0.506 ns) = 30.336 ns; Loc. = LAB_X35_Y15; Fanout = 9; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.206 ns) 31.833 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[84\]~423 48 COMB LAB_X32_Y15 3 " "Info: 48: + IC(1.291 ns) + CELL(0.206 ns) = 31.833 ns; Loc. = LAB_X32_Y15; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[84\]~423'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[8]~16 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[84]~423 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.621 ns) 33.737 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[1\]~3 49 COMB LAB_X36_Y15 2 " "Info: 49: + IC(1.283 ns) + CELL(0.621 ns) = 33.737 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[84]~423 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.823 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[2\]~5 50 COMB LAB_X36_Y15 2 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 33.823 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.909 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[3\]~7 51 COMB LAB_X36_Y15 2 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 33.909 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.995 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[4\]~9 52 COMB LAB_X36_Y15 2 " "Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 33.995 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.081 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[5\]~11 53 COMB LAB_X36_Y15 2 " "Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 34.081 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.167 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[6\]~13 54 COMB LAB_X36_Y15 2 " "Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 34.167 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.253 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[7\]~15 55 COMB LAB_X36_Y15 2 " "Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 34.253 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.339 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[8\]~17 56 COMB LAB_X36_Y15 1 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 34.339 ns; Loc. = LAB_X36_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 34.845 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[9\]~18 57 COMB LAB_X36_Y15 1 " "Info: 57: + IC(0.000 ns) + CELL(0.506 ns) = 34.845 ns; Loc. = LAB_X36_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_8_result_int\[9\]~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[9]~18 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.319 ns) 35.605 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[136\] 58 COMB LAB_X36_Y15 10 " "Info: 58: + IC(0.441 ns) + CELL(0.319 ns) = 35.605 ns; Loc. = LAB_X36_Y15; Fanout = 10; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|selnose\[136\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[9]~18 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[136] } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 115 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.206 ns) 37.140 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[96\]~432 59 COMB LAB_X36_Y17 3 " "Info: 59: + IC(1.329 ns) + CELL(0.206 ns) = 37.140 ns; Loc. = LAB_X36_Y17; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[96\]~432'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[136] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[96]~432 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 38.646 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[1\]~3 60 COMB LAB_X37_Y17 2 " "Info: 60: + IC(0.885 ns) + CELL(0.621 ns) = 38.646 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[96]~432 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.732 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[2\]~5 61 COMB LAB_X37_Y17 2 " "Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 38.732 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.818 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[3\]~7 62 COMB LAB_X37_Y17 2 " "Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 38.818 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.904 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[4\]~9 63 COMB LAB_X37_Y17 2 " "Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 38.904 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.990 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[5\]~11 64 COMB LAB_X37_Y17 2 " "Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 38.990 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 39.076 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[6\]~13 65 COMB LAB_X37_Y17 2 " "Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 39.076 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 39.162 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[7\]~15 66 COMB LAB_X37_Y17 2 " "Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 39.162 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 39.248 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[8\]~17 67 COMB LAB_X37_Y17 2 " "Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 39.248 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 39.334 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[9\]~19 68 COMB LAB_X37_Y17 1 " "Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 39.334 ns; Loc. = LAB_X37_Y17; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 39.840 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[10\]~20 69 COMB LAB_X37_Y17 11 " "Info: 69: + IC(0.000 ns) + CELL(0.506 ns) = 39.840 ns; Loc. = LAB_X37_Y17; Fanout = 11; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_9_result_int\[10\]~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[10]~20 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.206 ns) 41.365 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[108\]~442 70 COMB LAB_X36_Y16 3 " "Info: 70: + IC(1.319 ns) + CELL(0.206 ns) = 41.365 ns; Loc. = LAB_X36_Y16; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[108\]~442'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[10]~20 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[108]~442 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.621 ns) 43.278 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[1\]~3 71 COMB LAB_X36_Y17 2 " "Info: 71: + IC(1.292 ns) + CELL(0.621 ns) = 43.278 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[108]~442 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.364 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[2\]~5 72 COMB LAB_X36_Y17 2 " "Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 43.364 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.450 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[3\]~7 73 COMB LAB_X36_Y17 2 " "Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 43.450 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.536 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[4\]~9 74 COMB LAB_X36_Y17 2 " "Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 43.536 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.622 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[5\]~11 75 COMB LAB_X36_Y17 2 " "Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 43.622 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.708 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[6\]~13 76 COMB LAB_X36_Y17 2 " "Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 43.708 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.794 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[7\]~15 77 COMB LAB_X36_Y17 2 " "Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 43.794 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.880 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[8\]~17 78 COMB LAB_X36_Y17 2 " "Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 43.880 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.966 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[9\]~19 79 COMB LAB_X36_Y17 2 " "Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 43.966 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 44.052 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[10\]~21 80 COMB LAB_X36_Y17 1 " "Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 44.052 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 44.558 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[11\]~22 81 COMB LAB_X36_Y17 14 " "Info: 81: + IC(0.000 ns) + CELL(0.506 ns) = 44.558 ns; Loc. = LAB_X36_Y17; Fanout = 14; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_10_result_int\[11\]~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.206 ns) 46.054 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[123\]~450 82 COMB LAB_X38_Y17 3 " "Info: 82: + IC(1.290 ns) + CELL(0.206 ns) = 46.054 ns; Loc. = LAB_X38_Y17; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[123\]~450'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[11]~22 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[123]~450 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.684 ns) + CELL(0.621 ns) 48.359 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[4\]~9 83 COMB LAB_X35_Y16 2 " "Info: 83: + IC(1.684 ns) + CELL(0.621 ns) = 48.359 ns; Loc. = LAB_X35_Y16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[123]~450 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.445 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[5\]~11 84 COMB LAB_X35_Y16 2 " "Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 48.445 ns; Loc. = LAB_X35_Y16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.531 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[6\]~13 85 COMB LAB_X35_Y16 2 " "Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 48.531 ns; Loc. = LAB_X35_Y16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.617 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[7\]~15 86 COMB LAB_X35_Y16 2 " "Info: 86: + IC(0.000 ns) + CELL(0.086 ns) = 48.617 ns; Loc. = LAB_X35_Y16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.703 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[8\]~17 87 COMB LAB_X35_Y16 2 " "Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 48.703 ns; Loc. = LAB_X35_Y16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.789 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[9\]~19 88 COMB LAB_X35_Y16 2 " "Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 48.789 ns; Loc. = LAB_X35_Y16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.875 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[10\]~21 89 COMB LAB_X35_Y16 1 " "Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 48.875 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.961 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[11\]~23 90 COMB LAB_X35_Y16 1 " "Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 48.961 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[11\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 49.467 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[12\]~24 91 COMB LAB_X35_Y16 14 " "Info: 91: + IC(0.000 ns) + CELL(0.506 ns) = 49.467 ns; Loc. = LAB_X35_Y16; Fanout = 14; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_11_result_int\[12\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.206 ns) 51.375 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[136\]~460 92 COMB LAB_X38_Y17 3 " "Info: 92: + IC(1.702 ns) + CELL(0.206 ns) = 51.375 ns; Loc. = LAB_X38_Y17; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[136\]~460'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[136]~460 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.621 ns) 53.297 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[5\]~11 93 COMB LAB_X37_Y16 2 " "Info: 93: + IC(1.301 ns) + CELL(0.621 ns) = 53.297 ns; Loc. = LAB_X37_Y16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[136]~460 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.383 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[6\]~13 94 COMB LAB_X37_Y16 2 " "Info: 94: + IC(0.000 ns) + CELL(0.086 ns) = 53.383 ns; Loc. = LAB_X37_Y16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.469 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[7\]~15 95 COMB LAB_X37_Y16 2 " "Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 53.469 ns; Loc. = LAB_X37_Y16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.555 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[8\]~17 96 COMB LAB_X37_Y16 2 " "Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 53.555 ns; Loc. = LAB_X37_Y16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.641 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[9\]~19 97 COMB LAB_X37_Y16 2 " "Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 53.641 ns; Loc. = LAB_X37_Y16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.727 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[10\]~21 98 COMB LAB_X37_Y16 1 " "Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 53.727 ns; Loc. = LAB_X37_Y16; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.813 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[11\]~23 99 COMB LAB_X37_Y16 1 " "Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 53.813 ns; Loc. = LAB_X37_Y16; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[11\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 54.319 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[12\]~24 100 COMB LAB_X37_Y16 14 " "Info: 100: + IC(0.000 ns) + CELL(0.506 ns) = 54.319 ns; Loc. = LAB_X37_Y16; Fanout = 14; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_12_result_int\[12\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.206 ns) 55.844 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[149\]~470 101 COMB LAB_X38_Y17 3 " "Info: 101: + IC(1.319 ns) + CELL(0.206 ns) = 55.844 ns; Loc. = LAB_X38_Y17; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[149\]~470'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[149]~470 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.621 ns) 57.766 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[6\]~13 102 COMB LAB_X39_Y16 2 " "Info: 102: + IC(1.301 ns) + CELL(0.621 ns) = 57.766 ns; Loc. = LAB_X39_Y16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[149]~470 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 57.852 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[7\]~15 103 COMB LAB_X39_Y16 2 " "Info: 103: + IC(0.000 ns) + CELL(0.086 ns) = 57.852 ns; Loc. = LAB_X39_Y16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 57.938 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[8\]~17 104 COMB LAB_X39_Y16 2 " "Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 57.938 ns; Loc. = LAB_X39_Y16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.024 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[9\]~19 105 COMB LAB_X39_Y16 2 " "Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 58.024 ns; Loc. = LAB_X39_Y16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.110 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[10\]~21 106 COMB LAB_X39_Y16 1 " "Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 58.110 ns; Loc. = LAB_X39_Y16; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.196 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[11\]~23 107 COMB LAB_X39_Y16 1 " "Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 58.196 ns; Loc. = LAB_X39_Y16; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[11\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 58.702 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[12\]~24 108 COMB LAB_X39_Y16 14 " "Info: 108: + IC(0.000 ns) + CELL(0.506 ns) = 58.702 ns; Loc. = LAB_X39_Y16; Fanout = 14; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_13_result_int\[12\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.206 ns) 59.830 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[159\]~483 109 COMB LAB_X38_Y16 3 " "Info: 109: + IC(0.922 ns) + CELL(0.206 ns) = 59.830 ns; Loc. = LAB_X38_Y16; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[159\]~483'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[159]~483 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.621 ns) 61.752 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[4\]~9 110 COMB LAB_X39_Y17 2 " "Info: 110: + IC(1.301 ns) + CELL(0.621 ns) = 61.752 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[159]~483 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 61.838 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[5\]~11 111 COMB LAB_X39_Y17 2 " "Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 61.838 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 61.924 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[6\]~13 112 COMB LAB_X39_Y17 2 " "Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 61.924 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 62.010 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[7\]~15 113 COMB LAB_X39_Y17 2 " "Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 62.010 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 62.096 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[8\]~17 114 COMB LAB_X39_Y17 2 " "Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 62.096 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 62.182 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[9\]~19 115 COMB LAB_X39_Y17 2 " "Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 62.182 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 62.268 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[10\]~21 116 COMB LAB_X39_Y17 1 " "Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 62.268 ns; Loc. = LAB_X39_Y17; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 62.354 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[11\]~23 117 COMB LAB_X39_Y17 1 " "Info: 117: + IC(0.000 ns) + CELL(0.086 ns) = 62.354 ns; Loc. = LAB_X39_Y17; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[11\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 62.860 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[12\]~24 118 COMB LAB_X39_Y17 13 " "Info: 118: + IC(0.000 ns) + CELL(0.506 ns) = 62.860 ns; Loc. = LAB_X39_Y17; Fanout = 13; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_14_result_int\[12\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.206 ns) 64.394 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[173\]~491 119 COMB LAB_X38_Y16 1 " "Info: 119: + IC(1.328 ns) + CELL(0.206 ns) = 64.394 ns; Loc. = LAB_X38_Y16; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|StageOut\[173\]~491'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[173]~491 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.621 ns) 66.316 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[6\]~13 120 COMB LAB_X38_Y15 1 " "Info: 120: + IC(1.301 ns) + CELL(0.621 ns) = 66.316 ns; Loc. = LAB_X38_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[173]~491 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 66.402 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[7\]~15 121 COMB LAB_X38_Y15 1 " "Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 66.402 ns; Loc. = LAB_X38_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 66.488 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[8\]~17 122 COMB LAB_X38_Y15 1 " "Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 66.488 ns; Loc. = LAB_X38_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 66.574 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[9\]~19 123 COMB LAB_X38_Y15 1 " "Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 66.574 ns; Loc. = LAB_X38_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 66.660 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[10\]~21 124 COMB LAB_X38_Y15 1 " "Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 66.660 ns; Loc. = LAB_X38_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 66.746 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[11\]~23 125 COMB LAB_X38_Y15 1 " "Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 66.746 ns; Loc. = LAB_X38_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[11\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 67.252 ns CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[12\]~24 126 COMB LAB_X38_Y15 1 " "Info: 126: + IC(0.000 ns) + CELL(0.506 ns) = 67.252 ns; Loc. = LAB_X38_Y15; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div1\|lpm_divide_vfm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_i5f:divider\|add_sub_15_result_int\[12\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_i5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(0.614 ns) 69.789 ns CPU:inst\|AC\[0\]~160 127 COMB LAB_X27_Y13 1 " "Info: 127: + IC(1.923 ns) + CELL(0.614 ns) = 69.789 ns; Loc. = LAB_X27_Y13; Fanout = 1; COMB Node = 'CPU:inst\|AC\[0\]~160'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.537 ns" { CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[12]~24 CPU:inst|AC[0]~160 } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 69.897 ns CPU:inst\|AC\[0\] 128 REG LAB_X27_Y13 73 " "Info: 128: + IC(0.000 ns) + CELL(0.108 ns) = 69.897 ns; Loc. = LAB_X27_Y13; Fanout = 73; REG Node = 'CPU:inst\|AC\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CPU:inst|AC[0]~160 CPU:inst|AC[0] } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.611 ns ( 43.79 % ) " "Info: Total cell delay = 30.611 ns ( 43.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "39.286 ns ( 56.21 % ) " "Info: Total interconnect delay = 39.286 ns ( 56.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "69.897 ns" { CPU:inst|IR[8]~_Duplicate_1 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[119]~189 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[68]~190 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[0]~191 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[0]~392 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[17]~192 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[12]~394 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[3]~6 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[34] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[24]~397 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[4]~8 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[51] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[36]~401 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[5]~10 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[48]~402 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[6]~12 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[85] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[62]~412 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[7]~14 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[102] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[72]~415 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[8]~16 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[84]~423 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[9]~18 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[136] CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[96]~432 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[10]~20 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[108]~442 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[1]~3 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[2]~5 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[3]~7 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[11]~22 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[123]~450 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[136]~460 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[149]~470 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[159]~483 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[4]~9 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[5]~11 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[12]~24 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[173]~491 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[6]~13 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[7]~15 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[8]~17 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[9]~19 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[10]~21 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[11]~23 CPU:inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[12]~24 CPU:inst|AC[0]~160 CPU:inst|AC[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fZ 0 " "Info: Pin \"fZ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fO 0 " "Info: Pin \"fO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fN 0 " "Info: Pin \"fN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fC 0 " "Info: Pin \"fC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 15:13:59 2023 " "Info: Processing ended: Thu Jun 08 15:13:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
