[Inputs]
clk
rst
regwe_i
memwe_i
regwrtsrc_i
=mux1out1_i[15:0]=
=mux1out2_i[15:0]=
=mux2out_i[15:0]=
=regwrtaddr_i[2:0]=
=alumode_i[2:0]=
=aludest_i[1:0]=
[Outputs]
regwe
memwe
regwrtsrc
=mux1out1[15:0]=
=mux1out2[15:0]=
=mux2out[15:0]=
=alumode[2:0]=
=aludest[1:0]=
=regwrtaddr[2:0]=
[BiDir]
