// Seed: 187262076
module module_0 ();
  id_1(
      .id_0(1), .id_1(1), .id_2(1), .id_3(), .id_4(id_2), .id_5(1 == id_2), .find(1), .id_6(id_2)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input uwire id_2,
    output tri id_3
);
  tri1 id_5;
  always_latch @(1 or posedge 1 == id_2 or posedge 1) id_5 = 1 ? 1 : 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  timeprecision 1ps;
endmodule
