[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2024-3821. Wafer maps show 18% yield loss concentrated in a ring pattern 5-10mm from wafer edge. Pattern consistent across 6 wafers.\n\nProcess Context: Tool: ETCH-LAM-07. Recipe: POLY_GATE_STD. RF-hours: 2,800. Previous lot showed normal yield.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring seal degradation in etch chamber\n- Tool ETCH-LAM-07 at 2,800 RF-hours exceeds O-ring life limit of 2,500 RF-hours\n- Degraded seal causing plasma leak at chamber edge\n- Edge etch rate 12% higher than center (spec: <5%)\n\n**Contributing Factors**:\n- PM 2,800 hours ago did not include O-ring replacement\n- No FDC alarm configured for edge/center uniformity\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-07\n2. **Replace O-ring**: P/N 839-0127, torque to 15 ft-lbs\n3. **Leak check**: Verify <1 mTorr/min leak rate\n4. **Seasoning**: Run 5-wafer conditioning sequence\n5. **Validation**: Process qual wafer, verify edge/center uniformity <5%\n\n## Prevention Measures\n\n- Add O-ring RF-hour tracking to PM system (replace at 2,500 hrs)\n- Configure FDC alarm for edge/center etch ratio >8%\n- Update PM checklist to include leak verification\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect pattern at wafer periphery on lot W2024-4512. Defects visible 8-12mm from edge. Yield loss 15% affecting 4 of 25 wafers.\n\nProcess Context: Tool: ETCH-AMAT-03. Recipe: METAL_ETCH_V2. Last PM was 3 weeks ago. Edge etch rate trending up over last 5 lots.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma confinement ring erosion\n- Progressive edge etch rate increase indicates confinement ring wear\n- Eroded ring allows plasma to extend beyond normal boundary\n- Creates localized over-etch at wafer edge\n\n**Evidence**:\n- Edge etch rate trending up over 5 lots confirms gradual degradation\n- 15% yield loss concentrated at edge supports confinement issue\n\n## Corrective Actions\n\n1. **Immediate**: Place ETCH-AMAT-03 on hold\n2. **Inspect**: Measure confinement ring thickness (spec: >4.5mm)\n3. **Replace**: Install new confinement ring P/N 715-0892\n4. **Condition**: Run 3 dummy wafers at standard recipe\n5. **Validate**: Confirm edge/center uniformity <5%\n\n## Prevention Measures\n\n- Track confinement ring RF-hours (replace at 3,000 hrs)\n- Add edge etch rate to SPC chart\n- Implement weekly uniformity monitoring\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Faint edge ring visible on wafer inspection, lot W2024-5678. Defects form consistent 7mm ring from bevel. Yield loss 8%.\n\nProcess Context: Tool: LITH-TEL-08. Recipe: PHOTO_VIA1. EBR nozzle was adjusted yesterday. Resist thickness at edge shows 12% variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR nozzle misalignment after adjustment\n- Nozzle position shifted during yesterday's adjustment\n- Improper solvent coverage leaving resist residue at edge\n- 12% thickness variation at edge confirms incomplete removal\n\n**Correlation**:\n- Defect onset immediately after EBR adjustment\n- Pattern consistent with solvent spray coverage gap\n\n## Corrective Actions\n\n1. **Verify**: Check EBR nozzle position on LITH-TEL-08\n2. **Calibrate**: Adjust nozzle to spec position ±0.5mm from target\n3. **Test**: Run test wafer and inspect edge bead removal\n4. **Validate**: Confirm edge thickness variation <5%\n\n## Prevention Measures\n\n- Require send-ahead wafer after any EBR adjustment\n- Add EBR edge thickness to inline SPC\n- Document nozzle position specs in PM checklist\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2024-6234. Pattern shows 10-15mm ring from edge. All 25 wafers affected. Yield loss 22%.\n\nProcess Context: Tool: ETCH-LAM-11. Recipe: STI_ETCH. Chamber opened 48 hours ago for inspection. RF-hours: 1,200 (within spec).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient chamber seasoning after maintenance\n- Chamber opened 48 hours ago but inadequate reconditioning\n- Bare chamber walls causing edge plasma instability\n- RF-hours within spec rules out O-ring wear\n\n**Evidence**:\n- All 25 wafers affected indicates systematic issue\n- Defect onset correlates with post-maintenance production\n\n## Corrective Actions\n\n1. **Immediate**: Stop production on ETCH-LAM-11\n2. **Season**: Run 10 conditioning wafers at STI_SEASON recipe\n3. **Verify**: Check chamber matching parameters\n4. **Validate**: Run qual wafer, confirm uniformity <5%\n\n## Prevention Measures\n\n- Require minimum 8 seasoning wafers after chamber open\n- Add chamber idle time tracking\n- Implement post-PM qualification gate\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern of particles at wafer edge on lot W2024-7891. Defects concentrated 5-8mm from bevel. Yield loss 11%.\n\nProcess Context: Tool: ETCH-AMAT-06. Recipe: CONTACT_ETCH. Clamp ring cleaned 500 RF-hours ago. Particle counts elevated in edge zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp ring contamination/polymer buildup\n- Clamp ring accumulating polymer deposits from etch byproducts\n- Particles flaking off during wafer clamping\n- Edge zone particle elevation confirms clamp ring source\n\n**Mechanism**:\n- Polymer buildup creates mechanical particles\n- Clamp pressure releases particles onto wafer edge\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-06\n2. **Clean**: Remove and wet clean clamp ring P/N 221-5509\n3. **Inspect**: Check for pitting or wear on contact surfaces\n4. **Replace**: If wear >0.2mm, install new clamp ring\n5. **Validate**: Run particle monitor wafer, verify <10 particles at edge\n\n## Prevention Measures\n\n- Reduce clamp ring clean interval to 400 RF-hours\n- Add edge particle monitoring to daily qual\n- Track clamp ring usage cycles\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-8123. Defects show etching damage 6-9mm from edge. Yield loss 19%. Only wafers 1-12 affected, wafers 13-25 normal.\n\nProcess Context: Tool: ETCH-LAM-04. Recipe: GATE_ETCH. O-ring replaced mid-lot after wafer 12. RF-hours reset to 0.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring degradation (corrected mid-lot)\n- Wafers 1-12 processed with worn O-ring\n- O-ring replacement after wafer 12 resolved issue\n- Wafers 13-25 normal confirms root cause\n\n**Correlation Evidence**:\n- Clear demarcation at wafer 12 matches maintenance timing\n- Post-replacement wafers showing normal yield\n\n## Corrective Actions\n\n1. **Disposition**: Wafers 1-12 require yield recovery review\n2. **Verify**: Confirm leak check passed after O-ring change\n3. **Document**: Record incident for PM interval adjustment\n4. **Continue**: Resume production with wafers 13-25\n\n## Prevention Measures\n\n- Lower O-ring replacement threshold to 2,300 RF-hours\n- Add predictive leak rate trending\n- Implement tighter FDC limits for edge uniformity\n\n**Severity**: Major\n**Yield Impact**: 19% (wafers 1-12 only)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Consistent edge-ring defect on lot W2024-9456. Ring pattern at 8mm from edge. All 20 wafers show identical pattern. Yield loss 14%.\n\nProcess Context: Tool: ETCH-TEL-02. Recipe: OXIDE_ETCH. Chamber lid seal replaced 200 RF-hours ago. Leak rate: 1.8 mTorr/min.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber lid seal not properly seated\n- Leak rate 1.8 mTorr/min exceeds spec of <1 mTorr/min\n- Seal replaced recently but installation issue likely\n- All wafers affected indicates systematic seal problem\n\n**Evidence**:\n- Elevated leak rate directly correlates with edge defects\n- New seal rules out wear, points to installation error\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-02\n2. **Re-seat**: Remove and reinstall lid seal P/N 839-0445\n3. **Torque**: Verify lid bolts at 18 ft-lbs spec\n4. **Leak check**: Confirm <1 mTorr/min\n5. **Validate**: Run qual wafer for edge uniformity\n\n## Prevention Measures\n\n- Add post-PM leak check requirement\n- Implement torque verification checklist\n- Train technicians on seal installation procedure\n\n**Severity**: Critical\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2025-0123. Defects 12-15mm from edge. Yield loss 16%. Pattern appeared after recipe change.\n\nProcess Context: Tool: ETCH-LAM-09. Recipe: NEW_POLY_V3 (new recipe). Previous recipe POLY_V2 showed no issues. RF power increased 15% in new recipe.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-induced edge plasma non-uniformity\n- New recipe NEW_POLY_V3 has 15% higher RF power\n- Increased power causing edge plasma extension\n- Chamber tuned for lower power recipe not optimized for new settings\n\n**Correlation**:\n- Defect onset matches recipe change exactly\n- Previous recipe POLY_V2 had no edge issues\n\n## Corrective Actions\n\n1. **Recipe Review**: Analyze NEW_POLY_V3 edge compensation settings\n2. **Adjust**: Modify edge ring bias or add edge exclusion\n3. **Re-tune**: Run DOE for edge uniformity optimization\n4. **Validate**: Confirm edge/center uniformity <5% at new power\n\n## Prevention Measures\n\n- Require edge uniformity qual for new recipes\n- Add recipe change review gate\n- Document power-to-uniformity relationship\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-0567. Ring visible 6-10mm from edge. Yield loss 21%. Defects appear metallic under SEM.\n\nProcess Context: Tool: ETCH-AMAT-08. Recipe: METAL_ETCH. Edge ring component showing visible erosion. RF-hours: 4,200.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ring erosion beyond service life\n- RF-hours at 4,200 significantly exceeds edge ring life of 3,000-3,500 hours\n- Visible erosion indicates material sputtering onto wafers\n- Metallic appearance under SEM confirms edge ring material\n\n**Evidence**:\n- High RF-hour count correlates with erosion\n- Metallic defect composition matches edge ring alloy\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-08\n2. **Replace**: Install new edge ring P/N 715-3892\n3. **Clean**: Wet clean chamber to remove debris\n4. **Season**: Run 5 conditioning wafers\n5. **Validate**: SEM verify no metallic contamination\n\n## Prevention Measures\n\n- Set hard stop at 3,500 RF-hours for edge ring\n- Add visual inspection to weekly PM\n- Track erosion rate by recipe type\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-0891. Defects concentrated 5-7mm from edge. Yield loss 9%. Only affects lots processed on night shift.\n\nProcess Context: Tool: ETCH-LAM-05. Recipe: STI_ETCH_V2. Day shift lots normal. Night shift operator is new trainee.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator procedure variation\n- Night shift trainee may be using incorrect load sequence\n- Possible wafer placement offset affecting edge exposure\n- Day shift normal rules out equipment issue\n\n**Correlation**:\n- Defects only on night shift production\n- New trainee involvement suggests procedure deviation\n\n## Corrective Actions\n\n1. **Review**: Observe night shift operator load procedure\n2. **Verify**: Check wafer centering on chuck\n3. **Retrain**: Ensure correct placement and recipe selection\n4. **Supervise**: Assign mentor for remaining training period\n\n## Prevention Measures\n\n- Require sign-off on critical process steps\n- Add placement verification sensor\n- Implement operator certification program\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-1234. Pattern shows 10mm ring from edge. Yield loss 17%. Defects have hexagonal crystalline structure.\n\nProcess Context: Tool: ETCH-TEL-05. Recipe: POLY_GATE. Temperature controller showing 3°C offset from setpoint at edge zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge zone temperature non-uniformity\n- 3°C offset at edge zone causing etch rate variation\n- Temperature affects polymer formation and etch chemistry\n- Hexagonal structure indicates crystalline byproduct formation\n\n**Evidence**:\n- Temperature offset directly correlates with defect location\n- Crystalline structure confirms temperature-related chemistry issue\n\n## Corrective Actions\n\n1. **Immediate**: Calibrate edge zone heater on ETCH-TEL-05\n2. **Verify**: Check thermocouple accuracy at edge position\n3. **Replace**: If thermocouple drift >2°C, install new P/N 112-8876\n4. **Validate**: Run thermal uniformity wafer, confirm <2°C variation\n\n## Prevention Measures\n\n- Add edge zone temperature to FDC monitoring\n- Calibrate thermocouples monthly\n- Track temperature uniformity trends\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-1567. Defects visible 8-11mm from edge. Yield loss 13%. Pattern rotates with wafer notch orientation.\n\nProcess Context: Tool: LITH-ASML-02. Recipe: METAL1_PHOTO. Notch alignment system serviced last week. Edge exposure dose shows 8% variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch alignment sensor miscalibration\n- Pattern rotation with notch indicates pre-alignment issue\n- Recent service may have introduced calibration offset\n- 8% edge dose variation confirms alignment-induced exposure difference\n\n**Evidence**:\n- Defect rotation matches wafer orientation\n- Service timing correlates with defect onset\n\n## Corrective Actions\n\n1. **Calibrate**: Re-run notch finder calibration on LITH-ASML-02\n2. **Verify**: Check alignment accuracy ±0.1° spec\n3. **Test**: Process test wafer and verify edge uniformity\n4. **Validate**: Confirm edge exposure dose variation <3%\n\n## Prevention Measures\n\n- Require alignment verification after any service\n- Add notch alignment check to daily startup\n- Track edge dose uniformity in SPC\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2025-1890. Ring pattern 7-9mm from edge. Yield loss 20%. Defects appeared suddenly after lot W2025-1889 was normal.\n\nProcess Context: Tool: ETCH-LAM-12. Recipe: CONTACT_ETCH. Gas line filter changed between lots. He backside flow showing fluctuation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Backside helium flow instability after filter change\n- Filter change may have introduced particles or air bubble\n- He flow fluctuation causing edge temperature variation\n- Sudden onset between lots confirms filter change correlation\n\n**Evidence**:\n- W2025-1889 normal, W2025-1890 defective matches filter timing\n- He flow fluctuation indicates gas delivery issue\n\n## Corrective Actions\n\n1. **Verify**: Check He filter installation on ETCH-LAM-12\n2. **Purge**: Run extended He purge cycle\n3. **Stabilize**: Confirm He flow steady at ±0.5 sccm\n4. **Validate**: Process test wafer and verify edge uniformity\n\n## Prevention Measures\n\n- Add post-filter change purge requirement\n- Monitor He flow stability in FDC\n- Document filter change procedure\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-2123. Defects 6-8mm from edge. Yield loss 12%. Only top wafers in FOUP affected (slots 1-8).\n\nProcess Context: Tool: ETCH-AMAT-04. Recipe: OXIDE_ETCH. FOUP lid seal replaced recently. Humidity sensor shows 55% RH in mini-environment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP humidity exposure on top slots\n- Humidity 55% RH exceeds 45% spec for mini-environment\n- Top wafers (slots 1-8) most exposed to humid air ingress\n- New FOUP lid seal may not be seating properly\n\n**Correlation**:\n- Only top slots affected indicates exposure from above\n- Recent seal change timing matches defect onset\n\n## Corrective Actions\n\n1. **Verify**: Check FOUP lid seal integrity\n2. **Replace**: If seal defective, install new lid seal\n3. **Environment**: Verify mini-environment at <45% RH\n4. **Validate**: Reprocess test lot and verify no slot-dependent pattern\n\n## Prevention Measures\n\n- Add humidity monitoring to FOUP storage areas\n- Implement lid seal inspection after replacement\n- Set RH alarm at 50% threshold\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-2456. Pattern 9-12mm from edge. Yield loss 24%. Multiple tools showing similar pattern.\n\nProcess Context: Tools: ETCH-LAM-03, ETCH-LAM-07, ETCH-LAM-11. Recipe: POLY_ETCH. All three tools use same gas supply line. Etchant gas purity suspect.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated etchant gas supply\n- Multiple tools with same defect indicates shared source\n- All three tools on common gas supply line\n- Gas impurity causing edge-preferential reaction\n\n**Evidence**:\n- Same pattern across 3 different tools\n- Common gas line is only shared element\n\n## Corrective Actions\n\n1. **Immediate**: Hold all three etch tools\n2. **Sample**: Collect gas sample for purity analysis\n3. **Purge**: Extended purge of gas supply line\n4. **Replace**: If contaminated, replace gas cylinder\n5. **Validate**: Run qual wafers on each tool\n\n## Prevention Measures\n\n- Add inline gas purity monitoring\n- Implement gas cylinder change verification\n- Track gas lot numbers for correlation\n\n**Severity**: Critical\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-2789. Defects 5-7mm from edge. Yield loss 10%. Defects only on wafers from FOUP-3421.\n\nProcess Context: Tool: ETCH-TEL-03. Recipe: METAL_ETCH. FOUP-3421 was dropped last week. FOUP-3422 from same lot shows no defects.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP damage from drop incident\n- FOUP-3421 was dropped causing internal slot damage\n- Edge damage to wafers from contact with deformed slots\n- FOUP-3422 normal confirms FOUP-specific issue\n\n**Correlation**:\n- Only FOUP-3421 wafers affected\n- Drop incident timing matches defect onset\n\n## Corrective Actions\n\n1. **Quarantine**: Remove FOUP-3421 from service\n2. **Inspect**: Check all slots for burrs or deformation\n3. **Scrap**: If damage confirmed, scrap FOUP-3421\n4. **Audit**: Review other FOUPs from same drop area\n\n## Prevention Measures\n\n- Implement FOUP drop detection logging\n- Add post-incident inspection requirement\n- Train operators on FOUP handling\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2025-3012. Ring pattern at 11-14mm from edge. Yield loss 18%. Pattern matches previous issue from 3 months ago.\n\nProcess Context: Tool: ETCH-LAM-06. Recipe: STI_ETCH. Same pattern occurred in September, was fixed by O-ring replacement. RF-hours now at 2,650.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring degradation (recurring issue)\n- RF-hours at 2,650 again exceeds 2,500 hour limit\n- Same pattern as September confirms O-ring root cause\n- PM interval not adjusted after previous incident\n\n**Evidence**:\n- Pattern matches historical defect signature\n- RF-hour count again beyond service limit\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-06\n2. **Replace**: Install new O-ring P/N 839-0127\n3. **Leak check**: Verify <1 mTorr/min\n4. **Validate**: Run qual wafer for edge uniformity\n\n## Prevention Measures\n\n- **Critical**: Reduce PM interval to 2,300 RF-hours\n- Add automated RF-hour alert at 2,200 hours\n- Update PM schedule system-wide\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-3345. Defects 8-10mm from edge. Yield loss 15%. Intermittent issue - some wafers normal, some defective.\n\nProcess Context: Tool: ETCH-AMAT-09. Recipe: POLY_GATE. ESC (electrostatic chuck) voltage showing instability. He backside pressure varying ±5 Torr.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC voltage instability causing intermittent clamping\n- Unstable ESC voltage leads to inconsistent wafer clamping\n- He backside pressure variation indicates poor thermal contact\n- Intermittent pattern matches ESC stability issue\n\n**Evidence**:\n- ESC voltage instability correlates with defective wafers\n- He pressure variation confirms clamping inconsistency\n\n## Corrective Actions\n\n1. **Immediate**: Check ESC power supply on ETCH-AMAT-09\n2. **Verify**: Measure ESC voltage stability (spec: ±2%)\n3. **Replace**: If unstable, replace ESC controller P/N 0190-A1245\n4. **Validate**: Confirm He pressure stable at ±1 Torr\n\n## Prevention Measures\n\n- Add ESC voltage to FDC monitoring\n- Set He pressure variation alarm at ±3 Torr\n- Include ESC check in weekly PM\n\n**Severity**: Critical\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-3678. Ring visible 7-10mm from edge. Yield loss 11%. Tool was idle for 72 hours before processing this lot.\n\nProcess Context: Tool: ETCH-TEL-07. Recipe: CONTACT_ETCH. Extended weekend idle time. First lot after idle shows defects, subsequent lots improving.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber conditioning degradation during idle\n- 72-hour idle time allowed chamber seasoning to degrade\n- First wafers acting as conditioning wafers\n- Subsequent lots improving confirms conditioning recovery\n\n**Evidence**:\n- Long idle time before defect onset\n- Progressive improvement indicates conditioning effect\n\n## Corrective Actions\n\n1. **Condition**: Run 5 additional seasoning wafers\n2. **Verify**: Check chamber matching post-conditioning\n3. **Validate**: Confirm edge uniformity <5% before production\n\n## Prevention Measures\n\n- Require minimum 5 seasoning wafers after >24 hour idle\n- Add idle time tracking to chamber status\n- Implement auto-conditioning recipe for extended idle\n\n**Severity**: Minor\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2025-3901. Defects 6-9mm from edge. Yield loss 19%. Pattern asymmetric - heavier on one side.\n\nProcess Context: Tool: ETCH-LAM-08. Recipe: OXIDE_ETCH. Gas distribution shower head replaced last PM. Asymmetric flow suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead installation misalignment\n- Asymmetric pattern indicates non-uniform gas flow\n- New showerhead may not be centered properly\n- One-sided defect concentration confirms flow asymmetry\n\n**Evidence**:\n- Asymmetric defect pattern\n- Recent showerhead replacement timing matches onset\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-08\n2. **Inspect**: Verify showerhead centering (spec: ±0.5mm)\n3. **Re-install**: If offset, re-seat showerhead with alignment jig\n4. **Validate**: Run gas flow uniformity check\n\n## Prevention Measures\n\n- Add showerhead alignment verification to PM checklist\n- Require gas uniformity qual after showerhead change\n- Document installation procedure with photos\n\n**Severity**: Major\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-4234. Pattern 10-13mm from edge. Yield loss 14%. Defects look like under-etch with residue remaining.\n\nProcess Context: Tool: ETCH-AMAT-02. Recipe: POLY_ETCH_V4. Endpoint detection showing early trigger. RF power 5% below setpoint.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF power delivery degradation\n- RF power 5% below setpoint indicates generator or matching issue\n- Reduced power causing incomplete etch at edges\n- Early endpoint trigger confirms insufficient etch\n\n**Evidence**:\n- Under-etch residue pattern\n- RF power deviation from setpoint\n- Early endpoint detection\n\n## Corrective Actions\n\n1. **Verify**: Check RF generator output on ETCH-AMAT-02\n2. **Calibrate**: If drifted, recalibrate RF power delivery\n3. **Inspect**: Check RF matching network components\n4. **Validate**: Confirm RF power within ±2% of setpoint\n\n## Prevention Measures\n\n- Add RF power delivery to daily health check\n- Set FDC alarm for RF deviation >3%\n- Schedule RF system calibration quarterly\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-4567. Defects 5-8mm from edge. Yield loss 16%. Pattern only on 200mm wafers, 300mm wafers on same tool normal.\n\nProcess Context: Tool: ETCH-TEL-09 (dual-size capable). Recipe: OXIDE_ETCH. 200mm edge ring adapter installed. 300mm uses native configuration.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: 200mm edge ring adapter wear or misalignment\n- 200mm adapter specific to this wafer size\n- 300mm normal confirms tool base condition OK\n- Adapter may be worn or not properly seated\n\n**Correlation**:\n- Only 200mm wafers affected\n- 300mm wafers rule out general tool issue\n\n## Corrective Actions\n\n1. **Inspect**: Check 200mm edge ring adapter P/N 715-2200\n2. **Verify**: Confirm adapter seating and centering\n3. **Replace**: If worn >0.3mm, install new adapter\n4. **Validate**: Run 200mm qual wafer for edge uniformity\n\n## Prevention Measures\n\n- Track 200mm adapter usage separately\n- Add adapter inspection to size change procedure\n- Maintain dedicated adapter inventory\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2025-4890. Ring pattern at 9-12mm from edge. Yield loss 22%. Both chambers on cluster tool affected.\n\nProcess Context: Tool: ETCH-LAM-10 (dual chamber). Recipe: METAL_ETCH. Both Chamber A and Chamber B showing identical pattern. Shared transfer module suspect.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Transfer module contamination affecting both chambers\n- Identical pattern in both chambers indicates shared source\n- Transfer module is common element between chambers\n- Particles or contamination in transfer creating edge defects\n\n**Evidence**:\n- Both chambers affected rules out individual chamber issue\n- Transfer module is only shared component\n\n## Corrective Actions\n\n1. **Immediate**: Hold ETCH-LAM-10 both chambers\n2. **Inspect**: Check transfer module for particles/contamination\n3. **Clean**: Wet clean transfer module and robot blade\n4. **Validate**: Run particle monitor wafer through both chambers\n\n## Prevention Measures\n\n- Add transfer module to PM cleaning scope\n- Monitor particle counts in transfer module\n- Track dual-chamber correlation defects\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-5123. Defects 6-10mm from edge. Yield loss 8%. Pattern appears on every third wafer in sequence.\n\nProcess Context: Tool: ETCH-AMAT-11. Recipe: STI_ETCH. Tool has 3 load locks. Load lock 3 shows higher particle count.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Load lock 3 contamination\n- Every third wafer pattern matches load lock 3 cycle\n- Higher particle count in LL3 confirms contamination source\n- Load lock rotation creates predictable defect pattern\n\n**Correlation**:\n- 1st, 4th, 7th wafers (LL3 processed) affected\n- 2nd, 3rd, 5th, 6th (LL1, LL2) normal\n\n## Corrective Actions\n\n1. **Immediate**: Take load lock 3 offline\n2. **Clean**: Wet clean LL3 interior and door seal\n3. **Verify**: Particle monitor in LL3 shows <5 particles >0.1µm\n4. **Validate**: Resume and verify no pattern\n\n## Prevention Measures\n\n- Add per-load-lock particle monitoring\n- Include all load locks in PM scope\n- Track load lock specific defect correlation\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-5456. Pattern 7-11mm from edge. Yield loss 17%. Defects started after facility power fluctuation event.\n\nProcess Context: Tool: ETCH-TEL-04. Recipe: POLY_GATE. UPS event logged 2 hours before lot started. RF calibration may have shifted.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF calibration drift from power event\n- UPS event may have caused RF system reset or drift\n- Power fluctuation can affect RF matching network state\n- Defect onset after power event confirms correlation\n\n**Evidence**:\n- UPS event logged before defect onset\n- Edge pattern consistent with RF non-uniformity\n\n## Corrective Actions\n\n1. **Verify**: Check RF calibration state on ETCH-TEL-04\n2. **Recalibrate**: Run RF matching network auto-tune\n3. **Validate**: Process qual wafer for edge uniformity\n4. **Document**: Log power event impact\n\n## Prevention Measures\n\n- Add post-power-event RF verification requirement\n- Configure auto-calibration after UPS events\n- Review UPS capacity for etch tools\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2025-5789. Defects 8-14mm from edge. Yield loss 21%. Only recipes with high bias power affected.\n\nProcess Context: Tool: ETCH-LAM-14. Recipes: HIGH_BIAS_POLY (affected), LOW_BIAS_POLY (normal). Edge ring designed for lower bias conditions.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ring not rated for high bias recipe\n- HIGH_BIAS_POLY exceeds edge ring design limits\n- Accelerated erosion under high bias conditions\n- LOW_BIAS normal confirms recipe-dependent issue\n\n**Evidence**:\n- Only high bias recipes affected\n- Edge ring operating beyond design envelope\n\n## Corrective Actions\n\n1. **Review**: Check edge ring specifications vs HIGH_BIAS_POLY requirements\n2. **Upgrade**: Install high-bias-rated edge ring P/N 715-4501\n3. **Validate**: Process qual wafer at high bias conditions\n\n## Prevention Measures\n\n- Match consumable specs to recipe requirements\n- Add recipe-to-hardware compatibility check\n- Document hardware requirements per recipe\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-6012. Ring pattern 5-9mm from edge. Yield loss 13%. Defects correlate with plasma instability events in log.\n\nProcess Context: Tool: ETCH-AMAT-05. Recipe: CONTACT_ETCH. FDC log shows 12 plasma instability events during lot processing. Reflected power spikes noted.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF matching network degradation\n- Reflected power spikes indicate impedance mismatch\n- 12 plasma instability events confirm matching issues\n- Edge most sensitive to plasma uniformity variations\n\n**Evidence**:\n- FDC logs showing multiple instability events\n- Reflected power spikes during processing\n\n## Corrective Actions\n\n1. **Immediate**: Take ETCH-AMAT-05 offline\n2. **Diagnose**: Run RF matching network diagnostics\n3. **Replace**: If capacitors degraded, replace matching network P/N 0190-B3456\n4. **Validate**: Confirm reflected power <5% during process\n\n## Prevention Measures\n\n- Set FDC alarm for plasma instability events >3 per lot\n- Add reflected power trending to monitoring\n- Schedule matching network inspection quarterly\n\n**Severity**: Critical\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-6345. Defects 10-12mm from edge. Yield loss 9%. Tool recently qualified after extended maintenance.\n\nProcess Context: Tool: ETCH-TEL-06. Recipe: OXIDE_ETCH. Came out of 2-week maintenance. Qual wafers passed but production seeing edge issues.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete qualification after maintenance\n- 2-week maintenance significant scope\n- Qual wafers may not have been representative\n- Production conditions revealing edge sensitivity\n\n**Evidence**:\n- Recent extended maintenance\n- Qual passed but production failing\n- Edge issues suggest chamber not fully stabilized\n\n## Corrective Actions\n\n1. **Review**: Check qual wafer recipe vs production recipe\n2. **Extend**: Run additional 20 seasoning wafers\n3. **Validate**: Re-run qual with production recipe and conditions\n4. **Monitor**: Track next 3 lots closely\n\n## Prevention Measures\n\n- Require qual using production recipes\n- Extend seasoning after major maintenance\n- Add edge uniformity to qual criteria\n\n**Severity**: Major\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2025-6678. Pattern 6-8mm from edge. Yield loss 23%. Defects appear as micro-masking with grass-like structures.\n\nProcess Context: Tool: ETCH-LAM-15. Recipe: POLY_ETCH. Polymer buildup visible on chamber walls. Chamber clean overdue by 200 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive polymer buildup from overdue clean\n- Chamber clean overdue by 200 RF-hours\n- Polymer flaking from walls causing micro-masking\n- Grass-like structures indicate redeposited polymer\n\n**Evidence**:\n- Visible polymer on chamber walls\n- Overdue maintenance schedule\n- Micro-masking pattern at edges\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-15\n2. **Clean**: Perform full chamber wet clean\n3. **Inspect**: Verify walls free of polymer buildup\n4. **Season**: Run 8 conditioning wafers\n5. **Validate**: Confirm no micro-masking on qual wafer\n\n## Prevention Measures\n\n- Enforce chamber clean schedule (no overruns)\n- Add polymer buildup to visual inspection\n- Set hard stop in MES at clean limit\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-6901. Defects 9-11mm from edge. Yield loss 11%. Defects only on first wafer of each cassette.\n\nProcess Context: Tool: ETCH-AMAT-07. Recipe: STI_ETCH_V3. First-wafer effect observed. Chamber cools between cassettes.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: First-wafer thermal transient\n- Chamber temperature drops between cassettes\n- First wafer experiences thermal non-uniformity\n- Edge more sensitive to temperature variations\n\n**Correlation**:\n- Only first wafer of each cassette affected\n- Subsequent wafers normal after chamber stabilizes\n\n## Corrective Actions\n\n1. **Implement**: Add dummy wafer at start of each cassette\n2. **Verify**: Confirm chamber temp stable before production wafer\n3. **Validate**: Monitor first-wafer yield improvement\n\n## Prevention Measures\n\n- Add first-wafer dummy to standard practice\n- Reduce idle time between cassettes\n- Add chamber temp verification before first wafer\n\n**Severity**: Minor\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-7234. Ring pattern 7-10mm from edge. Yield loss 14%. Pattern appeared after wafer notch orientation change.\n\nProcess Context: Tool: ETCH-TEL-08. Recipe: METAL_ETCH. Wafer notch angle changed from 0° to 45° for new process. Edge etch now non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber asymmetry exposed by notch rotation\n- 45° notch orientation exposes chamber asymmetry\n- Original 0° orientation may have masked edge non-uniformity\n- Chamber gas flow or RF field has angular dependence\n\n**Evidence**:\n- Defect onset matches notch orientation change\n- Pattern indicates directional chamber asymmetry\n\n## Corrective Actions\n\n1. **Characterize**: Run DOE for edge uniformity vs orientation\n2. **Optimize**: Adjust gas flow to reduce asymmetry\n3. **Alternative**: Consider keeping 0° orientation if process allows\n4. **Validate**: Confirm edge uniformity <5% at 45° orientation\n\n## Prevention Measures\n\n- Qualify chamber for all notch orientations\n- Document orientation sensitivity per tool\n- Add orientation to recipe matching criteria\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2025-7567. Defects 8-12mm from edge. Yield loss 18%. Defects have chemical stain appearance.\n\nProcess Context: Tool: ETCH-LAM-16. Recipe: CONTACT_ETCH. Wet clean step follows etch. DI water quality showing elevated particles at edge rinse nozzle.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: DI water contamination at edge rinse\n- Elevated particles in edge rinse nozzle\n- Chemical stain indicates incomplete rinse or contaminated water\n- Edge rinse specific issue explains ring pattern\n\n**Evidence**:\n- Chemical stain appearance confirms wet process issue\n- Particle count elevated at edge nozzle\n\n## Corrective Actions\n\n1. **Verify**: Check DI water quality at edge rinse (spec: >18 MΩ·cm)\n2. **Clean**: Flush and clean edge rinse nozzle\n3. **Replace**: If nozzle clogged, replace P/N 123-4567\n4. **Validate**: Confirm DI water particle count <50/mL\n\n## Prevention Measures\n\n- Add per-nozzle DI water monitoring\n- Include nozzle inspection in PM\n- Track edge rinse effectiveness\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-7890. Defects 5-7mm from edge. Yield loss 12%. Defects look like thin film delamination.\n\nProcess Context: Tool: ETCH-AMAT-10. Recipe: GATE_ETCH. Previous CVD step had edge thickness variation. Incoming wafer stress may be factor.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incoming film stress causing edge delamination\n- CVD edge thickness variation creating stress gradient\n- Etch process exacerbating stress-induced delamination\n- Edge most susceptible due to film thickness variation\n\n**Evidence**:\n- Delamination pattern at edge\n- Previous CVD had edge thickness variation\n\n## Corrective Actions\n\n1. **Review**: Check incoming CVD edge thickness specs\n2. **Coordinate**: Work with CVD team to improve edge uniformity\n3. **Screen**: Add incoming edge thickness inspection\n4. **Validate**: Process lot with improved CVD uniformity\n\n## Prevention Measures\n\n- Add edge thickness to incoming inspection\n- Coordinate specs between CVD and etch\n- Track edge delamination correlation to incoming film\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-8123. Ring pattern 11-14mm from edge. Yield loss 20%. Pattern only on HVM (high volume mfg) recipe, R&D recipe normal.\n\nProcess Context: Tool: ETCH-TEL-10. Recipes: HVM_POLY (affected), RD_POLY (normal). HVM recipe has tighter process window.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HVM recipe edge sensitivity beyond chamber capability\n- HVM recipe tighter specs expose chamber limitations\n- R&D recipe more tolerant of edge variations\n- Chamber marginal for HVM requirements\n\n**Evidence**:\n- Only HVM recipe affected\n- R&D recipe normal on same tool\n- HVM has stricter uniformity requirements\n\n## Corrective Actions\n\n1. **Analyze**: Compare HVM vs RD edge sensitivity requirements\n2. **Optimize**: Tune HVM recipe for better edge margin\n3. **Alternative**: Consider dedicated tool for HVM\n4. **Validate**: Confirm HVM edge uniformity meets spec\n\n## Prevention Measures\n\n- Match tool capability to recipe requirements\n- Add edge sensitivity to recipe qualification\n- Document tool-to-recipe compatibility matrix\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2025-8456. Defects 6-9mm from edge. Yield loss 15%. Tool A affected, Tool B (identical model) normal.\n\nProcess Context: Tools: ETCH-LAM-17 (affected), ETCH-LAM-18 (normal). Same recipe, same lot split between tools. Tools are matched set.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Tool-to-tool matching drift\n- ETCH-LAM-17 has drifted from matched state with ETCH-LAM-18\n- Same recipe and lot rules out recipe/material issues\n- Tool-specific hardware or calibration difference\n\n**Correlation**:\n- Same lot split between tools\n- Only LAM-17 affected confirms tool-specific issue\n\n## Corrective Actions\n\n1. **Compare**: Run matching wafers on both tools\n2. **Identify**: Find parameter differences (RF, pressure, temperature)\n3. **Calibrate**: Re-match ETCH-LAM-17 to ETCH-LAM-18 baseline\n4. **Validate**: Confirm matching within ±3% for all parameters\n\n## Prevention Measures\n\n- Run weekly tool matching monitors\n- Track tool-to-tool delta trends\n- Set matching drift alarm limits\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-8789. Defects 8-11mm from edge. Yield loss 19%. Pattern severity varies by wafer - some wafers worse than others.\n\nProcess Context: Tool: ETCH-AMAT-12. Recipe: OXIDE_ETCH. ESC He backside pressure showing slow drift. Pressure varying from wafer to wafer.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC helium leak causing variable thermal contact\n- He backside pressure drifting indicates ESC seal degradation\n- Variable pressure = variable thermal uniformity\n- Wafer-to-wafer variation matches He pressure variation\n\n**Evidence**:\n- He pressure not stable between wafers\n- Defect severity correlates with pressure readings\n\n## Corrective Actions\n\n1. **Immediate**: Check ESC seal condition on ETCH-AMAT-12\n2. **Replace**: Install new ESC seal P/N 0021-A7890\n3. **Verify**: Confirm He pressure stable at 15 Torr ±1\n4. **Validate**: Process qual wafers, verify consistent edge uniformity\n\n## Prevention Measures\n\n- Add He pressure stability to FDC monitoring\n- Set alarm for pressure variation >2 Torr\n- Schedule ESC seal replacement per vendor recommendation\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-9012. Ring pattern 7-9mm from edge. Yield loss 10%. Defects only at 12 o'clock and 6 o'clock positions.\n\nProcess Context: Tool: ETCH-TEL-11. Recipe: POLY_GATE. Gas injection from two opposing ports. Port positions match defect locations.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas injection port non-uniformity\n- Defects at 12 and 6 o'clock match gas port positions\n- Ports may have unequal flow or be partially blocked\n- Creates localized edge non-uniformity at injection points\n\n**Evidence**:\n- Defect positions align with gas port locations\n- Pattern symmetry matches dual-port configuration\n\n## Corrective Actions\n\n1. **Inspect**: Check both gas injection ports on ETCH-TEL-11\n2. **Clean**: Clear any blockage or deposits\n3. **Balance**: Verify equal flow from both ports\n4. **Validate**: Run uniformity wafer, confirm no positional pattern\n\n## Prevention Measures\n\n- Add port inspection to PM checklist\n- Monitor gas flow balance between ports\n- Clean ports at defined interval\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2025-9345. Defects 9-13mm from edge. Yield loss 16%. Defects started after Ar gas bottle change.\n\nProcess Context: Tool: ETCH-LAM-19. Recipe: METAL_ETCH. New Ar gas bottle installed yesterday. Gas purity certification shows 99.999% (same spec as previous).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture or contamination in gas line after bottle change\n- Bottle change may have introduced moisture to gas line\n- Even brief air exposure during change can cause contamination\n- Purity cert OK but line may be contaminated\n\n**Evidence**:\n- Defect onset immediately after bottle change\n- Same spec bottle rules out inherent gas quality issue\n\n## Corrective Actions\n\n1. **Purge**: Extended purge of Ar gas line (2x normal)\n2. **Verify**: Check inline moisture monitor reading\n3. **Replace**: If moisture elevated, replace line filter\n4. **Validate**: Process test wafer, verify no edge defects\n\n## Prevention Measures\n\n- Require extended purge after bottle change\n- Add moisture check to bottle change procedure\n- Use dedicated change procedure for critical gases\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-9678. Defects 5-8mm from edge. Yield loss 25%. All lots on this tool affected this week.\n\nProcess Context: Tool: ETCH-AMAT-13. Recipe: STI_ETCH. O-ring replacement scheduled but postponed due to production pressure. RF-hours: 3,100.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Deferred O-ring replacement causing chronic edge defects\n- RF-hours at 3,100 far exceeds 2,500 hour limit\n- All lots affected this week confirms persistent issue\n- Postponed PM creating ongoing yield loss\n\n**Evidence**:\n- Known PM overdue\n- All recent lots showing same pattern\n- RF-hours 24% beyond limit\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-13 (no exceptions)\n2. **Replace**: Install O-ring P/N 839-0127\n3. **Leak check**: Verify <1 mTorr/min\n4. **Validate**: Qual wafer before production release\n\n## Prevention Measures\n\n- **Critical**: Never defer safety/quality PMs for production\n- Set hard stop in scheduler at RF-hour limits\n- Escalate PM conflicts to management\n- Calculate true cost of deferred PM vs yield loss\n\n**Severity**: Critical\n**Yield Impact**: 25%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-9901. Ring pattern 10-14mm from edge. Yield loss 13%. Defects appear after overnight idle, clear after 2-3 wafers.\n\nProcess Context: Tool: ETCH-TEL-12. Recipe: CONTACT_ETCH. Chamber idle overnight 12+ hours. No auto-conditioning configured.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber deconditioning during overnight idle\n- 12+ hour idle allows seasoning degradation\n- First wafers reconditioning the chamber\n- No auto-conditioning means manual recovery needed\n\n**Evidence**:\n- Pattern appears after overnight idle\n- Clears after 2-3 wafers (conditioning effect)\n- Repeatable pattern each morning\n\n## Corrective Actions\n\n1. **Immediate**: Run 3 dummy wafers each morning before production\n2. **Configure**: Set up auto-conditioning recipe for extended idle\n3. **Validate**: Verify no edge defects on first production wafer\n\n## Prevention Measures\n\n- Implement auto-conditioning for idle >8 hours\n- Add idle time to shift handoff checklist\n- Schedule seasoning wafers for start of each shift\n\n**Severity**: Minor\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2024-0234. Defects 7-10mm from edge. Yield loss 17%. Pattern appeared after seismic sensor triggered.\n\nProcess Context: Tool: ETCH-LAM-20. Recipe: POLY_ETCH. Minor earthquake registered 6 hours before lot. Seismic interlock triggered but reset. Tool alignment suspect.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Tool misalignment from seismic event\n- Earthquake may have shifted sensitive alignments\n- Seismic interlock triggered indicates significant event\n- Edge defects suggest chuck or gas distribution shifted\n\n**Evidence**:\n- Seismic event logged before defect onset\n- Interlock triggered indicating motion detected\n\n## Corrective Actions\n\n1. **Verify**: Check all mechanical alignments on ETCH-LAM-20\n2. **Calibrate**: Run full alignment verification procedure\n3. **Test**: Process alignment verification wafers\n4. **Validate**: Confirm edge uniformity restored\n\n## Prevention Measures\n\n- Require full tool qual after seismic events\n- Add post-seismic checklist to procedures\n- Consider seismic isolation for critical tools\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0567. Defects 6-11mm from edge. Yield loss 14%. Only second chamber of dual-chamber tool affected.\n\nProcess Context: Tool: ETCH-AMAT-14 (dual chamber). Chamber A: normal. Chamber B: edge defects. Both chambers use same recipe. Chamber B had PM last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber B post-PM issue\n- Chamber A normal rules out recipe/material issues\n- Chamber B PM last week correlates with defect onset\n- PM may have introduced configuration difference\n\n**Evidence**:\n- Only Chamber B affected\n- Recent PM on Chamber B\n- Same recipe on both chambers\n\n## Corrective Actions\n\n1. **Compare**: Review PM actions on Chamber B vs Chamber A baseline\n2. **Verify**: Check all consumable installations in Chamber B\n3. **Match**: Re-verify Chamber B matches Chamber A\n4. **Validate**: Run matching wafers on both chambers\n\n## Prevention Measures\n\n- Require chamber matching verification after PM\n- Document all PM actions for comparison\n- Run qual wafers immediately after PM\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-0890. Ring pattern 8-12mm from edge. Yield loss 21%. Defects correlate with high humidity day (85% RH fab ambient).\n\nProcess Context: Tool: ETCH-TEL-13. Recipe: OXIDE_ETCH. HVAC system struggled on high humidity day. Mini-environment showing elevated moisture.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture contamination on high humidity day\n- Fab ambient 85% RH overwhelmed HVAC capacity\n- Mini-environment moisture affecting wafer edge\n- Edge most susceptible to moisture-induced defects\n\n**Evidence**:\n- High humidity day correlates with defect onset\n- Mini-environment moisture elevated\n- HVAC system at capacity limit\n\n## Corrective Actions\n\n1. **Immediate**: Verify HVAC restored to spec (<45% RH)\n2. **Purge**: Extended N2 purge of mini-environment\n3. **Monitor**: Check moisture levels before resuming\n4. **Validate**: Process test wafer when humidity controlled\n\n## Prevention Measures\n\n- Add humidity excursion alerts\n- Upgrade HVAC capacity for peak humidity days\n- Implement production hold for RH >60%\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2024-1123. Defects 5-9mm from edge. Yield loss 11%. Pattern visible only on back-side inspection.\n\nProcess Context: Tool: ETCH-LAM-21. Recipe: STI_ETCH. Focus ring has backside contact point. ESC showing backside He leak.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC backside seal leaking at edge\n- He leak at ESC edge creating backside damage\n- Focus ring contact point may be compromised\n- Backside-only defects confirm underneath contact issue\n\n**Evidence**:\n- Defects on backside only\n- ESC He leak detected\n- Focus ring contact point location\n\n## Corrective Actions\n\n1. **Verify**: Check ESC backside seal condition\n2. **Inspect**: Examine focus ring contact surface\n3. **Replace**: ESC edge seal P/N 0021-B5678\n4. **Validate**: Confirm He pressure stable, no backside defects\n\n## Prevention Measures\n\n- Add backside inspection to qual routine\n- Monitor He leak rate trends\n- Include ESC seal in PM scope\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-1456. Defects 9-14mm from edge. Yield loss 18%. Tool was recently relocated from adjacent fab bay.\n\nProcess Context: Tool: ETCH-AMAT-15. Recipe: METAL_ETCH. Tool moved and reinstalled last month. Full qual passed but edge uniformity marginal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Tool relocation affecting edge uniformity\n- Tool move may have affected leveling or alignment\n- New facility connections may differ slightly\n- Marginal qual suggests edge sensitivity to setup\n\n**Evidence**:\n- Recent tool relocation\n- Qual passed but marginal on edge uniformity\n- Production now showing edge failures\n\n## Corrective Actions\n\n1. **Re-level**: Verify tool leveling at new location\n2. **Check**: Confirm all utility connections matched to spec\n3. **Optimize**: Tune recipe for edge uniformity at new location\n4. **Validate**: Re-qual with stricter edge criteria\n\n## Prevention Measures\n\n- Add edge uniformity emphasis to relocation qual\n- Document baseline before and after move\n- Allow longer stabilization period after move\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-1789. Ring pattern 6-10mm from edge. Yield loss 15%. Defects match signature from ETCH-LAM-22, but lot was processed on ETCH-LAM-23.\n\nProcess Context: Tool: ETCH-LAM-23. But wafer map signature matches known ETCH-LAM-22 pattern. Lot routing history shows incorrect tool assignment in MES.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: MES tool routing error - wrong tool recorded\n- Wafers actually processed on ETCH-LAM-22 (not LAM-23)\n- MES recorded wrong tool assignment\n- Known LAM-22 edge issue affecting this lot\n\n**Evidence**:\n- Defect signature matches LAM-22 not LAM-23\n- MES routing discrepancy suspected\n\n## Corrective Actions\n\n1. **Verify**: Check actual tool processing records\n2. **Correct**: Update MES lot history with correct tool\n3. **Fix**: Address known edge issue on ETCH-LAM-22\n4. **Validate**: Confirm correct routing for future lots\n\n## Prevention Measures\n\n- Add tool ID verification at load/unload\n- Implement tool barcode scanning\n- Audit routing accuracy regularly\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2024-2012. Defects 7-11mm from edge. Yield loss 22%. Only production wafers affected, monitor wafers from same lot normal.\n\nProcess Context: Tool: ETCH-TEL-14. Recipe: POLY_GATE. Monitor wafers are blanket films. Production wafers have device patterns.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pattern-dependent loading effect at edge\n- Production wafers with patterns have different etch loading\n- Blanket monitor wafers don't expose loading effect\n- Edge etch rate sensitive to pattern density\n\n**Evidence**:\n- Only patterned production wafers affected\n- Blanket monitors normal\n- Same recipe and tool\n\n## Corrective Actions\n\n1. **Analyze**: Characterize etch loading vs pattern density\n2. **Adjust**: Modify recipe for edge loading compensation\n3. **Test**: Use patterned monitor wafers for qualification\n4. **Validate**: Confirm production wafers meet edge uniformity\n\n## Prevention Measures\n\n- Use patterned monitors for process qual\n- Add loading effect compensation to recipe\n- Document pattern sensitivity per recipe\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-2345. Defects 8-13mm from edge. Yield loss 16%. Defects started after recipe revision for yield improvement.\n\nProcess Context: Tool: ETCH-LAM-24. Recipe: CONTACT_V3 (updated from V2). V3 has modified edge exclusion zone. V2 had no edge issues.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe revision reduced edge margin\n- V3 modified edge exclusion zone settings\n- Changes intended for yield improvement affected edge uniformity\n- V2 normal confirms change introduced defect\n\n**Evidence**:\n- Defect onset matches recipe revision\n- V2 had no edge issues\n- Edge exclusion zone was modified\n\n## Corrective Actions\n\n1. **Review**: Compare V2 vs V3 edge exclusion settings\n2. **Revert**: Restore V2 edge exclusion zone values\n3. **Test**: Process test wafer with hybrid settings\n4. **Validate**: Achieve yield improvement without edge impact\n\n## Prevention Measures\n\n- Require edge uniformity check for recipe changes\n- Test recipe revisions with edge-sensitive wafers\n- Document all parameter changes and impacts\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-2678. Ring pattern 5-8mm from edge. Yield loss 19%. Tool has been intermittently showing this issue for 2 weeks.\n\nProcess Context: Tool: ETCH-AMAT-16. Recipe: OXIDE_ETCH. Intermittent edge defects. Maintenance attempted 3 times. Root cause still not found.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Systematic investigation needed - intermittent root cause\n- 3 maintenance attempts unsuccessful indicates complex issue\n- Intermittent nature suggests variable condition\n- Need comprehensive diagnostic approach\n\n**Recommended Investigation**:\n1. Collect FDC data from all affected vs unaffected lots\n2. Correlate with environmental conditions (humidity, temp)\n3. Check for pattern with time of day or shift\n4. Review all replaced components for common thread\n\n## Corrective Actions\n\n1. **Data**: Compile comprehensive FDC analysis\n2. **DOE**: Run controlled experiments isolating variables\n3. **Escalate**: Engage vendor support for diagnosis\n4. **Backup**: Route critical lots to alternate tool\n\n## Prevention Measures\n\n- Document all troubleshooting attempts\n- Use structured problem-solving methodology\n- Set up enhanced monitoring during investigation\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2024-2901. Defects 10-15mm from edge. Yield loss 12%. Defects only on 450mm development wafers, 300mm production normal.\n\nProcess Context: Tool: ETCH-TEL-15 (450mm development). Recipe: 450_POLY_DEV. First lots on new 450mm platform. Edge hardware scaled from 300mm design.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: 450mm edge hardware scaling inadequate\n- Edge ring scaled from 300mm may not be optimal for 450mm\n- Larger wafer diameter exposes edge non-uniformity\n- Development platform still being optimized\n\n**Evidence**:\n- Only 450mm wafers affected\n- 300mm production normal\n- Edge hardware derived from 300mm design\n\n## Corrective Actions\n\n1. **Analyze**: Characterize 450mm edge uniformity profile\n2. **Redesign**: Work with vendor on 450mm-specific edge ring\n3. **Optimize**: Tune recipe for 450mm edge compensation\n4. **Validate**: Qual with 450mm-specific edge criteria\n\n## Prevention Measures\n\n- Develop 450mm-specific consumables\n- Don't assume 300mm scaling works for 450mm\n- Collaborate with equipment vendor on development\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-3234. Defects 6-9mm from edge. Yield loss 20%. Defects appeared after new photoresist supplier qualified.\n\nProcess Context: Tool: ETCH-LAM-25. Recipe: GATE_ETCH. New PR supplier qualified last month. PR edge coverage may differ from previous supplier.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New photoresist edge coverage difference\n- New supplier PR may have different edge flow characteristics\n- Edge coverage affects etch mask protection\n- Previous supplier PR had better edge margin\n\n**Evidence**:\n- Defect onset matches new supplier qualification\n- Same etch recipe with different results\n- Edge specific indicates mask coverage issue\n\n## Corrective Actions\n\n1. **Compare**: Analyze edge coverage - new vs old PR\n2. **Adjust**: Modify spin coat recipe for new PR edge flow\n3. **Test**: Optimize EBR for new PR characteristics\n4. **Validate**: Confirm edge protection adequate with new PR\n\n## Prevention Measures\n\n- Include edge coverage in PR qualification criteria\n- Test new materials at edge-sensitive processes\n- Maintain backup supply of previous PR\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3567. Ring pattern 8-12mm from edge. Yield loss 14%. Defects appear random in occurrence - 3 lots OK, then 1 lot bad.\n\nProcess Context: Tool: ETCH-AMAT-17. Recipe: STI_ETCH. Pattern seems random. No obvious correlation to PM, shift, or recipe. Multiple factors suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Multi-factor interaction causing intermittent defects\n- Random occurrence suggests multiple contributing factors\n- Single root cause unlikely given pattern\n- May require multivariate analysis\n\n**Possible Contributing Factors**:\n- Chamber conditioning state\n- Incoming wafer variation\n- Gas flow fluctuations\n- Temperature variations\n\n## Corrective Actions\n\n1. **Collect**: Enhanced data collection on next 20 lots\n2. **Analyze**: Multivariate statistical analysis\n3. **Identify**: Find factor combinations causing defects\n4. **Control**: Tighten limits on identified factors\n\n## Prevention Measures\n\n- Implement enhanced FDC monitoring\n- Use statistical process control for early detection\n- Document all environmental conditions\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2024-3890. Defects 7-10mm from edge. Yield loss 17%. Same tool, same recipe as yesterday - yesterday was clean.\n\nProcess Context: Tool: ETCH-TEL-16. Recipe: CONTACT_ETCH. No changes between yesterday and today. Only difference is operator (trainee vs experienced).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator procedure variation\n- Only variable is operator change (trainee today)\n- Trainee may have subtle procedure differences\n- Possible loading, alignment, or parameter entry variation\n\n**Evidence**:\n- Yesterday clean with experienced operator\n- Today defective with trainee\n- No other variables changed\n\n## Corrective Actions\n\n1. **Observe**: Watch trainee perform wafer load/processing\n2. **Identify**: Find procedure deviation from standard\n3. **Correct**: Retrain on proper procedure\n4. **Verify**: Supervise next lot processing\n\n## Prevention Measures\n\n- Require supervision during training period\n- Standardize and document all procedures\n- Add operator certification checkpoints\n\n**Severity**: Major\n**Yield Impact**: 17%"
  }
]

