<profile>

<section name = "Vivado HLS Report for 'simd_mac_DSP2'" level="0">
<item name = "Date">Tue May 10 21:16:35 2022
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">ultra_core</item>
<item name = "Solution">ultracore_125</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 3.313 ns, 0.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 3, 12.000 ns, 12.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, 0, 0, 282, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 420, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ultra_net_ama_adddQK_U721">ultra_net_ama_adddQK, i0 + (i1 + i2) * i3</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln1352_1_fu_154_p2">*, 0, 0, 33, 23, 4</column>
<column name="mul_ln1352_2_fu_226_p2">*, 0, 0, 33, 23, 4</column>
<column name="mul_ln1352_3_fu_242_p2">*, 0, 0, 33, 23, 4</column>
<column name="add_ln647_1_fu_277_p2">+, 0, 0, 18, 14, 14</column>
<column name="add_ln647_fu_273_p2">+, 0, 0, 18, 14, 14</column>
<column name="add_ln68_1_fu_142_p2">+, 0, 0, 30, 23, 23</column>
<column name="add_ln68_2_fu_174_p2">+, 0, 0, 30, 23, 23</column>
<column name="add_ln68_3_fu_194_p2">+, 0, 0, 30, 23, 23</column>
<column name="add_ln700_1_fu_261_p2">+, 0, 0, 18, 28, 28</column>
<column name="add_ln700_2_fu_267_p2">+, 0, 0, 18, 28, 28</column>
<column name="add_ln78_fu_308_p2">+, 0, 0, 21, 14, 14</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_return_0">9, 2, 14, 28</column>
<column name="ap_return_1">9, 2, 14, 28</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln68_1_reg_386">23, 0, 23, 0</column>
<column name="add_ln68_2_reg_396">23, 0, 23, 0</column>
<column name="add_ln68_3_reg_401">23, 0, 23, 0</column>
<column name="add_ln700_reg_406">27, 0, 27, 0</column>
<column name="ap_ce_reg">1, 0, 1, 0</column>
<column name="ap_return_0_int_reg">14, 0, 14, 0</column>
<column name="ap_return_1_int_reg">14, 0, 14, 0</column>
<column name="invec_0_V_read_1_reg_381">4, 0, 4, 0</column>
<column name="invec_0_V_read_1_reg_381_pp0_iter1_reg">4, 0, 4, 0</column>
<column name="invec_0_V_read_int_reg">4, 0, 4, 0</column>
<column name="invec_1_V_read_1_reg_376">4, 0, 4, 0</column>
<column name="invec_1_V_read_int_reg">4, 0, 4, 0</column>
<column name="invec_2_V_read_1_reg_371">4, 0, 4, 0</column>
<column name="invec_2_V_read_1_reg_371_pp0_iter1_reg">4, 0, 4, 0</column>
<column name="invec_2_V_read_int_reg">4, 0, 4, 0</column>
<column name="invec_3_V_read_1_reg_366">4, 0, 4, 0</column>
<column name="invec_3_V_read_1_reg_366_pp0_iter1_reg">4, 0, 4, 0</column>
<column name="invec_3_V_read_int_reg">4, 0, 4, 0</column>
<column name="mul_ln1352_1_reg_391">27, 0, 27, 0</column>
<column name="mul_ln1352_2_reg_416">27, 0, 27, 0</column>
<column name="mul_ln1352_3_reg_426">27, 0, 27, 0</column>
<column name="trunc_ln68_1_reg_431">14, 0, 14, 0</column>
<column name="trunc_ln68_reg_421">14, 0, 14, 0</column>
<column name="trunc_ln700_reg_411">14, 0, 14, 0</column>
<column name="w0vec_0_V_read_1_reg_361">8, 0, 8, 0</column>
<column name="w0vec_0_V_read_1_reg_361_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="w0vec_0_V_read_int_reg">8, 0, 8, 0</column>
<column name="w0vec_1_V_read_int_reg">8, 0, 8, 0</column>
<column name="w0vec_2_V_read_1_reg_356">8, 0, 8, 0</column>
<column name="w0vec_2_V_read_int_reg">8, 0, 8, 0</column>
<column name="w0vec_3_V_read_1_reg_351">8, 0, 8, 0</column>
<column name="w0vec_3_V_read_int_reg">8, 0, 8, 0</column>
<column name="w1vec_0_V_read_1_reg_346">8, 0, 8, 0</column>
<column name="w1vec_0_V_read_1_reg_346_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="w1vec_0_V_read_int_reg">8, 0, 8, 0</column>
<column name="w1vec_1_V_read_int_reg">8, 0, 8, 0</column>
<column name="w1vec_2_V_read_1_reg_341">8, 0, 8, 0</column>
<column name="w1vec_2_V_read_int_reg">8, 0, 8, 0</column>
<column name="w1vec_3_V_read_1_reg_336">8, 0, 8, 0</column>
<column name="w1vec_3_V_read_int_reg">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, simd_mac_DSP2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, simd_mac_DSP2, return value</column>
<column name="ap_return_0">out, 14, ap_ctrl_hs, simd_mac_DSP2, return value</column>
<column name="ap_return_1">out, 14, ap_ctrl_hs, simd_mac_DSP2, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, simd_mac_DSP2, return value</column>
<column name="invec_0_V_read">in, 4, ap_none, invec_0_V_read, scalar</column>
<column name="invec_1_V_read">in, 4, ap_none, invec_1_V_read, scalar</column>
<column name="invec_2_V_read">in, 4, ap_none, invec_2_V_read, scalar</column>
<column name="invec_3_V_read">in, 4, ap_none, invec_3_V_read, scalar</column>
<column name="w0vec_0_V_read">in, 8, ap_none, w0vec_0_V_read, scalar</column>
<column name="w0vec_1_V_read">in, 8, ap_none, w0vec_1_V_read, scalar</column>
<column name="w0vec_2_V_read">in, 8, ap_none, w0vec_2_V_read, scalar</column>
<column name="w0vec_3_V_read">in, 8, ap_none, w0vec_3_V_read, scalar</column>
<column name="w1vec_0_V_read">in, 8, ap_none, w1vec_0_V_read, scalar</column>
<column name="w1vec_1_V_read">in, 8, ap_none, w1vec_1_V_read, scalar</column>
<column name="w1vec_2_V_read">in, 8, ap_none, w1vec_2_V_read, scalar</column>
<column name="w1vec_3_V_read">in, 8, ap_none, w1vec_3_V_read, scalar</column>
</table>
</item>
</section>
</profile>
