

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_2'
================================================================
* Date:           Wed Nov  1 16:45:14 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65027|    65027|  0.650 ms|  0.650 ms|  65027|  65027|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    65025|    65025|         2|          1|          1|  65025|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     50|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      19|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      19|     95|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_60_fu_91_p2          |         +|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond2_fu_85_p2         |      icmp|   0|  0|  23|          16|          10|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  50|          34|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|   16|         32|
    |empty_fu_48              |   9|          2|   16|         32|
    |o_blk_n_W                |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   35|         70|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_fu_48              |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_2|  return value|
|m_axi_o_AWVALID   |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_AWREADY   |   in|    1|       m_axi|                 o|       pointer|
|m_axi_o_AWADDR    |  out|   64|       m_axi|                 o|       pointer|
|m_axi_o_AWID      |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_AWLEN     |  out|   32|       m_axi|                 o|       pointer|
|m_axi_o_AWSIZE    |  out|    3|       m_axi|                 o|       pointer|
|m_axi_o_AWBURST   |  out|    2|       m_axi|                 o|       pointer|
|m_axi_o_AWLOCK    |  out|    2|       m_axi|                 o|       pointer|
|m_axi_o_AWCACHE   |  out|    4|       m_axi|                 o|       pointer|
|m_axi_o_AWPROT    |  out|    3|       m_axi|                 o|       pointer|
|m_axi_o_AWQOS     |  out|    4|       m_axi|                 o|       pointer|
|m_axi_o_AWREGION  |  out|    4|       m_axi|                 o|       pointer|
|m_axi_o_AWUSER    |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_WVALID    |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_WREADY    |   in|    1|       m_axi|                 o|       pointer|
|m_axi_o_WDATA     |  out|   32|       m_axi|                 o|       pointer|
|m_axi_o_WSTRB     |  out|    4|       m_axi|                 o|       pointer|
|m_axi_o_WLAST     |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_WID       |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_WUSER     |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_ARVALID   |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_ARREADY   |   in|    1|       m_axi|                 o|       pointer|
|m_axi_o_ARADDR    |  out|   64|       m_axi|                 o|       pointer|
|m_axi_o_ARID      |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_ARLEN     |  out|   32|       m_axi|                 o|       pointer|
|m_axi_o_ARSIZE    |  out|    3|       m_axi|                 o|       pointer|
|m_axi_o_ARBURST   |  out|    2|       m_axi|                 o|       pointer|
|m_axi_o_ARLOCK    |  out|    2|       m_axi|                 o|       pointer|
|m_axi_o_ARCACHE   |  out|    4|       m_axi|                 o|       pointer|
|m_axi_o_ARPROT    |  out|    3|       m_axi|                 o|       pointer|
|m_axi_o_ARQOS     |  out|    4|       m_axi|                 o|       pointer|
|m_axi_o_ARREGION  |  out|    4|       m_axi|                 o|       pointer|
|m_axi_o_ARUSER    |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_RVALID    |   in|    1|       m_axi|                 o|       pointer|
|m_axi_o_RREADY    |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_RDATA     |   in|   32|       m_axi|                 o|       pointer|
|m_axi_o_RLAST     |   in|    1|       m_axi|                 o|       pointer|
|m_axi_o_RID       |   in|    1|       m_axi|                 o|       pointer|
|m_axi_o_RFIFONUM  |   in|   13|       m_axi|                 o|       pointer|
|m_axi_o_RUSER     |   in|    1|       m_axi|                 o|       pointer|
|m_axi_o_RRESP     |   in|    2|       m_axi|                 o|       pointer|
|m_axi_o_BVALID    |   in|    1|       m_axi|                 o|       pointer|
|m_axi_o_BREADY    |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_BRESP     |   in|    2|       m_axi|                 o|       pointer|
|m_axi_o_BID       |   in|    1|       m_axi|                 o|       pointer|
|m_axi_o_BUSER     |   in|    1|       m_axi|                 o|       pointer|
|sext_ln39         |   in|   62|     ap_none|         sext_ln39|        scalar|
+------------------+-----+-----+------------+------------------+--------------+

