{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664257382741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664257382762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 00:43:02 2022 " "Processing started: Tue Sep 27 00:43:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664257382762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257382762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_3 -c lab_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_3 -c lab_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257382762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664257384180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664257384181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/ripple_adder_9.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/ripple_adder_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder_9 " "Found entity 1: ripple_adder_9" {  } { { "385_lab4_adders_provided_fa20/ripple_adder_9.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/ripple_adder_9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257400558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257400558 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/select_adder_low.sv " "Can't analyze file -- file output_files/select_adder_low.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1664257400563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/select_adder_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/select_adder_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 select_adder_4 " "Found entity 1: select_adder_4" {  } { { "output_files/select_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/select_adder_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257400574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257400574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/select_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 select_adder " "Found entity 1: select_adder" {  } { { "385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257400583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257400583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/router.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "385_lab4_adders_provided_fa20/router.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/router.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257400593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257400593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/ripple_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "385_lab4_adders_provided_fa20/ripple_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257400604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257400604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/reg_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/reg_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_17 " "Found entity 1: reg_17" {  } { { "385_lab4_adders_provided_fa20/reg_17.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/reg_17.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257400613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257400613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/lookahead_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookahead_adder " "Found entity 1: lookahead_adder" {  } { { "385_lab4_adders_provided_fa20/lookahead_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/lookahead_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257400623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257400623 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "385_lab4_adders_provided_fa20/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1664257400632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "385_lab4_adders_provided_fa20/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257400634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257400634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "385_lab4_adders_provided_fa20/control.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257400643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257400643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/adder2.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/adder2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder2 " "Found entity 1: adder2" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257400652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257400652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257400655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257400655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file ripple_adder_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder_4 " "Found entity 1: ripple_adder_4" {  } { { "ripple_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/ripple_adder_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257400671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257400671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cla_adder_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/cla_adder_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_adder_4 " "Found entity 1: CLA_adder_4" {  } { { "output_files/CLA_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/CLA_adder_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257400676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257400676 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/full_adder_CLA_lowest.sv " "Can't analyze file -- file output_files/full_adder_CLA_lowest.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1664257400691 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/full_adder_CLA.sv " "Can't analyze file -- file output_files/full_adder_CLA.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1664257400696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/testbench_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/testbench_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_adder " "Found entity 1: testbench_adder" {  } { { "output_files/testbench_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/testbench_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664257400708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257400708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0 ripple_adder_9.sv(33) " "Verilog HDL Implicit Net warning at ripple_adder_9.sv(33): created implicit net for \"cout0\"" {  } { { "385_lab4_adders_provided_fa20/ripple_adder_9.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/ripple_adder_9.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 ripple_adder_9.sv(34) " "Verilog HDL Implicit Net warning at ripple_adder_9.sv(34): created implicit net for \"cout1\"" {  } { { "385_lab4_adders_provided_fa20/ripple_adder_9.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/ripple_adder_9.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0_0 select_adder_4.sv(11) " "Verilog HDL Implicit Net warning at select_adder_4.sv(11): created implicit net for \"cout0_0\"" {  } { { "output_files/select_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/select_adder_4.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0_1 select_adder_4.sv(12) " "Verilog HDL Implicit Net warning at select_adder_4.sv(12): created implicit net for \"cout0_1\"" {  } { { "output_files/select_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/select_adder_4.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0_2 select_adder_4.sv(13) " "Verilog HDL Implicit Net warning at select_adder_4.sv(13): created implicit net for \"cout0_2\"" {  } { { "output_files/select_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/select_adder_4.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0 select_adder_4.sv(14) " "Verilog HDL Implicit Net warning at select_adder_4.sv(14): created implicit net for \"cout0\"" {  } { { "output_files/select_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/select_adder_4.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1_0 select_adder_4.sv(17) " "Verilog HDL Implicit Net warning at select_adder_4.sv(17): created implicit net for \"cout1_0\"" {  } { { "output_files/select_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/select_adder_4.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1_1 select_adder_4.sv(18) " "Verilog HDL Implicit Net warning at select_adder_4.sv(18): created implicit net for \"cout1_1\"" {  } { { "output_files/select_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/select_adder_4.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1_2 select_adder_4.sv(19) " "Verilog HDL Implicit Net warning at select_adder_4.sv(19): created implicit net for \"cout1_2\"" {  } { { "output_files/select_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/select_adder_4.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 select_adder_4.sv(20) " "Verilog HDL Implicit Net warning at select_adder_4.sv(20): created implicit net for \"cout1\"" {  } { { "output_files/select_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/select_adder_4.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0 select_adder.sv(9) " "Verilog HDL Implicit Net warning at select_adder.sv(9): created implicit net for \"cout0\"" {  } { { "385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/select_adder.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 select_adder.sv(11) " "Verilog HDL Implicit Net warning at select_adder.sv(11): created implicit net for \"cout1\"" {  } { { "385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/select_adder.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout2 select_adder.sv(13) " "Verilog HDL Implicit Net warning at select_adder.sv(13): created implicit net for \"cout2\"" {  } { { "385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/select_adder.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0 ripple_adder.sv(9) " "Verilog HDL Implicit Net warning at ripple_adder.sv(9): created implicit net for \"cout0\"" {  } { { "385_lab4_adders_provided_fa20/ripple_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/ripple_adder.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 ripple_adder.sv(10) " "Verilog HDL Implicit Net warning at ripple_adder.sv(10): created implicit net for \"cout1\"" {  } { { "385_lab4_adders_provided_fa20/ripple_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/ripple_adder.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout2 ripple_adder.sv(11) " "Verilog HDL Implicit Net warning at ripple_adder.sv(11): created implicit net for \"cout2\"" {  } { { "385_lab4_adders_provided_fa20/ripple_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/ripple_adder.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0 ripple_adder_4.sv(9) " "Verilog HDL Implicit Net warning at ripple_adder_4.sv(9): created implicit net for \"cout0\"" {  } { { "ripple_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/ripple_adder_4.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 ripple_adder_4.sv(10) " "Verilog HDL Implicit Net warning at ripple_adder_4.sv(10): created implicit net for \"cout1\"" {  } { { "ripple_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/ripple_adder_4.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout2 ripple_adder_4.sv(11) " "Verilog HDL Implicit Net warning at ripple_adder_4.sv(11): created implicit net for \"cout2\"" {  } { { "ripple_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/ripple_adder_4.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IDONTCARE0 CLA_adder_4.sv(20) " "Verilog HDL Implicit Net warning at CLA_adder_4.sv(20): created implicit net for \"IDONTCARE0\"" {  } { { "output_files/CLA_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/CLA_adder_4.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IDONTCARE1 CLA_adder_4.sv(21) " "Verilog HDL Implicit Net warning at CLA_adder_4.sv(21): created implicit net for \"IDONTCARE1\"" {  } { { "output_files/CLA_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/CLA_adder_4.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IDONTCARE2 CLA_adder_4.sv(22) " "Verilog HDL Implicit Net warning at CLA_adder_4.sv(22): created implicit net for \"IDONTCARE2\"" {  } { { "output_files/CLA_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/CLA_adder_4.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IDONTCARE3 CLA_adder_4.sv(23) " "Verilog HDL Implicit Net warning at CLA_adder_4.sv(23): created implicit net for \"IDONTCARE3\"" {  } { { "output_files/CLA_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/CLA_adder_4.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400712 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder2 " "Elaborating entity \"adder2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664257400787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:run_once " "Elaborating entity \"control\" for hierarchy \"control:run_once\"" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "run_once" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router:route " "Elaborating entity \"router\" for hierarchy \"router:route\"" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "route" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_17 reg_17:reg_unit " "Elaborating entity \"reg_17\" for hierarchy \"reg_17:reg_unit\"" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "reg_unit" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookahead_adder lookahead_adder:adderla " "Elaborating entity \"lookahead_adder\" for hierarchy \"lookahead_adder:adderla\"" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "adderla" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_adder_4 lookahead_adder:adderla\|CLA_adder_4:CLA_adder1 " "Elaborating entity \"CLA_adder_4\" for hierarchy \"lookahead_adder:adderla\|CLA_adder_4:CLA_adder1\"" {  } { { "385_lab4_adders_provided_fa20/lookahead_adder.sv" "CLA_adder1" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/lookahead_adder.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder lookahead_adder:adderla\|CLA_adder_4:CLA_adder1\|full_adder:f_adder1 " "Elaborating entity \"full_adder\" for hierarchy \"lookahead_adder:adderla\|CLA_adder_4:CLA_adder1\|full_adder:f_adder1\"" {  } { { "output_files/CLA_adder_4.sv" "f_adder1" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/CLA_adder_4.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:AHex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:AHex0\"" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "AHex0" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257400912 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664257401790 "|adder2|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664257401790 "|adder2|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664257401790 "|adder2|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664257401790 "|adder2|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664257401790 "|adder2|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664257401790 "|adder2|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664257401790 "|adder2|LED[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1664257401790 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664257401973 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1664257402748 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/lab_3.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/lab_3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257402813 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664257403063 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664257403063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664257403148 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664257403148 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664257403148 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664257403148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664257403171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 00:43:23 2022 " "Processing ended: Tue Sep 27 00:43:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664257403171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664257403171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664257403171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664257403171 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1664257405129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664257405149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 00:43:24 2022 " "Processing started: Tue Sep 27 00:43:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664257405149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1664257405149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab_3 -c lab_3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab_3 -c lab_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1664257405150 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1664257405467 ""}
{ "Info" "0" "" "Project  = lab_3" {  } {  } 0 0 "Project  = lab_3" 0 0 "Fitter" 0 0 1664257405467 ""}
{ "Info" "0" "" "Revision = lab_3" {  } {  } 0 0 "Revision = lab_3" 0 0 "Fitter" 0 0 1664257405467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1664257405641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1664257405643 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab_3 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"lab_3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1664257405659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1664257405750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1664257405750 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1664257406140 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1664257406158 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664257407065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664257407065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664257407065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664257407065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664257407065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664257407065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664257407065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664257407065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664257407065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664257407065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664257407065 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1664257407065 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664257407074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664257407074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664257407074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664257407074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664257407074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664257407074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664257407074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664257407074 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1664257407074 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1664257407083 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1664257407084 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1664257407084 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1664257407084 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1664257407086 ""}
{ "Info" "ISTA_SDC_FOUND" "lab_3.out.sdc " "Reading SDC File: 'lab_3.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1664257408287 ""}
{ "Info" "ISTA_SDC_FOUND" "clock_stuff.sdc " "Reading SDC File: 'clock_stuff.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1664257408351 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "Clk " "Overwriting existing clock: Clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1664257408351 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\] " "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\]" {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664257408355 ""}  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408355 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408356 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408356 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408356 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408357 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408357 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408357 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408357 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408358 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408359 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -min 2 \[all_inputs\] " "set_input_delay -clock \{Clk\} -min 2 \[all_inputs\]" {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664257408359 ""}  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408359 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408360 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408360 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408360 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408361 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408361 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408361 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408361 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408362 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408363 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{Clk\} 2 \[all_outputs\] " "set_output_delay -clock \{Clk\} 2 \[all_outputs\]" {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664257408364 ""}  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408364 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408365 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408365 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408366 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408366 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408366 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408367 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408367 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408368 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408368 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408369 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408370 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408370 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408370 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408371 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408371 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408371 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408371 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408372 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408372 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408372 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408372 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408373 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408373 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408373 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408373 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408375 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408375 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408375 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408376 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408376 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408376 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408376 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408376 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408377 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408378 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408378 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408378 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408379 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408380 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408380 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664257408380 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664257408428 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1664257408428 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1664257408428 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1664257408430 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1664257408430 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          Clk " "  20.000          Clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1664257408430 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1664257408430 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node Clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1664257408461 ""}  } { { "385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1664257408461 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1664257409177 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1664257409178 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1664257409179 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1664257409180 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1664257409181 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1664257409182 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1664257409182 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1664257409183 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1664257409211 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1664257409212 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1664257409212 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664257409373 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1664257409378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1664257411521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664257411616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1664257411645 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1664257412358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664257412358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1664257413324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X67_Y44 X78_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54"} { { 12 { 0 ""} 67 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1664257415173 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1664257415173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1664257415328 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1664257415328 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1664257415328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664257415331 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1664257415577 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1664257415586 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1664257416086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1664257416087 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1664257416910 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664257419197 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/lab_3.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/lab_3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1664257419668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 68 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5652 " "Peak virtual memory: 5652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664257420354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 00:43:40 2022 " "Processing ended: Tue Sep 27 00:43:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664257420354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664257420354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664257420354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1664257420354 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1664257421867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664257421882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 00:43:41 2022 " "Processing started: Tue Sep 27 00:43:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664257421882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1664257421882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab_3 -c lab_3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab_3 -c lab_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1664257421882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1664257422483 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1664257425032 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1664257425240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664257426658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 00:43:46 2022 " "Processing ended: Tue Sep 27 00:43:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664257426658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664257426658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664257426658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1664257426658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1664257428020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664257428035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 00:43:47 2022 " "Processing started: Tue Sep 27 00:43:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664257428035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1664257428035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off lab_3 -c lab_3 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off lab_3 -c lab_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1664257428035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1664257428591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1664257428594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1664257428594 ""}
{ "Info" "ISTA_SDC_FOUND" "lab_3.out.sdc " "Reading SDC File: 'lab_3.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1664257429469 ""}
{ "Info" "ISTA_SDC_FOUND" "clock_stuff.sdc " "Reading SDC File: 'clock_stuff.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1664257429479 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "Clk " "Overwriting existing clock: Clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1664257429480 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\] " "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\]" {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664257429481 ""}  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429481 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429484 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429484 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429484 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429484 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429485 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429485 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429485 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429486 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429486 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -min 2 \[all_inputs\] " "set_input_delay -clock \{Clk\} -min 2 \[all_inputs\]" {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664257429486 ""}  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429486 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429487 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429487 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429487 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429487 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429487 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429488 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429488 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429488 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429488 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{Clk\} 2 \[all_outputs\] " "set_output_delay -clock \{Clk\} 2 \[all_outputs\]" {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664257429489 ""}  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429489 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429489 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429489 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429489 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429489 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429490 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429491 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429491 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429491 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429491 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429491 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429491 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429492 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429492 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429492 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429492 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429492 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429493 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429493 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429493 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429493 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429493 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429493 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429493 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429493 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429494 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429494 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429494 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429494 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429494 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429495 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429495 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429495 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429495 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429495 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429496 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429496 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429496 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429496 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429496 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429496 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1664257429498 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664257429502 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1664257429502 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1664257429507 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1664257429507 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1664257429508 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1664257429726 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1664257429775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1664257430814 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "5.469 millions of transitions / sec " "Average toggle rate for this design is 5.469 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1664257431717 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "105.36 mW " "Total thermal power estimate for the design is 105.36 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1664257432328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 67 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664257432683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 00:43:52 2022 " "Processing ended: Tue Sep 27 00:43:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664257432683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664257432683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664257432683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1664257432683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1664257434644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664257434659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 00:43:53 2022 " "Processing started: Tue Sep 27 00:43:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664257434659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1664257434659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab_3 -c lab_3 " "Command: quartus_sta lab_3 -c lab_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1664257434659 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1664257434955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1664257435800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1664257435800 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257435861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257435861 ""}
{ "Info" "ISTA_SDC_FOUND" "lab_3.out.sdc " "Reading SDC File: 'lab_3.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1664257436234 ""}
{ "Info" "ISTA_SDC_FOUND" "clock_stuff.sdc " "Reading SDC File: 'clock_stuff.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1664257436243 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "Clk " "Overwriting existing clock: Clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1664257436245 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\] " "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\]" {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664257436246 ""}  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436246 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436248 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436248 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436248 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436248 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436248 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436249 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436249 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436249 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 3 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(3): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 3 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436249 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -min 2 \[all_inputs\] " "set_input_delay -clock \{Clk\} -min 2 \[all_inputs\]" {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664257436249 ""}  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436249 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436251 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436251 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436251 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436251 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436251 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436251 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436251 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436252 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay clock_stuff.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at clock_stuff.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436252 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{Clk\} 2 \[all_outputs\] " "set_output_delay -clock \{Clk\} 2 \[all_outputs\]" {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664257436253 ""}  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436253 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436253 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436253 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436253 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436254 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436254 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436254 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436254 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436254 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436256 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436257 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436257 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436257 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436257 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436258 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436258 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436258 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436258 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436258 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436259 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436259 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436259 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436259 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436259 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436259 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436260 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436261 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436261 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436261 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436261 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436261 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436262 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436262 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436262 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436262 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay clock_stuff.sdc 6 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at clock_stuff.sdc(6): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/clock_stuff.sdc" 6 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664257436262 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664257436267 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1664257436267 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1664257436268 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1664257436283 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1664257436291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.294 " "Worst-case setup slack is 5.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257436299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257436299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.294               0.000 Clk  " "    5.294               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257436299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257436299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257436307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257436307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 Clk  " "    0.348               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257436307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257436307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.381 " "Worst-case recovery slack is 14.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257436315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257436315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.381               0.000 Clk  " "   14.381               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257436315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257436315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.561 " "Worst-case removal slack is 3.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257436323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257436323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.561               0.000 Clk  " "    3.561               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257436323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257436323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.856 " "Worst-case minimum pulse width slack is 4.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257436335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257436335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.856               0.000 Clk  " "    4.856               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257436335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257436335 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1664257436342 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1664257436380 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1664257437273 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664257437370 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1664257437370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.193 " "Worst-case setup slack is 6.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.193               0.000 Clk  " "    6.193               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257437387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 Clk  " "    0.311               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257437394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.664 " "Worst-case recovery slack is 14.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.664               0.000 Clk  " "   14.664               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257437400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.457 " "Worst-case removal slack is 3.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.457               0.000 Clk  " "    3.457               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257437420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.838 " "Worst-case minimum pulse width slack is 4.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.838               0.000 Clk  " "    4.838               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257437424 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1664257437435 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664257437668 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1664257437668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.238 " "Worst-case setup slack is 10.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.238               0.000 Clk  " "   10.238               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257437684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 Clk  " "    0.152               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257437693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.598 " "Worst-case recovery slack is 15.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.598               0.000 Clk  " "   15.598               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257437699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.504 " "Worst-case removal slack is 2.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.504               0.000 Clk  " "    2.504               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257437709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.000 " "Worst-case minimum pulse width slack is 5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 Clk  " "    5.000               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664257437716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664257437716 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664257439200 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664257439200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 70 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664257439322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 00:43:59 2022 " "Processing ended: Tue Sep 27 00:43:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664257439322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664257439322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664257439322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1664257439322 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1664257440874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664257440898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 00:44:00 2022 " "Processing started: Tue Sep 27 00:44:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664257440898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1664257440898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab_3 -c lab_3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab_3 -c lab_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1664257440898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1664257442443 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1664257442474 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab_3.svo C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/simulation/modelsim/ simulation " "Generated file lab_3.svo in folder \"C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1664257442638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664257442688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 00:44:02 2022 " "Processing ended: Tue Sep 27 00:44:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664257442688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664257442688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664257442688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1664257442688 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 243 s " "Quartus Prime Full Compilation was successful. 0 errors, 243 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1664257443440 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664257512752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664257512770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 00:45:12 2022 " "Processing started: Tue Sep 27 00:45:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664257512770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1664257512770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp lab_3 -c lab_3 --netlist_type=atom_fit " "Command: quartus_npp lab_3 -c lab_3 --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1664257512770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1664257513230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664257513274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 00:45:13 2022 " "Processing ended: Tue Sep 27 00:45:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664257513274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664257513274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664257513274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1664257513274 ""}
