// Seed: 1303738994
module module_0 (
    input wor id_0,
    input wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output supply0 id_7,
    input wor id_8
);
  assign id_4 = 1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input wand id_2,
    input uwire id_3,
    input supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wor id_9,
    input supply1 id_10,
    output tri0 id_11,
    output wor id_12
);
  id_14 :
  assert property (@(posedge 1) -1)
  else id_14 = id_3;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_7,
      id_5,
      id_8,
      id_6,
      id_5,
      id_4
  );
endmodule
