m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/intelFPGA_lite/ADS_project/test
Eads_project
Z1 w1635033881
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx4 work 12 filter_types 0 22 `kR;R_NaUC4=^YRIE^akV0
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 7
R0
Z6 8F:/intelFPGA_lite/ADS_project/ADS_project.vhd
Z7 FF:/intelFPGA_lite/ADS_project/ADS_project.vhd
l0
L5 1
VjRB30Ch5C[KN;[djEIeO63
!s100 i34;Z=I<UYDoYLMUEJD9[0
Z8 OV;C;2020.1;71
33
Z9 !s110 1635054779
!i10b 1
Z10 !s108 1635054779.000000
Z11 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/ADS_project.vhd|
!s107 F:/intelFPGA_lite/ADS_project/ADS_project.vhd|
!i113 1
Z12 o-2008 -work work
Z13 tExplicit 1 CvgOpt 0
Aads
R2
R3
R4
R5
DEx4 work 11 ads_project 0 22 jRB30Ch5C[KN;[djEIeO63
!i122 7
l145
L22 183
VgGaTI=ZUgGZMM?d0b@z`O1
!s100 X]^?OTXScQ0nM^UDa0`i>0
R8
33
R9
!i10b 1
R10
R11
Z14 !s107 F:/intelFPGA_lite/ADS_project/ADS_project.vhd|
!i113 1
R12
R13
Ecounter
Z15 w1627480092
R4
R5
!i122 4
R0
Z16 8F:/intelFPGA_lite/ADS_project/src/counter.vhd
Z17 FF:/intelFPGA_lite/ADS_project/src/counter.vhd
l0
L43 1
VRERdi_XRaz5QFmHe`OJiQ3
!s100 68e7I0FkhU<SE7SQ_?imm2
R8
33
Z18 !s110 1635054778
!i10b 1
Z19 !s108 1635054778.000000
Z20 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/src/counter.vhd|
Z21 !s107 F:/intelFPGA_lite/ADS_project/src/counter.vhd|
!i113 1
R12
R13
Asyn
R4
R5
DEx4 work 7 counter 0 22 RERdi_XRaz5QFmHe`OJiQ3
!i122 4
l72
L52 39
VGTGGn3fS3S8:^5X5g<;go1
!s100 S2B8K9Xno1I^D5ANG[H>92
R8
33
R18
!i10b 1
R19
R20
R21
!i113 1
R12
R13
Pfilter_types
R2
R4
R5
!i122 0
R1
R0
Z22 8F:/intelFPGA_lite/ADS_project/src/filter_types.vhd
Z23 FF:/intelFPGA_lite/ADS_project/src/filter_types.vhd
l0
L5 1
V`kR;R_NaUC4=^YRIE^akV0
!s100 LS[?Em@F6<N@B;I4D7Mgl0
R8
33
b1
Z24 !s110 1635054776
!i10b 1
Z25 !s108 1635054775.000000
Z26 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/src/filter_types.vhd|
Z27 !s107 F:/intelFPGA_lite/ADS_project/src/filter_types.vhd|
!i113 1
R12
R13
Bbody
R3
R2
R4
R5
!i122 0
l0
L48 1
V>WWQd]R`lYnFMoQY@HHSM1
!s100 IIfdMmSbo7VacI^BNWcDf2
R8
33
R24
!i10b 1
R25
R26
R27
!i113 1
R12
R13
Eleds
Z28 w1627724787
R4
R5
!i122 6
R0
Z29 8F:/intelFPGA_lite/ADS_project/src/leds.vhd
Z30 FF:/intelFPGA_lite/ADS_project/src/leds.vhd
l0
L4 1
V2C>iFEg2zB]Baa4]Q@ITg2
!s100 l@HBhl`Q8BmoSi9S?m>QT1
R8
33
R9
!i10b 1
R10
Z31 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/src/leds.vhd|
Z32 !s107 F:/intelFPGA_lite/ADS_project/src/leds.vhd|
!i113 1
R12
R13
Amy_leds
R4
R5
DEx4 work 4 leds 0 22 2C>iFEg2zB]Baa4]Q@ITg2
!i122 6
l11
L10 8
V[Ef<V]g9dY=3[OP_[BRFl0
!s100 XRl7Z7CzSd;dRO<2jn1B<0
R8
33
R9
!i10b 1
R10
R31
R32
!i113 1
R12
R13
Eseven_seg
R1
R4
R5
!i122 3
R0
Z33 8F:/intelFPGA_lite/ADS_project/src/seven_seg.vhd
Z34 FF:/intelFPGA_lite/ADS_project/src/seven_seg.vhd
l0
L4 1
V=01lSJnkNFWQN0fP7;TVC1
!s100 Ko<[;Bc?PHEA[kDI08N]32
R8
33
R18
!i10b 1
Z35 !s108 1635054777.000000
Z36 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/src/seven_seg.vhd|
Z37 !s107 F:/intelFPGA_lite/ADS_project/src/seven_seg.vhd|
!i113 1
R12
R13
As_seg
R4
R5
DEx4 work 9 seven_seg 0 22 =01lSJnkNFWQN0fP7;TVC1
!i122 3
l11
L9 24
VzTG>W=P9[@kmb0fnH^7H11
!s100 Li9g[RIcHNRRQ9cXOUn5h0
R8
33
R18
!i10b 1
R35
R36
R37
!i113 1
R12
R13
Eseven_seg_display
Z38 w1629985159
R4
R5
!i122 2
R0
Z39 8F:/intelFPGA_lite/ADS_project/src/seven_seg_display.vhd
Z40 FF:/intelFPGA_lite/ADS_project/src/seven_seg_display.vhd
l0
L5 1
VOAckEeAH0Ba`lfF;_;2@`3
!s100 47eG1R1CXY37Z48]TPJhS2
R8
33
Z41 !s110 1635054777
!i10b 1
R35
Z42 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/src/seven_seg_display.vhd|
Z43 !s107 F:/intelFPGA_lite/ADS_project/src/seven_seg_display.vhd|
!i113 1
R12
R13
Adisplay
R4
R5
DEx4 work 17 seven_seg_display 0 22 OAckEeAH0Ba`lfF;_;2@`3
!i122 2
l24
L12 46
VR:zWERzI>7JbCFHNhNale0
!s100 E2hIRbk?n?mg>`dggQSO01
R8
33
R41
!i10b 1
R35
R42
R43
!i113 1
R12
R13
Eshift_register
Z44 w1635033890
R2
R4
R5
!i122 1
R0
Z45 8F:/intelFPGA_lite/ADS_project/src/shift_register.vhd
Z46 FF:/intelFPGA_lite/ADS_project/src/shift_register.vhd
l0
L20 1
VQfC5SVQMY8]<bBn>X5MMI1
!s100 L7c0AQdl<=?Ykj`bL`YHa0
R8
33
R41
!i10b 1
Z47 !s108 1635054776.000000
Z48 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/src/shift_register.vhd|
Z49 !s107 F:/intelFPGA_lite/ADS_project/src/shift_register.vhd|
!i113 1
R12
R13
Asr
R2
R4
R5
DEx4 work 14 shift_register 0 22 QfC5SVQMY8]<bBn>X5MMI1
!i122 1
l49
L34 61
VljW;VS=10@M;30K_RY2US1
!s100 D?L0L>?z[<V::VNmMN2:J3
R8
33
R41
!i10b 1
R47
R48
R49
!i113 1
R12
R13
Espi_module
Z50 w1633908243
Z51 DPx4 ieee 9 math_real 0 22 gNk<PdFJ<XNPcfef`f?Z81
R2
R4
R5
!i122 5
R0
Z52 8F:/intelFPGA_lite/ADS_project/src/spi_module.vhd
Z53 FF:/intelFPGA_lite/ADS_project/src/spi_module.vhd
l0
L6 1
VK8f^NScSfi>o]ZcPkG3nP2
!s100 7NV27hG=WTk9VhO`M73>D3
R8
33
R9
!i10b 1
R19
Z54 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/src/spi_module.vhd|
Z55 !s107 F:/intelFPGA_lite/ADS_project/src/spi_module.vhd|
!i113 1
R12
R13
Aspi
R51
R2
R4
R5
DEx4 work 10 spi_module 0 22 K8f^NScSfi>o]ZcPkG3nP2
!i122 5
l44
L26 93
VXc1BP5aCIUiQ<iIP5ie[V2
!s100 nLUEc:hza>C?TcQl@_JYV3
R8
33
R9
!i10b 1
R19
R54
R55
!i113 1
R12
R13
