INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:06:15 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 load0/data_tehb/dataReg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.675ns period=5.350ns})
  Destination:            buffer9/dataReg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.675ns period=5.350ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.350ns  (clk rise@5.350ns - clk rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 1.248ns (25.190%)  route 3.706ns (74.810%))
  Logic Levels:           16  (CARRY4=3 LUT3=3 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.833 - 5.350 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1234, unset)         0.508     0.508    load0/data_tehb/clk
    SLICE_X45Y83         FDRE                                         r  load0/data_tehb/dataReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  load0/data_tehb/dataReg_reg[8]/Q
                         net (fo=1, routed)           0.468     1.174    mem_controller4/read_arbiter/data/Memory_reg[0][31][8]
    SLICE_X43Y80         LUT5 (Prop_lut5_I3_O)        0.121     1.295 r  mem_controller4/read_arbiter/data/data_tehb/hist_loadAddr[8]_INST_0_i_1/O
                         net (fo=14, routed)          0.336     1.631    buffer0/fifo/load0_dataOut[8]
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.043     1.674 r  buffer0/fifo/Memory[0][8]_i_1/O
                         net (fo=5, routed)           0.218     1.892    buffer56/fifo/init9_outs[8]
    SLICE_X43Y79         LUT5 (Prop_lut5_I1_O)        0.043     1.935 r  buffer56/fifo/Memory[0][8]_i_1__0/O
                         net (fo=3, routed)           0.180     2.115    buffer57/fifo/init10_outs[8]
    SLICE_X40Y79         LUT3 (Prop_lut3_I1_O)        0.043     2.158 r  buffer57/fifo/dataReg[8]_i_1__1/O
                         net (fo=2, routed)           0.224     2.382    init11/control/D[1]
    SLICE_X39Y80         LUT6 (Prop_lut6_I2_O)        0.043     2.425 r  init11/control/Memory[0][0]_i_40/O
                         net (fo=1, routed)           0.345     2.770    cmpi4/Memory_reg[0][0]_i_7_10
    SLICE_X38Y82         LUT6 (Prop_lut6_I2_O)        0.043     2.813 r  cmpi4/Memory[0][0]_i_21/O
                         net (fo=1, routed)           0.000     2.813    cmpi4/Memory[0][0]_i_21_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     2.990 r  cmpi4/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.990    cmpi4/Memory_reg[0][0]_i_7_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.040 r  cmpi4/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.040    cmpi4/Memory_reg[0][0]_i_3_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.147 f  cmpi4/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=6, routed)           0.217     3.363    buffer48/fifo/result[0]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.122     3.485 f  buffer48/fifo/transmitValue_i_4__11/O
                         net (fo=2, routed)           0.271     3.756    buffer24/transmitValue_i_2__21_1
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.043     3.799 f  buffer24/transmitValue_i_3__9/O
                         net (fo=1, routed)           0.191     3.989    buffer24/cond_br15/branch_ready__1
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.043     4.032 f  buffer24/transmitValue_i_2__21/O
                         net (fo=6, routed)           0.098     4.131    fork6/control/generateBlocks[8].regblock/buffer28_outs_ready
    SLICE_X36Y87         LUT3 (Prop_lut3_I1_O)        0.043     4.174 r  fork6/control/generateBlocks[8].regblock/fullReg_i_11/O
                         net (fo=1, routed)           0.386     4.559    fork6/control/generateBlocks[8].regblock/blockStopArray[8]
    SLICE_X32Y87         LUT5 (Prop_lut5_I1_O)        0.043     4.602 r  fork6/control/generateBlocks[8].regblock/fullReg_i_5/O
                         net (fo=1, routed)           0.292     4.894    fork6/control/generateBlocks[8].regblock/fullReg_i_5_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I1_O)        0.043     4.937 f  fork6/control/generateBlocks[8].regblock/fullReg_i_3__8/O
                         net (fo=23, routed)          0.203     5.140    buffer8/control/dataReg_reg[0]
    SLICE_X33Y86         LUT6 (Prop_lut6_I2_O)        0.043     5.183 r  buffer8/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.280     5.462    buffer9/E[0]
    SLICE_X33Y85         FDRE                                         r  buffer9/dataReg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.350     5.350 r  
                                                      0.000     5.350 r  clk (IN)
                         net (fo=1234, unset)         0.483     5.833    buffer9/clk
    SLICE_X33Y85         FDRE                                         r  buffer9/dataReg_reg[14]/C
                         clock pessimism              0.000     5.833    
                         clock uncertainty           -0.035     5.797    
    SLICE_X33Y85         FDRE (Setup_fdre_C_CE)      -0.194     5.603    buffer9/dataReg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.603    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  0.141    




