[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADS1248IPWR production of TEXAS INSTRUMENTS from the text:AIN0/IEXC\nAIN1/IEXCBurnout\nDetect\nBurnout\nDetect3rd Order\nû\x08\x03\x03\nModulatorAVDD REFP1 REFN1 DVDD\nADS1247\nADS1248\nSCLK\nDIN\nDRDY\nDOUT/DRDY\nCS\nSTART\nRESET\nDGND CLK AVSSInput\nMuxVBIAS\nPGAAdjustable\nDigital\nFilterSerial\nInterface\nAnd\nControl\nInternal OscillatorAIN2/IEXC/GPIO2\nAIN3/IEXC/GPIO3\nAIN4/IEXC/GPIO4\nAIN5/IEXC/GPIO5\nAIN6/IEXC/GPIO6\nAIN7/IEXC/GPIO7REFP0/\nGPIO0REFN0/\nGPIO1\nVREF MuxVoltage\nReference\nGPIO\nSystem\nMonitorVREFOUT VREFCOM\nIEXC1 IEXC2ADS1248 Only\nADS1248 OnlyDual\nIDACs\nADS1248 OnlyAINP\nAINNBurnout\nDetect\nBurnout\nDetect3rd Order\nû\x08\x03\x03\nModulatorAVDD REFP REFN DVDD\nADS1246\nSCLK\nDIN\nDRDY\nDOUT/DRDY\nCS\nSTART\nRESET\nDGND CLK AVSSInput\nMuxVBIAS\nPGAAdjustable\nDigital\nFilterSerial\nInterface\nAnd\nControl\nInternal Oscillator\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016\nADS124x 24-Bit, 2-kSPS, Analog-To-Digital Converters With\nProgrammable GainAmplifier (PGA) ForSensor Measurement\n11Features\n1•Programmable Data Rates Upto2kSPS\n•Single-Cycle Settling forAllData Rates\n•Simultaneous 50-Hz and60-Hz Rejection at20\nSPS\n•Analog Multiplexer With 8(ADS1248) and4\n(ADS1247) Independently Selectable Inputs\n•Low-Noise PGA: 48nVRMSatPGA =128\n•Dual-Matched Programmable Excitation Current\nSources\n•Low-Drift Internal 2.048-V Reference:\n10ppm/ °C(Maximum)\n•Sensor Burn-Out Detection\n•4or8General-Purpose I/Os (ADS1247,\nADS1248)\n•Internal Temperature Sensor\n•Power Supply andVREFMonitoring (ADS1247,\nADS1248)\n•SelfandSystem Calibration\n•SPI™-Compatible Serial Interface\n•Analog Supply: Unipolar (2.7Vto5.25 V)and\nBipolar (±2.5V)Operation\n•Digital Supply: 2.7Vto5.25 V\n2Applications\n•Temperature Sensor Measurements:\n–RTDs, Thermocouples, andThermistors\n•Pressure Measurements\n•Flow Meters\n•Factory Automation andProcess Controls3Description\nThe ADS1246, ADS1247, and ADS1248 devices are\nprecision, 24-bit analog-to-digital converters (ADCs)\nthat include many integrated features toreduce\nsystem cost and component count for sensor\nmeasurement applications. The devices feature a\nlow-noise, programmable gain amplifier (PGA), a\nprecision delta-sigma (ΔΣ)ADC with asingle-cycle\nsettling digital filter, and aninternal oscillator. The\nADS1247 andADS1248 devices also provide abuilt-\nin,low-drift voltage reference, and two matched\nprogrammable excitation current sources (IDACs).\nAninput multiplexer supports four differential inputs\nfortheADS1248, twofortheADS1247, and one for\ntheADS1246. Inaddition, themultiplexer integrates\nsensor burn-out detection, voltage bias for\nthermocouples, system monitoring, and general\npurpose digital I/Os (ADS1247 and ADS1248). The\nPGA provides selectable gains upto128V/V. These\nfeatures provide acomplete front-end solution for\ntemperature sensor measurement applications\nincluding thermocouples, thermistors, and resistance\ntemperature detectors (RTDs) and other small signal\nmeasurements including resistive bridge sensors.\nThe digital filter settles inasingle cycle tosupport\nfastchannel cycling when using theinput multiplexer\nandprovides data rates upto2kSPS. Fordata rates\nof20SPS orless, both 50-Hz and60-Hz interference\narerejected bythefilter.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nADS1246 TSSOP (16) 5.00 mm×4.40 mm\nADS1247 TSSOP (20) 6.50 mm×4.40 mm\nADS1248 TSSOP (28) 9.70 mm×4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic\n2ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 4\n6PinConfiguration andFunctions ......................... 5\n7Specifications ......................................................... 7\n7.1 Absolute Maximum Ratings ...................................... 7\n7.2 ESD Ratings .............................................................. 7\n7.3 Recommended Operating Conditions ....................... 8\n7.4 Thermal Information .................................................. 8\n7.5 Electrical Characteristics ........................................... 9\n7.6 Timing Requirements .............................................. 11\n7.7 Switching Characteristics ........................................ 11\n7.8 Typical Characteristics ............................................ 13\n8Parameter Measurement Information ................ 21\n8.1 Noise Performance ................................................. 21\n9Detailed Description ............................................ 24\n9.1 Overview ................................................................. 24\n9.2 Functional Block Diagram ....................................... 24\n9.3 Feature Description ................................................. 259.4 Device Functional Modes ........................................ 36\n9.5 Programming ........................................................... 41\n9.6 Register Maps ......................................................... 50\n10Application andImplementation ........................ 70\n10.1 Application Information .......................................... 70\n10.2 Typical Applications .............................................. 76\n10.3 Do\'sandDon\'ts..................................................... 86\n11Power-Supply Recommendations ..................... 88\n11.1 Power-Supply Sequencing .................................... 88\n11.2 Power-Supply Decoupling ..................................... 88\n12Layout ................................................................... 89\n12.1 Layout Guidelines ................................................. 89\n12.2 Layout Example .................................................... 90\n13Device andDocumentation Support ................. 91\n13.1 Documentation Support ........................................ 91\n13.2 Related Links ........................................................ 91\n13.3 Community Resources .......................................... 91\n13.4 Trademarks ........................................................... 91\n13.5 Electrostatic Discharge Caution ............................ 91\n13.6 Glossary ................................................................ 91\n14Mechanical, Packaging, andOrderable\nInformation ........................................................... 91\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision G(October 2011) toRevision H Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section .................................................................................................. 1\n•Updated Features andDescription sections toinclude useinapplications other than temperature measurement .............. 1\n•Edited Device Comparison Table toinclude ADS1146, ADS1147, andADS1148; changed title, deleted footnote ............. 4\n•Merged allPinFunctions intoonetable, changed IOUT1 andIOUT2 toIEXC1 andIEXC2 tomatch figures ...................... 6\n•Changed compliance voltage forexcitation current sources inElectrical Characteristics ,now refers toFigure 41and\nFigure 42;changed initial error andinitial mismatch toabsolute error andabsolute mismatch ............................................ 9\n•Re-ordered elements inTiming Requirements tables, changed timing references totCLK................................................... 11\n•Changed order ofTypical Characteristics curves tomatch order inElectrical Characteristics table ................................... 13\n•Added cross-reference forEquation 1inNoise Performance section ................................................................................. 21\n•Corrected values inTable 2.................................................................................................................................................. 22\n•Modified Low-Noise PGA section toaddmore detail; added Table 7;added PGA Common-Mode Voltage\nRequirements andPGA Common-Mode Voltage Calculation Example sections ................................................................ 26\n•Added fCLK/fMODcolumn toTable 9....................................................................................................................................... 30\n•Added cross-reference forEquation 15toPower-Supply Monitor section ........................................................................... 35\n•Added cross-reference forEquation 16toExternal Voltage Reference Monitor section ..................................................... 35\n•Added Device Functional Modes section ............................................................................................................................. 36\n•Corrected values inTable 15toremove extra 0in800000h ............................................................................................... 40\n•Added texttoChip Select section tosaythatSCLK willforce DRDY high, even with CShigh........................................... 41\n•Added texttoData Output andData Ready section tosaythatstop read data continuous mode isnotcompatible\nwith DRDY MODE setto1................................................................................................................................................... 42\n•Modified Figure 74andFigure 75tobetter show DINtransitions with respect toSCLK; replaced Figure 76tobetter\n3ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedRevision History (continued)\nshow fullcommand andDRDY/ DOUT falling with NOP....................................................................................................... 43\n•Added more infomation toData Format section; added Figure 77...................................................................................... 44\n•Added cross-reference forFigure 78toCommands section ................................................................................................ 45\n•Modified Figure 78toinclude CSstatus through SLEEP andWAKEUP command ............................................................ 46\n•Updated Figure 79andFigure 80toshow start ofcommand execution ............................................................................. 46\n•Added cross-reference forFigure 83toCommands section ................................................................................................ 47\n•Removed figure forSDATAC (Stop Read Data Continuous) command .............................................................................. 47\n•Updated Figure 85toshow MUX1 asthestart ofthedata byte forthegiven command andregister location ................... 48\n•Updated Figure 86toshow start ofcalibration timing .......................................................................................................... 49\n•Updated Register Maps section tonew format .................................................................................................................... 50\n•Updated Application Information section. Included new typical applications forRatiometric 3-Wire RTD\nMeasurement System andK-Type Thermocouple Measurement (–200°Cto+1250 °C)withCold-Junction\nCompensation ....................................................................................................................................................................... 70\n•Updated Figure 112andFigure 113tobetter show timing information ............................................................................... 74\n•Removed Hardware-Compensated 3-Wire RTD Measurement application section ............................................................ 76\nChanges from Revision F(June 2011) toRevision G Page\n•Added Figure 35.................................................................................................................................................................. 17\n•Added Figure 41andFigure 42............................................................................................................................................ 18\nChanges from Revision E(December, 2010) toRevision F Page\n•Added footnote toFull-scale input voltage specification inElectrical Characteristics table ................................................... 8\n•Added testcondition forINLparameter ofElectrical Characteristics ..................................................................................... 9\n•Added tCSPW tominimum specification inTiming Characteristics forFigure 1...................................................................... 11\n•Updated Figure 1toshow tCSPW timing ................................................................................................................................ 12\n•Corrected gridandaxis values forFigure 29....................................................................................................................... 16\n•Corrected gridandaxis values forFigure 30....................................................................................................................... 16\n•Updated Figure 51................................................................................................................................................................ 25\n•Added details toBias Voltage Generation section ............................................................................................................... 34\n•Corrected Table 14............................................................................................................................................................... 39\n•Added details toCalibration section ..................................................................................................................................... 39\n•Added Equation 18toCalibration section ............................................................................................................................ 39\n•Added section toCalibration Commands ............................................................................................................................. 40\n•Added details toDigital Interface section ............................................................................................................................. 43\n•Added Restricted command space toTable 19................................................................................................................... 45\n4ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated5Device Comparison Table\nPRODUCT RESOLUTION (Bits)NUMBER OF\nINPUTSVOLTAGE\nREFERENCEEXCITATION\nCURRENT\nSOURCESPACKAGE\nADS1146 16 1Differential External No TSSOP-16\nADS1147 16 4-Input Multiplexer Internal orExternal Yes TSSOP-20\nADS1148 16 8-Input Multiplexer Internal orExternal YesTSSOP-28\nVQFN-32\nADS1246 24 1Differential External No TSSOP-16\nADS1247 24 4-Input Multiplexer Internal orExternal Yes TSSOP-20\nADS1248 24 8-Input Multiplexer Internal orExternal Yes TSSOP-28\nDVDD\nDGND\nCLK\nRESET\nREFP\nREFN\nAINP\nAINNSCLK\nDIN\nDOUT/DRDY\nDRDY\nCS\nSTART\nAVDD\nAVSS1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9ADS1246\nDVDD\nDGND\nCLK\nRESET\nREFP0/GPIO0\nREFN0/GPIO1\nREFP1\nREFN1\nVREFOUT\nVREFCOM\nAIN0/IEXC\nAIN1/IEXC\nAIN4/IEXC/GPIO4\nAIN5/IEXC/GPIO5SCLK\nDIN\nDOUT/DRDY\nDRDY\nCS\nSTART\nAVDD\nAVSS\nIEXC1\nIEXC2\nAIN3/IEXC/GPIO3\nAIN2/IEXC/GPIO2\nAIN7/IEXC/GPIO7\nAIN6/IEXC/GPIO61\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n1428\n27\n26\n25\n24\n23\n22\n21\n20\n19\n18\n17\n16\n15ADS1248\nDVDD\nDGND\nCLK\nRESET\nREFP0/GPIO0\nREFN0/GPIO1\nVREFOUT\nVREFCOM\nAIN0/IEXC\nAIN1/IEXCSCLK\nDIN\nDOUT/DRDY\nDRDY\nCS\nSTART\nAVDD\nAVSS\nAIN3/IEXC/GPIO3\nAIN2/IEXC/GPIO21\n2\n3\n4\n5\n6\n7\n8\n9\n1020\n19\n18\n17\n16\n15\n14\n13\n12\n11ADS1247\n5ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated6PinConfiguration andFunctions\nPWPackage\n28-Pin TSSOP\nTopViewPWPackage\n20-Pin TSSOP\nTopView\nPWPackage\n16-Pin TSSOP\nTopView\n6ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) G=Ground, I=Input, O=Output, P=Power\n(2) SeeUnused Inputs andOutputs forunused pinconnections.PinFunctions\nPIN\nTYPE(1)DESCRIPTION(2)\nNAMEADS1248\n(TSSOP-28)ADS1247\n(TSSOP-20)ADS1246\n(TSSOP-16)\nAIN0/IEXC 11 9 — I Analog input 0,optional excitation current output\nAIN1/IEXC 12 10 — I Analog input 1,optional excitation current output\nAIN2/IEXC/GPIO2 17 11 — I/OAnalog input 2,optional excitation current output,\norgeneral-purpose digital input/output pin2\nAIN3/IEXC/GPIO3 18 12 — I/OAnalog input 3,optional excitation current output,\norgeneral-purpose digital input/output pin3\nAIN4/IEXC/GPIO4 13 — — I/OAnalog input 4,optional excitation current output,\norgeneral-purpose digital input/output pin4\nAIN5/IEXC/GPIO5 14 — — I/OAnalog input 5,optional excitation current output,\norgeneral-purpose digital input/output pin5\nAIN6/IEXC/GPIO6 15 — — I/OAnalog input 6,optional excitation current output,\norgeneral-purpose digital input/output pin6\nAIN7/IEXC/GPIO7 16 — — I/OAnalog input 7,optional excitation current output,\norgeneral-purpose digital input/output pin7\nAINN — — 8 I Negative analog input\nAINP — — 7 I Positive analog input\nAVDD 22 14 10 PPositive analog power supply, connect a0.1-μFcapacitor to\nAVSS\nAVSS 21 13 9 P Negative analog power supply\nCLK 3 3 3 IExternal clock input, tietoDGND toactivate theinternal\noscillator\nCS 24 16 12 I Chip select (active low)\nDGND 2 2 2 G Digital ground\nDIN 27 19 15 I Serial data input\nDOUT/ DRDY 26 18 14 O Serial data output ordata output combined with data ready\nDRDY 25 17 13 O Data ready (active low)\nDVDD 1 1 1 P Digital power supply, connect a0.1-μFcapacitor toDGND\nIEXC1 20 — — O Excitation current output 1\nIEXC2 19 — — O Excitation current output 2\nREFN — — 6 I Negative external reference input\nREFN0/GPIO1 6 6 — I/ONegative external reference input 0,or\ngeneral-purpose digital input/output pin1\nREFN1 8 — — I Negative external reference input 1\nREFP — — 5 I Positive external reference input\nREFP0/GPIO0 5 5 — I/OPositive external reference input 0,or\ngeneral-purpose digital input/output pin0\nREFP1 7 — — I Positive external reference input 1\nRESET 4 4 4 I Reset (active low)\nSCLK 28 20 16 I Serial clock input\nSTART 23 15 11 I Conversion start\nVREFCOM 10 8 — ONegative internal reference voltage output, connect toAVSS\nwhen using aunipolar supply ortothemid-voltage ofthe\npower supply when using abipolar supply\nVREFOUT 9 7 — OPositive internal reference voltage output, connect acapacitor\nintherange of1-μFto47-μFtoVREFCOM\n7ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7Specifications\n7.1 Absolute Maximum Ratings(1)\nMIN MAX UNIT\nPower-supply voltageAVDD toAVSS –0.3 5.5\nV AVSS toDGND –2.8 0.3\nDVDD toDGND –0.3 5.5\nAnalog input voltage AINx, REFPx, REFNx, VREFOUT, VREFCOM, IEXC1, IEXC2 AVSS –0.3 AVDD +0.3 V\nDigital input voltage SCLK, DIN, DOUT/ DRDY, DRDY, CS,START, RESET, CLK DGND –0.3 DVDD +0.3 V\nInput currentContinuous, anypinexcept power supply pins –10 10\nmA\nMomentary, anypinexcept power supply pins –100 100\nTemperatureJunction, TJ 150\n°C\nStorage, Tstg –60 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±2000\nV Charged device model (CDM), perJEDEC specification JESD22-C101,\nallpins(2) ±500\n8ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) AIN PandAIN Ndenote thepositive andnegative inputs ofthePGA.\n(2) ForVREF>2.7V,thedifferential input voltage must notexceed 2.7V/Gain.\n(3) REFPx andREFNx denote thedifferential reference input pair(ADS1246, ADS1247), oroneofthetwoavailable differential reference\ninput pairs (ADS1248).\n(4) External clock only required iftheinternal oscillator isnotused.7.3 Recommended Operating Conditions\nOver operating ambient temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nPOWER SUPPLY\nAnalog power supplyAVDD toAVSS 2.7 5.25\nV AVSS toDGND –2.65 0.1\nAVDD toDGND 2.25 5.25\nDigital power supply DVDD toDGND 2.7 5.25 V\nANALOG INPUTS(1)\nVIN Differential input voltage V(AINP) –V(AINN)(2)–VREF/Gain VREF/Gain V\nVCM Common-mode input voltage (V(AINP) +V(AINN) )/2 See Equation 3 V\nVOLTAGE REFERENCE INPUTS(3)\nVREF Differential reference input voltage V(REFPx) –V(REFNx) 0.5 (AVDD –AVSS) –1 V\nV(REFNx) Absolute negative reference voltage AVSS –0.1 V(REFPx) –0.5 V\nV(REFPx) Absolute positive reference voltage V(REFNx) +0.5 AVDD +0.1 V\nEXTERNAL CLOCK INPUT(4)\nfCLK External clock frequency 1 4.5 MHz\nExternal clock duty cycle 25% 75%\nGENERAL-PURPOSE INPUTS/OUTPUTS (GPIO)\nGPIO input voltage AVSS AVDD V\nDIGITAL INPUTS\nDigital input voltage DGND DVDD V\nTEMPERATURE RANGE\nTA Operating ambient temperature –40 125 °C\nSpecified ambient temperature –40 105 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .7.4 Thermal Information\nTHERMAL METRIC(1)ADS1246 ADS1247 ADS1248\nUNIT PW(TSSOP) PW(TSSOP) PW(TSSOP)\n16PINS 20PINS 28PINS\nRθJA Junction-to-ambient thermal resistance 95.2 87.6 54.6 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 28.8 21.2 11.3 °C/W\nRθJB Junction-to-board thermal resistance 41.1 39.9 13 °C/W\nψJT Junction-to-top characterization parameter 1.5 0.8 0.5 °C/W\nψJB Junction-to-board characterization parameter 40.4 39.2 12.7 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a n/a n/a °C/W\n9ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) Offset calibration ontheorder ofnoise.\n(2) Specified bythecombination ofdesign andfinal production test.\n(3) Donotexceed thisloading ontheinternal voltage reference.7.5 Electrical Characteristics\nMinimum andmaximum specifications apply from TA=–40°Cto105°C.Typical specifications areatTA=25°C.\nAllspecifications areatAVDD =5V,DVDD =3.3V,AVSS =0V,external VREF=2.048 V,andfCLK=4.096 MHz (unless\notherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nANALOG INPUTS\nDifferential input current 100 pA\nAbsolute input current See Table 8\nPGA\nPGA gain settings 1,2,4,8,16,32,64,128 V/V\nSYSTEM PERFORMANCE\nResolution 24 Bits\nDR Data rate 5,10,20,40,80,160, 320, 640, 1000, 2000 SPS\nADC conversion time Single-cycle settling\nINL Integral nonlinearityDifferential input, endpoint fit,\nGain =1,VCM=2.5V6 15 ppm\nVIO Offset voltage (input referred) After calibration(1)–15 15 μV\nOffset drift See Figure 9toFigure 12\nGain errorTA=25°C,allGains,\nDR=40SPS, 80SPS, or160SPS–0.02% ±0.005% 0.02%\nGain drift See Figure 17toFigure 20\nNoise See Table 1toTable 4\nNMRR Normal-mode rejection See Table 10\nCMRR Common-mode rejectionAtDC,Gain =1 80 90\ndB\nAtDC,Gain =32 90 125\nPSRR Power-supply rejectionAVDD /DVDD atDC,\nGain =32,DR=80SPS100 135 dB\nVOLTAGE REFERENCE INPUTS\nReference input current 30 nA\nINTERNAL VOLTAGE REFERENCE\nVREF Internal reference voltage 2.038 2.048 2.058 V\nReference drift(2)TA=25°Cto105°C 2 10 ppm/ °C\nTA=–40°Cto105°C 6 15 ppm/ °C\nOutput current(3)–10 10 mA\nLoad regulation 50 μV/mA\nStart-up time See Table 11\nINTERNAL OSCILLATOR\nInternal oscillator frequency 3.89 4.096 4.3 MHz\nEXCITATION CURRENT SOURCES (IDACs)\nOutput current settings 50,100, 250, 500, 750, 1000, 1500 μA\nCompliance voltage Allcurrents See Figure 41andFigure 42\nAbsolute error Allcurrents, each IDAC –6% ±1% 6%\nAbsolute mismatch Allcurrents, between IDACs ±0.15%\nTemperature drift Each IDAC 100 ppm/ °C\nTemperature driftmatching Between IDACs 10 ppm/ °C\nBURN-OUT CURRENT SOURCES\nBurn-out current source settings 0.5,2,10 μA\n10ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nMinimum andmaximum specifications apply from TA=–40°Cto105°C.Typical specifications areatTA=25°C.\nAllspecifications areatAVDD =5V,DVDD =3.3V,AVSS =0V,external VREF=2.048 V,andfCLK=4.096 MHz (unless\notherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nBIAS VOLTAGE\nBias voltage (AVDD +AVSS) /2 V\nBias voltage output impedance 400 Ω\nTEMPERATURE SENSOR\nOutput voltage TA=25°C 118 mV\nTemperature coefficient 405 μV/°C\nGENERAL-PURPOSE INPUTS/OUTPUTS (GPIO)\nVIL Low-level input voltage AVSS 0.3×AVDD V\nVIH High-level input voltage 0.7×AVDD AVDD V\nVOL Low-level output voltage IOL=1mA 0.2×AVDD V\nVOH High-level output voltage IOH=1mA 0.8×AVDD V\nDIGITAL INPUTS/OUTPUTS (other than GPIO)\nVIL Low-level input voltage DGND 0.3×DVDD V\nVIH High-level input voltage 0.7×DVDD DVDD V\nVOL Low-level output voltage IOL=1mA DGND 0.2×DVDD V\nVOH High-level output voltage IOH=1mA 0.8×DVDD V\nInput leakage DGND <VIN<DVDD –10 10 μA\nPOWER SUPPLY\nIAVDD Analog supply currentPower-down mode 0.1\nµAConverting, AVDD =3.3V,\nDR=20SPS, external reference200\nConverting, AVDD =5V,\nDR=20SPS, external reference225\nAdditional current with internal reference\nenabled180\nIDVDD Digital supply currentPower-down mode 0.2\nμANormal operation, DVDD =3.3V,\nDR=20SPS, internal oscillator210\nNormal operation, DVDD =5V,\nDR=20SPS, internal oscillator230\nPD Power dissipationAVDD =DVDD =5V,\nDR=20SPS, internal oscillator, external\nreference2.3\nmW\nAVDD =DVDD =3.3V,\nDR=20SPS, internal oscillator, external\nreference1.4\n11ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) tCLK=1/fCLK.Thedefault clock frequency fCLK=4.096 MHz.\n(2) Applicable only when fCLK=4.096 MHz, scales proportionally with fCLKfrequency.7.6 Timing Requirements\nAtTA=–40°Cto105°CandDVDD =2.7Vto5.5V(unless otherwise noted)\nPARAMETER MIN NOM MAX UNIT\nSERIAL INTERFACE (SEE Figure 1AND Figure 2)\ntCSSC Delay time, First SCLK rising edge after CSfalling edge 10 ns\ntSCCS Delay time, CSrising edge after final SCLK falling edge 7 tCLK(1)\ntCSPW Pulse duration, CShigh 5 tCLK\ntSCLK SCLK period488 ns\n64 Conversions\ntSPWH Pulse duration, SCLK high 0.25 0.75 tSCLK\ntSPWL Pulse duration, SCLK low 0.25 0.75 tSCLK\ntDIST Setup time, DINvalid before SCLK falling edge 5 ns\ntDIHD Hold time, DINvalid after SCLK falling edge 5 ns\ntSTD Setup time, SCLK lowbefore DRDY rising edge 5 tCLK\ntDTS Delay time, SCLK rising edge after DRDY falling edge 1 tCLK\nMINIMUM START TIME PULSE DURATION (SEE Figure 3)\ntSTART Pulse duration, START high 3 tCLK\nRESET PULSE DURATION, SERIAL INTERFACE COMMUNICATION AFTER RESET (SEE Figure 4)\ntRESET Pulse duration, RESET low 4 tCLK\ntRHSCDelay time, SCLK rising edge (start ofserial interface communication)\nafter RESET rising edge0.6(2)ms\n7.7 Switching Characteristics\nAtTA=–40°Cto105°CandDVDD =2.7Vto5.5V(unless otherwise noted; seeFigure 1andFigure 2)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntDOPDPropagation delay time,\nSCLK rising edge tovalid new DOUTDVDD≤3.6V 50\nns\nDVDD >3.6V 180\ntDOHD DOUT hold time 0 ns\ntCSDOPropagation delay time,\nCSrising edge toDOUT high impedance10 ns\ntPWH Pulse duration, DRDY high 3 tCLK\nSCLKCSRESETtRESET\ntRHSC\ntSTART START\n1 42 3 5 6 7 8\nSCLK(2)DRDYtDTS\ntPWH\ntSTD(1)\nSCLK\nDOUT/DRDYDIN DIN[4]CS\nDIN[5] DIN[6] DIN[7] DIN[0]\nDOUT[7] DOUT[6] DOUT[5] DOUT[4]DIN[0] DIN[1]\nDOUT[1] DOUT[0]tCSSC\ntDISTtDIHDtSCLK tSPWH\ntSPWLtSCCStCSPW\ntCSDOtDOHD tDOPD\n12ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFigure 1.Serial Interface Timing, DRDY MODE Bit=0\n(1) This timing diagram isapplicable only when theCSpinislow. SCLK does notneed tobelowduring tSTDwhen CSis\nhigh.\n(2) SCLK must only besent inmultiples ofeight during partial retrieval ofoutput data.\nFigure 2.Serial Interface Timing toAllow Conversion Result Loading\nFigure 3.Minimum Start Pulse Duration\nFigure 4.Reset Pulse Duration andSerial Interface Communication After Reset\n4\n3\n2\n1\n0\n/c451\n/c452\n/c453\nT emperature□( C) /c176Input-Referred□Offset□( V)/c109\n/c4540 /c4520 0 20 40 60 80 100 120PGA□=□32\nPGA□=□1PGA□=□128AVDD□=□5V\nData□Rate□=□20SPS\n8\n6\n4\n2\n0\n/c452\n/c454\n/c456\n/c458\nT emperature□( C) /c176Input-Referred□Offset□( V)/c109\n/c4540 /c4520 0 20 40 60 80 100 120PGA□=□32\nPGA□=□1PGA□=□128AVDD□=□5V\nData□Rate□=□160SPS\n8\n6\n4\n2\n0\n/c452\n/c454\n/c456\n/c458\nV (%□of□FSR)ININL□(ppm□of□FSR)\n/c45100 /c4550 0 50 100PGA□=□128\nData□Rate□=□20SPS\n/c4540/c176C\n+25 C/c176\n+105 C /c176/c4510/c176C\n8\n6\n4\n2\n0\n/c452\n/c454\n/c456\n/c458\nV (%□of□FSR)ININL□(ppm□of□FSR)\n/c45100 /c4550 0 50 100PGA□=□1\nData□Rate□=□2kSPS/c45 /c17640 C\n+25 C/c176+105 C /c176\n/c45 /c17610 C\n8\n6\n4\n2\n0\n/c452\n/c454\n/c456\n/c458\nV (%□of□FSR)ININL□(ppm□of□FSR)\n/c45100 /c4550 0 50 100PGA□=□1\nData□Rate□=□20SPS\n/c45 /c17640 C\n/c45 /c17610 C\n+25 C/c176\n+105 C /c176\n8\n6\n4\n2\n0\n/c452\n/c454\n/c456\n/c458\n/c4510\nV (%□of□FSR)ININL□(ppm□of□FSR)\n/c45100 /c4550 0 50 100PGA□=□32\nData□Rate□=□20SPS\n/c45 /c17640 C\n+25 C/c176\n+105 C /c176/c45 /c17610 C\n13ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated7.8 Typical Characteristics\nAtTA=25°C,AVDD =5V,AVSS =0V,andexternal VREF=2.5V(unless otherwise noted)\nFigure 5.Integral Nonlinearity vsInput Signal Figure 6.Integral Nonlinearity vsInput Signal\nFigure 7.Integral Nonlinearity vsInput Signal Figure 8.Integral Nonlinearity vsInput Signal\nFigure 9.Offset vsTemperature Figure 10.Offset vsTemperature\n10\n8\n6\n4\n2\n0\n2\n4\n6\n8/c45\n/c45\n/c45\n/c45\nT emperature□( C) /c176Input-Referred□Offset□( V)/c109\n/c4540 /c4520 0 20 40 60 80 100 120AVDD□=□3.3V\nData□Rate□=□640SPS\nPGA□=□1\nPGA□=□32\nPGA□=□128\n8\n6\n4\n2\n0\n2\n4\n6/c45\n/c45\n/c45\nT emperature□( C) /c176Input-Referred□Offset□( V)/c109\n/c4540 /c4520 0 20 40 60 80 100 120AVDD□=□3.3V\nData□Rate□=□2kSPS\nPGA□=□1\nPGA□=□32PGA□=□128\n4\n3\n2\n1\n0\n1\n2\n3/c45\n/c45\n/c45\nT emperature□( C) /c176Input-Referred□Offset□( V)/c109\n/c4540 /c4520 0 20 40 60 80 100 120AVDD□=□3.3V\nData□Rate□=□20SPS\nPGA□=□1\nPGA□=□32\nPGA□=□128\n5\n4\n3\n2\n1\n0\n1\n2\n3\n4\n5\n6/c45\n/c45\n/c45\n/c45\n/c45\n/c45\nT emperature□( C) /c176Input-Referred□Offset□( V)/c109\n/c4540 /c4520 0 20 40 60 80 100 120AVDD□=□3.3V\nData□Rate□=□160SPSPGA□=□1\nPGA□=□32\nPGA□=□128\n8\n6\n4\n2\n0\n/c452\n/c454\n/c456\n/c458\n/c4510\n/c4512\n/c4514\nT emperature□( C) /c176Input-Referred□Offset□( V)/c109\n/c4540 /c4520 0 20 40 60 80 100 120PGA□=□32\nPGA□=□1PGA□=□128AVDD□=□5V\nData□Rate□=□640SPS\n15\n10\n5\n0\n/c455\n/c4510\n/c4515\nT emperature□( /c176C)Input-Referred□Offset□(/c109V)\n/c4540 /c4520 0 20 40 60 80 100 120PGA□=□32AVDD□=□5V\nData□Rate□=□2kSPS\nPGA□=□1PGA□=□128\n14ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,AVDD =5V,AVSS =0V,andexternal VREF=2.5V(unless otherwise noted)\nFigure 11.Offset vsTemperature Figure 12.Offset vsTemperature\nFigure 13.Offset vsTemperature Figure 14.Offset vsTemperature\nFigure 15.Offset vsTemperature Figure 16.Offset vsTemperature\n0.04\n0.03\n0.02\n0.01\n0\n0.01\n0.02\n0.03\n0.04/c45\n/c45\n/c45\n/c45\nT emperature□( C) /c176Gain□Error□(%)\n/c4540 /c4520 0 20 40 60 80 100 120AVDD□=□3.3V\nData□Rate□=□20SPS\nPGA□=□1PGA□=□32\nPGA□=□128\n0.04\n0.03\n0.02\n0.01\n0\n0.01\n0.02\n0.03\n0.04/c45\n/c45\n/c45\n/c45\nT emperature□( C) /c176Gain□Error□(%)\n/c4540 /c4520 0 20 40 60 80 100 120AVDD□=□3.3V\nData□Rate□=□160SPS\nPGA□=□1\nPGA□=□32PGA□=□128\n0.03\n0.02\n0.01\n0\n/c450.01\n/c450.02\n/c450.03\n/c450.04\nT emperature□( C) /c176Gain□Error□(%)\n/c4540 /c4520 0 20 40 60 80 100 120PGA□=□32PGA□=□1\nPGA□=□128Data□Rate□=□640SPS\n0.02\n0.01\n0\n/c450.01\n/c450.02\n/c450.03\n/c450.04\nT emperature□( C) /c176Gain□Error□(%)\n/c4540 /c4520 0 20 40 60 80 100 120PGA□=□32PGA□=□1\nPGA□=□128AVDD□=□5V\nData□Rate□=□2kSPS\n0.05\n0.04\n0.03\n0.02\n0.01\n0\n/c450.01\n/c450.02\n/c450.03\n/c450.04\n/c450.05\nT emperature□( C) /c176Gain□Error□(%)\n/c4540 /c4520 0 20 40 60 80 100 120PGA□=□32PGA□=□1\nPGA□=□128\nAVDD□=□5V\nData□Rate□=□20SPS\n0.03\n0.02\n0.01\n0\n/c450.01\n/c450.02\n/c450.03\n/c450.04\nT emperature□( C) /c176Gain□Error□(%)\n/c4540 /c4520 0 20 40 60 80 100 120PGA□=□32PGA□=□1\nPGA□=□128AVDD□=□5V\nData□Rate□=□160SPS\n15ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,AVDD =5V,AVSS =0V,andexternal VREF=2.5V(unless otherwise noted)\nFigure 17.Gain Error vsTemperature Figure 18.Gain Error vsTemperature\nFigure 19.Gain Error vsTemperature Figure 20.Gain Error vsTemperature\nFigure 21.Gain Error vsTemperature Figure 22.Gain Error vsTemperature\nCounts\n/c4560/c4550/c4545/c4540/c4535/c4530/c4525/c4520/c4515/c4510/c455\n0\n510\n15\n20\n25\n30\n35\n40\n451001600\n1400\n1200\n1000\n800\n600\n400\n200\n0AVDD□=□3.3V\nPGA□=□1\nData□Rate□=□20SPS\n12k□Samples\n=□18.5/c115\n(LSB)60\n70\n80\n90 50110\nCounts\n/c4580/c4560/c4545/c4535/c4525/c4515/c455\n515\n25\n351400\n1200\n1000\n800\n600\n400\n200\n0AVDD□=□3.3V\nPGA□=□32\nData□Rate□=□20SPS\n12k□Samples\n=□22/c115\n(LSB)60\n80 45100\nCounts\n/c4553/c4549/c4545/c4541/c4537/c4533/c4529/c4526/c4522/c4518/c4514/c4510/c456/c453\n0\n4\n812\n16\n19\n23\n27\n31\n35\n39\n43\n471800\n1600\n1400\n1200\n1000\n800\n600\n400\n200\n0AVDD□=□5V\nPGA□=□1\nData□Rate□=□20SPS\n12k□Samples\n=□13/c115\n(LSB)\nCounts\n/c4569/c4563/c4558/c4552/c4547/c4541/c4536/c4530/c4525/c4520/c4514/c459/c453\n1\n712\n18\n23\n28\n34\n39\n45\n50\n56\n61\n67\n731800\n1600\n1400\n1200\n1000\n800\n600\n400\n200\n0AVDD□=□5V\nPGA□=□32\nData□Rate□=□20SPS\n12k□Samples\n=□19/c115\n(LSB)\n0.05\n0.04\n0.03\n0.02\n0.01\n0\n0.01\n0.02\n0.03\n0.04\n0.05/c45\n/c45\n/c45\n/c45\n/c45\nT emperature□( C) /c176Gain□Error□(%)\n/c4540 /c4520 0 20 40 60 80 100 120AVDD□=□3.3V\nData□Rate□=□640SPS\nPGA□=□1\nPGA□=□32PGA□=□128\n0.05\n0.04\n0.03\n0.02\n0.01\n0\n0.01\n0.02\n0.03\n0.04\n0.05/c45\n/c45\n/c45\n/c45\n/c45\nT emperature□( C) /c176Gain□Error□(%)\n/c4540 /c4520 0 20 40 60 80 100 120AVDD□=□3.3V\nData□Rate□=□2kSPS\nPGA□=□1PGA□=□32PGA□=□128\n16ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,AVDD =5V,AVSS =0V,andexternal VREF=2.5V(unless otherwise noted)\nFigure 23.Gain Error vsTemperature Figure 24.Gain Error vsTemperature\nFigure 25.Noise Histogram Plot Figure 26.Noise Histogram Plot\nFigure 27.Noise Histogram Plot Figure 28.Noise Histogram Plot\nCounts\n2.0475 2.0476 2.0477 2.0478 2.0479 2.0480 2.0481 2.0482 2.0483 2.0484 2.0485700\n600\n500\n400\n300\n200\n100\n02280□Units\nInitial□Accuracy□(V)\n2.050\n2.049\n2.048\n2.047\n2.046\nT emperature□( C) /c176Output□Voltage□(V)\n/c4540 /c4520 0 20 40 60 80 100 12014□Units\n130\n125\n120\n115\n110\n105\n100\n95\n90\n85\n80\nT emperature□( C) /c176CMRR□(dB)\n/c4540 /c4520 0 20 40 60 80 100 120PGA□=□1PGA□=□32\nPGA□=□128\n8\n7\n6\n5\n4\n3\n2\n1\n0Power-Supply□Rejection□( V/V)/c109\nGain1 2 4 8 16 128 32 645/10/20SPS2000SPS\n320/640/1000SPS\n40/80/160SPS\n0.30\n0.25\n0.20\n0.15\n0.10\n0.05\n0RMS Noise ( V)/c109\nV (% of FSR)IN/c45100 /c4580 /c4560 /c4540 /c4520 100 20 40 60 80AVDD = 5V\nPGA = 32\nData Rate = 5SPS\n0\n0.30\n0.25\n0.20\n0.15\n0.10\n0.05\n0RMS Noise ( V)/c109\nV (% of FSR)IN/c45100 /c4580 /c4560 /c4540 /c4520 100 20 40 60 80AVDD = 3.3V\nPGA = 32\nData Rate = 5SPS\n0\n17ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,AVDD =5V,AVSS =0V,andexternal VREF=2.5V(unless otherwise noted)\nFigure 29.RMS Noise vsInput Signal Figure 30.RMS Noise vsInput Signal\nFigure 31.CMRR vsTemperature Figure 32.Power-Supply Rejection vsGain\nFigure 33.Internal VREFInitial Accuracy Histogram Figure 34.Internal VREFvsTemperature\n1.002\n1.001\n1.000\n0.999\n0.998\n0.997\n0.996\n0.995\n0.994\n0.993\n0.992\n0.991\nAVDD□(V)Normalized□Output□Current\n2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0750 A/c109250 A/c109\n1.5mA500 A/c109100 A/c109\n1mA50 A/c109\nIDAC□Current□Settings\n0.004\n0.003\n0.002\n0.001\n0\n/c450.001\n/c450.002\n/c450.003\n/c450.004\nT emperature□( C) /c176IEXC1 IEXC2□(m/c45A)\n/c4540 /c4520 0 20 40 60 80 100 1201.5mA□Setting,□10□Units\nCounts\n/c451.25/c451.00/c450.75/c450.50/c450.250\n0.25\n0.50\n0.75\n1.00\n1.25\n1.50\n1.752.002.25\n2.50200\n180\n160\n140\n120\n100\n80\n60\n40\n20\n02280□Units\nInitial□Accuracy□(%)\nCounts\n/c450.6/c450.5/c450.4/c450.3/c450.10\n0.1 0.2 0.3 0.40.5 0.6350\n300\n250\n200\n150\n100\n50\n02280□Units\nInitial□Accuracy□(%)/c450.2\n−120−100−80−60−40−200\n0 200 400 600 800 1000\nTime (hours)Reference Drift (ppm)32 Units\nG000 \n3.0\n2.5\n2.0\n1.5\n1.0\n0.5\n0\n0.5\n1.0\n1.5\n2.0\n2.5\n3.0/c45\n/c45\n/c45\n/c45\n/c45\n/c45\nT emperature□( C) /c176Data□Rate□Error□(%)\n/c4540 /c4520 0 20 40 60 80 100 120DVDD□=□5V\nDVDD□=□3.3V\n18ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,AVDD =5V,AVSS =0V,andexternal VREF=2.5V(unless otherwise noted)\nFigure 35.Internal Reference Long-Term DriftInternal Oscillator\nFigure 36.Data Rate Error vsTemperature\nFigure 37.IDAC Initial Accuracy Histogram Figure 38.IDAC Mismatch Histogram\nFigure 39.IDAC Line Regulation Figure 40.IDAC Drift\n800\n700\n600\n500\n400\n300\n200\n100\n0\nT emperature□( C) /c176Analog□Current□( A)/c109\n/c4540 /c4520 0 20 40 60 80 100 1205/10/20SPS40/80/160SPS320/640/1kSPS2kSPS AVDD□=□5V\n330\n310\n290\n270\n250\n230\n210\n190\nT emperature□( C) /c176Digital□Current□( A)/c109\n/c4540 /c4520 0 20 40 60 80 100 1205/10/20SPS40/80/160SPS320/640/1kSPS2kSPSDVDD□=□5V\n600\n550\n500\n450\n400\n350\n300\n250\n200\n150\n100\nData□Rate□(SPS)Analog□Current□( A)/c109\n5 10 20 40 80 160 320 640 1000 2000AVDD□=□5V\nAVDD□=□3.3V\n290\n270\n250\n230\n210\n190\n170\nData□Rate□(SPS)Digital□Current□( A)/c109\n5 10 20 40 80 160 320 640 1000 2000DVDD□=□3.3VDVDD□=□5V\n00.10.20.30.40.50.60.70.80.911.1\n0 1 2 3 4 5\nVoltage (V)Normalized IDAC Current50µA\n100µA\n250µA\n500µA\n750µA\n1mA\n1.5mA\n0.980.9850.990.99511.0051.01\n0 1 2 3 4 5\nVoltage (V)Normalized IDAC Current\n19ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,AVDD =5V,AVSS =0V,andexternal VREF=2.5V(unless otherwise noted)\nFigure 41.IDAC Voltage Compliance Figure 42.IDAC Voltage Compliance\nFigure 43.Analog Supply Current vsData Rate Figure 44.Digital Supply Current vsData Rate\nFigure 45.Analog Supply Current vsTemperature Figure 46.Digital Supply Current vsTemperature\n700\n600\n500\n400\n300\n200\n100\n0\nT emperature□( C) /c176Analog□Current□( A)/c109\n/c4540 /c4520 0 20 40 60 80 100 1205/10/20SPS40/80/160SPS320/640/1kSPS2kSPSAVDD□=□3.3V\n310\n290\n270\n250\n230\n210\n190\nT emperature□( C) /c176Digital□Current□( A)/c109\n/c4540 /c4520 0 20 40 60 80 100 1205/10/20SPS40/80/160SPS320/640/1kSPS2kSPS DVDD□=□3.3V\n20ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,AVDD =5V,AVSS =0V,andexternal VREF=2.5V(unless otherwise noted)\nFigure 47.Analog Supply Current vsTemperature Figure 48.Digital Supply Current vsTemperature\n21ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8Parameter Measurement Information\n8.1 Noise Performance\nTheADC noise performance isoptimized byadjusting thedata rateandPGA setting. Generally, thelowest input-\nreferred noise isachieved using thehighest gain possible, consistent with theinput signal range. Donotsetthe\ngain toohigh ortheresult isADC overrange. Noise also depends ontheoutput data rate. Asthedata rate\nreduces, theADC bandwidth correspondingly reduces. This reduction intotal bandwidth results inlower overall\nnoise. Table 1toTable 6summarize thenoise performance ofthedevice. The data arerepresentative oftypical\nnoise performance atTA=25°C.The data shown aretheresult ofaveraging thereadings from multiple devices\nand were measured with theinputs shorted together. Aminimum of128 consecutive readings were used to\ncalculate therootmean square (RMS) andpeak-to-peak (PP) noise foreach reading.\nTable 1,Table 3,andTable 5listtheinput-referred noise inunits ofμVRMSandμVPPfortheconditions shown.\nTable 2,Table 4,and Table 6listthecorresponding data inunits ofENOB (effective number ofbits) where\nENOB fortheRMS noise isdefined asinEquation 1:\nENOB =ln((2 ·VREF/Gain) /VNRMS)/ln(2)\nwhere VNRMS =Input referred RMS noise voltage (1)\nENOB forthepeak-to-peak noise iscalculated with thesame method.\nTable 3toTable 6use theinternal reference available ontheADS1247 and ADS1248. The data arealso\nrepresentative oftheADS1246 noise performance when using alow-noise external reference such asthe\nREF5025 ortheREF5020 .\nTable 1.Noise inμVRMSand(μVPP)\natAVDD =5V,AVSS =0V,andExternal Reference =2.5V\nDATA\nRATE\n(SPS)PGA SETTING\n1 2 4 8 16 32 64 128\n5 1.1(4.99) 0.68 (3.8) 0.37 (1.9) 0.19 (0.98) 0.1(0.44) 0.07 (0.31) 0.05 (0.27) 0.05 (0.21)\n10 1.53 (8.82) 0.82 (3.71) 0.5(2.69) 0.27 (1.33) 0.15 (0.67) 0.08 (0.5) 0.06 (0.36) 0.07 (0.34)\n20 2.32 (13.37) 1.23 (6.69) 0.71 (3.83) 0.34 (1.9) 0.18 (1.01) 0.12 (0.71) 0.10 (0.51) 0.09 (0.54)\n40 2.72 (17.35) 1.33 (7.65) 0.68 (3.83) 0.38 (2.21) 0.22 (1.13) 0.14 (0.77) 0.15 (0.78) 0.14 (0.76)\n80 3.56 (22.67) 1.87 (12.3) 0.81 (5.27) 0.5(3.49) 0.3(1.99) 0.19 (1.24) 0.19 (1.16) 0.18 (1.04)\n160 5.26 (42.03) 2.52 (17.57) 1.32 (9.22) 0.67 (5.25) 0.41 (2.89) 0.26 (1.91) 0.27 (1.74) 0.26 (1.74)\n320 9.39 (74.91) 4.68 (39.48) 2.69 (18.95) 1.24 (9.94) 0.68 (5.25) 0.45 (3.08) 0.38 (2.71) 0.36 (2.46)\n640 13.21 (119.66) 6.93 (59.31) 3.59 (28.55) 1.53 (10.68) 0.95 (8.7) 0.63 (4.94) 0.53 (3.74) 0.5(3.55)\n1000 32.34 (443.91) 16.11 (185.67) 11.54 (92.23) 4.65 (37.55) 2.02 (23.14) 1.15 (12.29) 0.77 (7.42) 0.64 (4.98)\n2000 32.29 (372.54) 15.99 (182.27) 8.02 (91.73) 4.08 (45.89) 2.19 (24.14) 1.36 (12.32) 1.08 (8.03) 1.0(6.93)\n22ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable 2.Effective Number ofBits from RMS Noise and(Peak-to-Peak Noise)\natAVDD =5V,AVSS =0V,andExternal Reference =2.5V\nDATA\nRATE\n(SPS)PGA SETTING\n1 2 4 8 16 32 64 128\n5 22.1 (19.9) 21.8 (19.3) 21.7 (19.3) 21.6 (19.3) 21.6 (19.4) 21.1 (18.9) 20.6 (18.1) 19.6 (17.5)\n10 21.6 (19.1) 21.5 (19.4) 21.3 (18.8) 21.1 (18.8) 21(18.8) 20.9 (18.3) 20.3 (17.7) 19.1 (16.8)\n20 21(18.5) 21(18.5) 20.7 (18.3) 20.8 (18.3) 20.7 (18.2) 20.3 (17.7) 19.6 (17.2) 18.7 (16.1)\n40 20.8 (18.1) 20.8 (18.3) 20.8 (18.3) 20.6 (18.1) 20.4 (18.1) 20.1 (17.6) 19(16.6) 18.1 (15.6)\n80 20.4 (17.8) 20.4 (17.6) 20.6 (17.9) 20.3 (17.5) 20(17.3) 19.6 (16.9) 18.6 (16) 17.7 (15.2)\n160 19.9 (16.9) 19.9 (17.1) 19.9 (17) 19.8 (16.9) 19.5 (16.7) 19.2 (16.3) 18.1 (15.5) 17.2 (14.5)\n320 19(16) 19(16) 18.8 (16) 18.9 (15.9) 18.8 (15.9) 18.4 (15.6) 17.6 (14.8) 16.7 (14)\n640 18.5 (15.4) 18.5 (15.4) 18.4 (15.4) 18.6 (15.8) 18.3 (15.1) 17.9 (14.9) 17.2 (14.4) 16.3 (13.4)\n1000 17.2 (13.5) 17.2 (13.7) 16.7 (13.7) 17(14) 17.2 (13.7) 17.1 (13.6) 16.6 (13.4) 15.9 (12.9)\n2000 17.2 (13.7) 17.3 (13.7) 17.2 (13.7) 17.2 (13.7) 17.1 (13.7) 16.8 (13.6) 16.1 (13.2) 15.3 (12.5)\nTable 3.Noise inμVRMSand(μVPP)\natAVDD =5V,AVSS =0V,andInternal Reference =2.048 V\nDATA\nRATE\n(SPS)PGA SETTING\n1 2 4 8 16 32 64 128\n5 1.35 (7.78) 0.7(4.17) 0.35 (2.03) 0.17 (0.95) 0.1(0.53) 0.06 (0.32) 0.05 (0.31) 0.05 (0.29)\n10 1.8(10.82) 0.88 (5.26) 0.5(2.75) 0.24 (1.47) 0.13 (0.8) 0.09 (0.49) 0.07 (0.39) 0.07 (0.4)\n20 2.62 (14.32) 1.22 (7.05) 0.66 (3.88) 0.35 (2.05) 0.19 (1.09) 0.12 (0.66) 0.1(0.61) 0.1(0.55)\n40 2.64 (16.29) 1.34 (7.75) 0.69 (4.06) 0.35 (2.07) 0.21 (1.15) 0.15 (0.85) 0.14 (0.81) 0.13 (0.75)\n80 3.69 (23.62) 1.82 (10.81) 0.89 (5.48) 0.51 (2.68) 0.3(1.69) 0.21 (1.32) 0.2(1.09) 0.18 (0.98)\n160 5.7(35.74) 2.63 (16.9) 1.34 (8.82) 0.68 (4.24) 0.4(2.65) 0.3(1.92) 0.28 (1.88) 0.26 (1.57)\n320 9.67 (67.44) 4.95 (35.3) 2.59 (17.52) 1.29 (8.86) 0.72 (4.35) 0.49 (3.03) 0.4(2.44) 0.37 (2.34)\n640 13.66 (93.06) 7.04 (45.2) 3.63 (18.73) 1.84 (12.97) 1.02 (6.51) 0.68 (4.2) 0.58 (3.69) 0.53 (3.5)\n1000 31.18 (284.59) 16(129.77) 7.58 (61.3) 3.98 (33.04) 2.08 (16.82) 1.16 (9.08) 0.83 (5.42) 0.68 (4.65)\n2000 31.42 (273.39) 15.45 (130.68) 8.07 (67.13) 4.06 (36.16) 2.29 (19.22) 1.38 (9.87) 1.06 (6.93) 1.0(6.48)\nTable 4.Effective Number ofBits from RMS Noise and(Peak-to-Peak Noise)\natAVDD =5V,AVSS =0V,andInternal Reference =2.048 V\nDATA\nRATE\n(SPS)PGA SETTING\n1 2 4 8 16 32 64 128\n5 21.5 (19) 21.5 (18.9) 21.5 (18.9) 21.5 (19) 21.3 (18.9) 21(18.6) 20.2 (17.7) 19.2 (16.8)\n10 21.1 (18.5) 21.1 (18.6) 21(18.4) 21(18.4) 20.9 (18.3) 20.5 (18) 19.8 (17.3) 18.7 (16.3)\n20 20.6 (18.1) 20.7 (18.1) 20.6 (18) 20.5 (17.9) 20.4 (17.8) 20.1 (17.6) 19.2 (16.7) 18.3 (15.8)\n40 20.6 (17.9) 20.5 (18) 20.5 (17.9) 20.5 (17.9) 20.2 (17.8) 19.7 (17.2) 18.8 (16.3) 17.9 (15.4)\n80 20.1 (17.4) 20.1 (17.5) 20.1 (17.5) 20(17.5) 19.7 (17.2) 19.2 (16.6) 18.3 (15.8) 17.5 (15)\n160 19.5 (16.8) 19.6 (16.9) 19.5 (16.8) 19.5 (16.9) 19.3 (16.6) 18.7 (16) 17.8 (15.1) 16.9 (14.3)\n320 18.7 (15.9) 18.7 (15.8) 18.6 (15.8) 18.6 (15.8) 18.4 (15.8) 18(15.4) 17.3 (14.7) 16.4 (13.7)\n640 18.2 (15.4) 18.1 (15.5) 18.1 (15.7) 18.1 (15.3) 17.9 (15.3) 17.5 (14.9) 16.8 (14.1) 15.9 (13.2)\n1000 17(13.8) 17(13.9) 17(14) 17(13.9) 16.9 (13.9) 16.8 (13.8) 16.2 (13.5) 15.5 (12.7)\n2000 17(13.9) 17(13.9) 17(13.9) 16.9 (13.8) 16.8 (13.7) 16.5 (13.7) 15.9 (13.2) 15(12.3)\n23ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable 5.Noise inμVRMSand(μVPP)\natAVDD =3V,AVSS =0V,andInternal Reference =2.048 V\nDATA\nRATE\n(SPS)PGA SETTING\n1 2 4 8 16 32 64 128\n5 2.5(14.24) 1.32 (6.92) 0.67 (3.48) 0.32 (1.68) 0.17 (0.9) 0.09 (0.51) 0.08 (0.42) 0.07 (0.39)\n10 3.09 (16.85) 1.69 (9.32) 0.82 (4.68) 0.42 (2.41) 0.23 (1.18) 0.11 (0.63) 0.11 (0.66) 0.1(0.55)\n20 4.55 (24.74) 2.19 (12.82) 1.07 (5.94) 0.55 (3.38) 0.28 (1.66) 0.16 (1.0) 0.15 (0.92) 0.14 (0.87)\n40 5.06 (34.59) 2.39 (14.49) 1.27 (7.75) 0.66 (4.01) 0.36 (2.18) 0.21 (1.16) 0.21 (1.27) 0.15 (0.84)\n80 6.63 (43.46) 3.28 (20.22) 1.79 (10.64) 0.89 (5.48) 0.47 (2.95) 0.29 (1.63) 0.28 (1.64) 0.21 (1.24)\n160 9.75 (68.28) 4.89 (32.19) 2.36 (17.74) 1.26 (9.87) 0.65 (4.77) 0.4(2.6) 0.4(2.7) 0.3(2.12)\n320 19.22 (140.06) 9.8(82.24) 4.81 (32.74) 2.47 (18.59) 1.27 (9.45) 0.71 (5.83) 0.5(3.36) 0.43 (2.86)\n640 27.07 (192.96) 13.54 (100.26) 6.88 (49.07) 3.4(25.93) 1.76 (12.49) 1.02 (7.49) 0.71 (4.81) 0.6(4.06)\n1000 40.83 (388.28) 20.39 (185.96) 10.39 (89.38) 5.09 (43.28) 2.66 (22.78) 1.45 (11.01) 0.93 (6.74) 0.74 (4.86)\n2000 42.06 (322.85) 21.15 (166.75) 10.66 (92.68) 5.61 (44.08) 2.92 (23.06) 1.68 (11.71) 1.19 (8.23) 1.05 (6.97)\nTable 6.Effective Number ofBits from RMS and(Peak-to-Peak Noise)\natAVDD =3V,AVSS =0V,andInternal Reference =2.048 V\nDATA\nRATE\n(SPS)PGA SETTING\n1 2 4 8 16 32 64 128\n5 20.6 (18.1) 20.6 (18.2) 20.5 (18.2) 20.6 (18.2) 20.5 (18.1) 20.4 (17.9) 19.6 (17.2) 18.8 (16.3)\n10 20.3 (17.9) 20.2 (17.7) 20.3 (17.7) 20.2 (17.7) 20.1 (17.7) 20.1 (17.6) 19.1 (16.6) 18.3 (15.8)\n20 19.8 (17.3) 19.8 (17.3) 19.9 (17.4) 19.8 (17.2) 19.8 (17.2) 19.6 (17) 18.7 (16.1) 17.8 (15.2)\n40 19.6 (16.9) 19.7 (17.1) 19.6 (17.0) 19.6 (17) 19.5 (16.8) 19.2 (16.8) 18.2 (15.6) 17.7 (15.2)\n80 19.2 (16.5) 19.3 (16.6) 19.1 (16.6) 19.1 (16.5) 19(16.4) 18.7 (16.3) 17.8 (15.3) 17.2 (14.7)\n160 18.7 (15.9) 18.7 (16) 18.7 (15.8) 18.6 (15.7) 18.6 (15.7) 18.3 (15.6) 17.3 (14.5) 16.7 (13.9)\n320 17.7 (14.8) 17.7 (14.6) 17.7 (14.9) 17.7 (14.7) 17.6 (14.7) 17.5 (14.4) 17(14.2) 16.2 (13.4)\n640 17.2 (14.4) 17.2 (14.3) 17.2 (14.3) 17.2 (14.3) 17.1 (14.3) 16.9 (14.1) 16.5 (13.7) 15.7 (12.9)\n1000 16.6 (13.4) 16.6 (13.4) 16.6 (13.5) 16.6 (13.5) 16.6 (13.5) 16.4 (13.5) 16.1 (13.2) 15.4 (12.7)\n2000 16.6 (13.6) 16.6 (13.6) 16.6 (13.4) 16.5 (13.5) 16.4 (13.4) 16.2 (13.4) 15.7 (12.9) 14.9 (12.2)\nAIN0/IEXC\nAIN1/IEXCBurnout\nDetect\nBurnout\nDetect3rd Order\nû\x08\x03\x03\nModulatorAVDD REFP1 REFN1 DVDD\nADS1247\nADS1248\nSCLK\nDIN\nDRDY\nDOUT/DRDY\nCS\nSTART\nRESET\nDGND CLK AVSSInput\nMuxVBIAS\nPGAAdjustable\nDigital\nFilterSerial\nInterface\nAnd\nControl\nInternal OscillatorAIN2/IEXC/GPIO2\nAIN3/IEXC/GPIO3\nAIN4/IEXC/GPIO4\nAIN5/IEXC/GPIO5\nAIN6/IEXC/GPIO6\nAIN7/IEXC/GPIO7REFP0/\nGPIO0REFN0/\nGPIO1\nVREF MuxVoltage\nReference\nGPIO\nSystem\nMonitorVREFOUT VREFCOM\nIEXC1 IEXC2ADS1248 Only\nADS1248 OnlyDual\nIDACs\nADS1248 Only\nAINP\nAINNBurnout\nDetect\nBurnout\nDetect3rd Order\nû\x08\x03\x03\nModulatorAVDD REFP REFN DVDD\nADS1246\nSCLK\nDIN\nDRDY\nDOUT/DRDY\nCS\nSTART\nRESET\nDGND CLK AVSSInput\nMuxVBIAS\nPGAAdjustable\nDigital\nFilterSerial\nInterface\nAnd\nControl\nInternal Oscillator\n24ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9Detailed Description\n9.1 Overview\nTheADS1246, ADS1247 andADS1248 devices arehighly integrated 24-bit data converters. Thedevices include\nalow-noise, high-input impedance programmable gain amplifier (PGA), adelta-sigma (ΔΣ)ADC with an\nadjustable single-cycle settling digital filter, internal oscillator, andanSPI-compatible serial interface.\nThe ADS1247 and ADS1248 also include aflexible input multiplexer with system monitoring capability and\ngeneral-purpose I/Osettings, avery low-drift voltage reference, and twomatched current sources forsensor\nexcitation. Figure 49andFigure 50show thevarious functions incorporated ineach device.\n9.2 Functional Block Diagram\nFigure 49.ADS1246 Block Diagram\nFigure 50.ADS1247, ADS1248 Block Diagram\nSystem Monitors\nT emperature\nDiodeVREFP\nVREFN\nVREFP1/4\nVREFN1/4\nVREFP0/4\nVREFN0/4\nAVDD/4\nAVSS/4\nDVDD/4\nDGND/4 ADS1248 OnlyADS1247/48 OnlyVBIASAIN0\nAIN1VBIAS\nAIN2VBIAS\nAIN3VBIAS\nAIN4VBIAS\nAIN5VBIAS\nAIN6VBIAS\nAIN7AVDD\nIDAC1 IDAC2AVDD\nVBIASPGAAINP\nAVSSAVDD\nBurnout Current Source\n(0.5 A, 2 A, 10/c109 /c109 /c109 A)\nBurnout Current Source\n(0.5 A, 2 A, 10/c109 /c109 /c109 A)AINNTo\nADCAVSS\nAVSS\nAVSS\nAVSS\nAVSS\nAVSS\nAVSS\nAVSSAVDD\nAVDD\nAVDD\nAVDD\nAVDD\nAVDD\nAVDD\nAVDDAVDD AVDD\n25ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.3 Feature Description\n9.3.1 ADC Input andMultiplexer\nThe ADC measures theinput signal through theonboard PGA. Allanalog inputs areconnected totheinternal\nAIN PorAIN Nanalog inputs through theanalog multiplexer. Figure 51shows ablock diagram oftheanalog input\nmultiplexer.\nTheinput multiplexer connects toeight (ADS1248) orfour(ADS1247) analog inputs. Anyanalog input pincanbe\nselected asthepositive input ornegative input through theMUX0 register, while theADS1246 hasAINP and\nAINN connections forasingle differential channel. The multiplexer also allows theon-chip excitation current and\nbias voltage tobeselected toaspecific channel.\nThrough theinput multiplexer, theambient temperature (internal temperature sensor), AVDD, DVDD, and\nexternal reference areallselectable formeasurement. SeeSystem Monitor fordetails.\nOntheADS1247 andADS1248, theanalog inputs canalso beconfigured asgeneral-purpose inputs andoutputs\n(GPIOs). SeeGeneral-Purpose Digital I/Oformore details.\nFigure 51.Analog Input Multiplexer Circuit\n454 \r\n+\n+454 \r\n7.5 pF7.5 pF\n7.5 pF\n7.5 pFCA1\nA2R\nRADCAINP\nAINNRGRF\nRF\n¸¸\n¹·\n¨¨\n©§ \x98\x10\x10 dd¸¸\n¹·\n¨¨\n©§ \x98\x0e\x0e2GainV  V  0.1  AVDDV2GainV  V  0.1  AVSSMAX IN\nCMMAX IN\n26ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedESD diodes protect theADC inputs. Toprevent these diodes from turning on,make sure thevoltages onthe\nanalog input pins donotdrop below AVSS bymore than 100mV, anddonotexceed AVDD bymore than 100\nmV, asshown inEquation 2.Thesame caution istrueiftheinputs areconfigured tobeGPIOs.\nAVSS –100mV<V(AINX) <AVDD +100mV (2)\n9.3.2 Low-Noise PGA\nThe ADS1246, ADS1247, andADS1248 feature alow-drift, low-noise, high input impedance programmable gain\namplifier (PGA). ThePGA canbesettogains of1,2,4,8,16,32,64,or128byregister SYS0. Figure 52shows\nasimplified diagram ofthePGA.\nThePGA consists oftwochopper-stabilized amplifiers (A1andA2)andaresistor feedback network thatsets the\ngain ofthePGA. The PGA input isequipped with anelectromagnetic interference (EMI) filter, asshown in\nFigure 52.Note that aswith anyPGA, ensure that theinput voltage stays within thespecified common-mode\ninput range. Thecommon-mode input voltage (VCM)must bewithin therange shown inEquation 3.\n(3)\nFigure 52.Simplified Diagram ofthePGA\nGain ischanged inside thedevice using avariable resistor, RG.The differential full-scale input voltage range\n(FSR) ofthePGA isdefined bythegain setting andthereference voltage used, asshown inEquation 4.\nFSR =±VREF/Gain (4)\nTable 7shows thecorresponding full-scale input ranges when using theinternal 2.048-V reference.\nTable 7.PGA Full-Scale Range\nPGA GAIN SETTING FSR\n1 ±2.048 V\n2 ±1.024 V\n4 ±0.512 V\n8 ±0.256 V\n16 ±0.128 V\n32 ±0.064 V\n64 ±0.032 V\n128 ±0.016 V\nAINP\nRFA1\nAINNRF\nA2RGOUTP\nOUTN½ VIN\n½ Gain·V IN+\n-\n+-½ VINVCM = ½ (V (AINP) + V(AINN))  \n½ Gain·V IN\n27ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.3.2.1 PGA Common-Mode Voltage Requirements\nTostay within thelinear operating range ofthePGA, theinput signals must meet certain requirements thatare\ndiscussed inthissection.\nThe outputs ofboth amplifiers (A1andA2)inFigure 52cannotswing closer tothesupplies (AVSS andAVDD)\nthan 100 mV. Iftheoutputs OUT Pand OUT Naredriven towithin 100 mVofthesupply rails, theamplifiers\nsaturate andconsequently become nonlinear. Toprevent thisnonlinear operating condition, theoutput voltages\nmust meet Equation 5.\nAVSS +0.1V≤V(OUTN) ,V(OUTP)≤AVDD –0.1V (5)\nTranslating therequirements ofEquation 5into requirements referred tothePGA inputs (AIN Pand AIN N)is\nbeneficial because there isnodirect access totheoutputs ofthePGA. ThePGA employs asymmetrical design;\ntherefore, thecommon-mode voltage attheoutput ofthePGA canbeassumed tobethesame asthecommon-\nmode voltage oftheinput signal, asshown inFigure 53.\nFigure 53.PGA Common-Mode Voltage\nThecommon-mode voltage iscalculated using Equation 6.\nVCM=½(V(AINP) +V(AINN))=½(V(OUTP) +V(OUTN) ) (6)\nThevoltages atthePGA inputs (AIN PandAIN N)canbeexpressed asEquation 7andEquation 8.\nV(AINP) =VCM+½VIN (7)\nV(AINN) =VCM–½VIN (8)\nTheoutput voltages (V(OUTP) andV(OUTN) )canthen becalculated asEquation 9andEquation 10.\nV(OUTP) =VCM+½Gain ·VIN (9)\nV(OUTN) =VCM–½Gain ·VIN (10)\nThe requirements fortheoutput voltages ofamplifiers A1and A2(Equation 5)can now betranslated into\nrequirements fortheinput common-mode voltage range using Equation 9and Equation 10,which aregiven in\nEquation 11andEquation 12.\nVCM(MIN)≥AVSS +0.1V+½Gain ·VIN(MAX) (11)\nVCM(MAX)≤AVDD –0.1V–½Gain ·VIN(MAX) (12)\nTocalculate theminimum and maximum common-mode voltage limits, themaximum differential input voltage\n(VIN(MAX))thatoccurs intheapplication must beused. VIN(MAX) canbeless than themaximum possible full-scale\nvalue.\nV(AINP) = 0.95 V\nRFA1\nV(AINN) = 0.85 VRF\nA2RF / 7.5V(OUTP) = 1.7 V\nV(OUTN) = 0.1 V50 mV\n800 mV+\n-\n+-50 mVVCM = 0.9 V  \n800 mV\n28ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.3.2.2 PGA Common-Mode Voltage Calculation Example\nThe following paragraphs explain how toapply Equation 11andEquation 12toahypothetical application. The\nsetup forthisexample isAVDD =3.3V,AVSS =0V,andgain =16,using anexternal reference, VREF=2.5V.\nThe maximum possible differential input voltage VIN=(V(AINP) –V(AINN) )thatcanbeapplied isthen limited tothe\nfull-scale range ofFSR =±2.5V/16=±0.156 V.Consequently, Equation 11andEquation 12yield anallowed\nVCMrange of1.35 V≤VCM≤1.95 V.\nIfthesensor signal connected totheinputs inthishypothetical application does notmake useoftheentire full-\nscale range butislimited toVIN(MAX) =±0.1V,forexample, then thisreduced input signal amplitude relaxes the\nVCMrestriction to0.9V≤VCM≤2.4V.\nInthecase ofafully-differential sensor signal, each input (AIN P,AIN N)can swing upto±50mVaround the\ncommon-mode voltage (V(AINP) +V(AINN) )/2,which must remain between thelimits of0.9Vand 2.4V.The\noutput ofasymmetrical wheatstone bridge isanexample ofafully-differential signal. Figure 54shows asituation\nwhere thecommon-mode voltage oftheinput signal isatthelowest limit. V(OUTN) isexactly at0.1Vinthiscase.\nAny further decrease incommon-mode voltage (VCM)orincrease indifferential input voltage (VIN)drives V(OUTN)\nbelow 0.1Vandsaturates amplifier A2.\nFigure 54.Example where VCMisatLowest Limit\nIncontrast, thesignal ofanRTD isofapseudo-differential nature (ifimplemented asshown inone ofthe\napplication example sections, 3-Wire RTD Measurement ),where thenegative input isheld ataconstant voltage\nother than 0Vand only thevoltage onthepositive input changes. When apseudo-differential signal must be\nmeasured, thenegative input inthisexample must bebiased atavoltage from 0.85 Vto2.35 V.The positive\ninput canthen swing uptoVIN(MAX) =100mVabove thenegative input. Inthiscase, thecommon-mode voltage\nchanges atthesame time thevoltage onthepositive input changes. That is,while theinput signal swings\nbetween 0V≤VIN≤VIN(MAX),thecommon-mode voltage swings between V(AINN)≤VCM≤V(AINN) +½VIN(MAX).\nSatisfying thecommon-mode voltage requirements forthemaximum input voltage VIN(MAX) ensures the\nrequirements aremetthroughout theentire signal range.\nFigure 55andFigure 56show examples ofboth fully-differential andpseudo-differential signals, respectively.\n0 V1.0 VAINP\nAINN100 mVVCM\n0 V1.0 VAINP\nAINN100 mVVCM\n29ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) Input current with VCM=2.5V.TA=25°C,AVDD =5V,andAVSS =0V.Figure 55.Fully-Differential Input Signal Figure 56.Pseudo-Differential Input Signal\nNOTE\nWith aunipolar power supply, theinput range does notextend totheground. Equation 11\nandEquation 12show thecommon-mode voltage requirements.\n•VCM(MIN)≥AVSS +0.1V+½Gain ·VIN(MAX)\n•VCM(MAX)≤AVDD –0.1V–½Gain ·VIN(MAX)\n9.3.2.3 Analog Input Impedance\nThedevice inputs arebuffered through ahigh-input impedance PGA before they reach theΔΣmodulator. Forthe\nmajority ofapplications, theinput current isminimal and can beneglected. However, because thePGA is\nchopper-stabilized fornoise andoffset performance, theinput impedance isbest described asasmall absolute\ninput current. The absolute input current forselected channels isapproximately proportional totheselected\nmodulator clock. Table 8shows thetypical values forthese currents with adifferential voltage coefficient andthe\ncorresponding input impedances over data rate.\nTable 8.Typical Values forAnalog Input Current over Data Rate(1)\nCONDITION ABSOLUTE INPUT CURRENT EFFECTIVE INPUT IMPEDANCE\nDR=5SPS, 10SPS, 20SPS ±(0.5nA+0.1nA/V) 5000 MΩ\nDR=40SPS, 80SPS, 160SPS ±(2nA+0.5nA/V) 1200 MΩ\nDR=320SPS, 640SPS, 1kSPS ±(4nA+1nA/V) 600MΩ\nDR=2kSPS ±(8nA+2nA/V) 300MΩ\n9.3.3 Clock Source\nThe device can use either theinternal oscillator oranexternal clock. Connect theCLK pintoDGND before\npower uporreset toactivate theinternal oscillator. Connecting anexternal clock totheCLK pinatany time\ndeactivates theinternal oscillator, with thedevice then operating ontheexternal clock. After thedevice switches\ntotheexternal clock, itcannot beswitched back totheinternal oscillator without cycling thepower supplies or\nresetting thedevice.\n30ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.3.4 Modulator\nAthird-order delta-sigma modulator isused intheADS1246, ADS1247, and ADS1248 devices. The modulator\nconverts theanalog input voltage intoapulse code modulated (PCM) data stream. Tosave power, themodulator\nclock runs from 32kHzupto512kHzfordifferent data rates, asshown inTable 9.\n(1) Using theinternal oscillator oranexternal 4.096-MHz clock.Table 9.Modulator Clock Frequency forDifferent Data Rates\nDATA RATE\n(SPS)MODULATOR RATE (fMOD)(1)\n(kHz)fCLK/fMOD\n5,10,20 32 128\n40,80,160 128 32\n320, 640, 1000 256 16\n2000 512 8\n(1) Values shown forfCLK=4.096 MHz.9.3.5 Digital Filter\nThe ADC uses linear-phase finite impulse response (FIR) digital filters that canbeadjusted fordifferent output\ndata rates. Thedigital filter always settles inasingle cycle.\nTable 10shows theexact data rates when anexternal clock equal to4.096 MHz isused. Also shown isthe\nsignal –3-dB bandwidth, and the50-Hz and 60-Hz attenuation. Forgood 50-Hz or60-Hz rejection, useadata\nrateof20SPS orslower.\nThe frequency responses ofthedigital filter areshown inFigure 57toFigure 67.Figure 60illustrates adetailed\nview ofthefilter frequency response from 48Hzto62Hzfora20-SPS data rate. Allfilter plots aregenerated\nwith a4.096-MHz external clock.\nData rates anddigital filter frequency responses scale proportionally with changes inthesystem clock frequency.\nTheinternal oscillator frequency hasavariation, asspecified inElectrical Characteristics thatwillalso affect data\nrates andthedigital filter frequency response.\nTable 10.Digital Filter Specifications(1)\nNOMINAL\nDATA RATEACTUAL\nDATA RATE–3-dB\nBANDWIDTHATTENUATION\nfIN=50Hz±0.3Hz fIN=60Hz±0.3Hz fIN=50Hz±1Hz fIN=60Hz±1Hz\n5SPS 5.018 SPS 2.26 Hz –106dB –74dB –81dB –69dB\n10SPS 10.037 SPS 4.76 Hz –106dB –74dB –80dB –69dB\n20SPS 20.075 SPS 14.8 Hz –71dB –74dB –66dB –68dB\n40SPS 40.15 SPS 9.03 Hz — — — —\n80SPS 80.301 SPS 19.8 Hz — — — —\n160SPS 160.6 SPS 118Hz — — — —\n320SPS 321.608 SPS 154Hz — — — —\n640SPS 643.21 SPS 495Hz — — — —\n1000 SPS 1000 SPS 732Hz — — — —\n2000 SPS 2000 SPS 1465 Hz — — — —\n2000\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100\n/c45120\n0 400 600\nFrequency□(Hz)Magnitude□(dB)\n800 1000 1200 1400 1600 1800 2000\n2000\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100\n/c45120\n0 400 600\nFrequency□(Hz)Gain□(dB)\n800 1000 1200 1400 1600 1800 2000\n200\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100\n/c45120\n0 40 60\nFrequency□(Hz)Magnitude□(dB)\n80 100 120 140 160 180 200\n50 52 54 56 58 60/c4560\n/c4570\n/c4580\n/c4590\n/c45100\n/c45110\n/c45120\n48\nFrequency□(Hz)Magnitude□(dB)\n62\n200\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100\n/c45120\n0 40 60\nFrequency□(Hz)Magnitude□(dB)\n80 100 120 140 160 180 200\n200\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100\n/c45120\n0 40 60\nFrequency□(Hz)Magnitude□(dB)\n80 100 120 140 160 180 200\n31ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporatedspace\nFigure 57.Filter Profile with Data Rate =5SPS Figure 58.Filter Profile with Data Rate =10SPS\nFigure 59.Filter Profile with Data Rate =20SPS Figure 60.Detailed View ofFilter Profile with Data Rate =\n20SPS Between 48Hzand62Hz\nFigure 61.Filter Profile with Data Rate =40SPS Figure 62.Filter Profile with Data Rate =80SPS\n20\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100\n/c45120\n0 4 6\nFrequency□(kHz)Magnitude□(dB)\n8 10 12 14 16 18 20\n5000\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100\n/c45120\n0 1000 1500\nFrequency□(Hz)Magnitude□(dB)\n2000 2500 3000 3500 4000 4500 5000\n10\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100\n/c45120\n0 2 3\nFrequency□(kHz)Magnitude□(dB)\n4 5 6 7 8 9 10\n2000\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100\n/c45120\n0 400 600\nFrequency□(Hz)Magnitude□(dB)\n800 1000 1200 1400 1600 1800 2000\n5000\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100\n/c45120\n0 1000 1500\nFrequency□(Hz)Magnitude□(dB)\n2000 2500 3000 3500 4000 4500 5000\n32ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFigure 63.Filter Profile with Data Rate =160SPS Figure 64.Filter Profile with Data Rate =320SPS\nFigure 65.Filter Profile with Data Rate =640SPS Figure 66.Filter Profile with Data Rate =1kSPS\nFigure 67.Filter Profile with Data Rate =2kSPS\nREFN1 REFP1\nADCADS1248 Only\nREFN0 REFP0\nREFN REFPVREFCOM VREFOUT\nReference□MultiplexerInternal\nVoltage\nReference\n33ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.3.6 Voltage Reference Input\nThevoltage reference forthedevice isthedifferential voltage between REFP andREFN, given byEquation 13:\nVREF=V(REFP) –V(REFN) (13)\nInthecase oftheADS1246, these pins arededicated inputs. FortheADS1247 and ADS1248, there isa\nmultiplexer that selects thereference inputs, asshown inFigure 68.The reference input uses abuffer to\nincrease theinput impedance.\nAswith theanalog inputs, REFP0 andREFN0 canbeconfigured asdigital I/Os ontheADS1247 andADS1248.\nFigure 68.Reference Input Multiplexer\nThe reference input circuit hasESD diodes toprotect theinputs. Toprevent thediodes from turning on,make\nsure thevoltage onthereference input pinisnotless than AVSS –100mV, anddoes notexceed AVDD +100\nmV, asshown inEquation 14.\nAVSS –100mV<(V(REFP) orV(REFN) )<AVDD +100mV (14)\n9.3.7 Internal Voltage Reference\nTheADS1247 andADS1248 have aninternal voltage reference with alowtemperature coefficient. Theoutput of\nthevoltage reference is2.048 V(nominal) with thecapability ofboth sourcing andsinking upto10mAofcurrent.\nThe voltage reference must have acapacitor connected between VREFOUT andVREFCOM. The value ofthe\ncapacitance must beintherange of1μFto47μF.Large values provide more noise filtering ofthereference;\nhowever, theturnon time increases with capacitance, asshown inTable 11.Forstability reasons, VREFCOM\nmust have apath with animpedance less than 10ΩtoACground nodes, such asGND (fora0-Vto5-Vanalog\npower supply), orAVSS (fora±2.5-V analog power supply). Incase thisimpedance ishigher than 10Ω,connect\nacapacitor ofatleast 0.1μFbetween VREFCOM andanACground node (forexample, GND).\nNOTE\nBecause time isrequired forthevoltage reference tosettle tothefinal voltage, take care\nwhen thedevice isturned offbetween conversions. Allow adequate time fortheinternal\nreference tofully settle before starting anew conversion.\nTable 11.Internal Reference Settling Time\nVREFOUT CAPACITOR SETTLING ERROR TIME TOREACH THE SETTLING ERROR\n1μF±0.5% 70μs\n±0.1% 110μs\n4.7μF±0.5% 290μs\n±0.1% 375μs\n47μF±0.5% 2.2ms\n±0.1% 2.4ms\n34ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedThe internal reference iscontrolled bytheMUX1 register; bydefault, theinternal reference isoffafter power up\n(see ADS1247 and ADS1248 Detailed Register Definitions formore details). Therefore, theinternal reference\nmust first beturned onand then connected through theinternal reference multiplexer. Because theinternal\nreference isused togenerate thecurrent reference fortheexcitation current sources, itmust beturned onbefore\ntheexcitation currents become available.\n9.3.8 Excitation Current Sources\nThe ADS1247 andADS1248 provide twomatched excitation current sources (IDACs) forRTD applications. For\nthree-wire RTD applications, thematched current sources canbeused tocancel theerrors caused bysensor\nlead resistance. The output current ofthe IDACs can beprogrammed to50μA,100μA,250μA,\n500μA,750μA,1000μA,or1500μA.\nThe two matched current sources can beconnected todedicated current output pins IEXC1 and IEXC2\n(ADS1248 only), ortoany analog input pin(ADS1247 and ADS1248); seeADS1247 and ADS1248 Detailed\nRegister Definitions formore information. Both current sources canbeconnected tothesame pin.The internal\nreference must beturned onand theproper amount ofcapacitance applied toVREFOUT when using the\nexcitation current sources.\n9.3.9 Sensor Detection\nTohelp detect apossible sensor malfunction, thedevice provides selectable current sources (0.5μA,2μA,or\n10μA)toactasburn-out current sources. When enabled, one current source sources current totheselected\npositive analog input (AIN P)while theother current source sinks current from theselected negative analog input\n(AIN N).\nIncase ofanopen circuit inthesensor, these burn-out current sources pullthepositive input towards AVDD and\nthenegative input towards AVSS, resulting inafull-scale reading. Afull-scale reading may also indicate thatthe\nsensor isoverloaded orthatthereference voltage isabsent. Anear-zero reading may indicate ashorted sensor.\nThe absolute value oftheburn-out current sources typically varies by±10% andtheinternal multiplexer adds a\nsmall series resistance. Therefore, distinguishing ashorted sensor condition from anormal reading can be\ndifficult, especially ifanRCfilter isused attheinputs. Inother words, even ifthesensor isshorted, thevoltage\ndrop across theexternal filter resistance andtheresidual resistance ofthemultiplexer causes theoutput toread\navalue higher than zero.\nThe ADC readings ofafunctional sensor may becorrupted when theburn-out current sources areenabled. TI\nrecommends disabling theburn-out current sources when performing theprecision measurement, and only\nenabling them totestforsensor fault conditions.\n9.3.10 Bias Voltage Generation\nAselectable bias voltage isprovided forusewith unbiased thermocouples. Thebias voltage is(AVDD +AVSS) /\n2andcanbeapplied toanyanalog input channel through theinternal input multiplexer. The bias voltage turnon\ntimes fordifferent sensor capacitances arelisted inTable 12.\nThe internal bias voltage generator, when selected onmultiple channels, causes them tobeinternally shorted.\nBecause ofthis, take care tolimit theamount ofcurrent thatmay flow through thedevice. TIrecommends that\nunder nocircumstances should more than 5mAbeallowed toflow through thispath. This applies when the\ndevice isinoperation andwhen itispowered down.\nTable 12.Bias Voltage Settling Time\nSENSOR CAPACITANCE SETTLING TIME\n0.1μF 220μs\n1μF 2.2ms\n10μF 22ms\n200μF 450ms\nIOCFG\nAINx/GPIOx\nTo□Analog□MuxDIO□WRITEIODIR\nDIO□READREFx0/GPIOx\n35ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.3.11 General-Purpose Digital I/O\nThe ADS1248 haseight pins andtheADS1247 hasfour pins thatserve adual purpose aseither analog inputs\norgeneral-purpose digital inputs andoutputs (GPIOs).\nThree registers control thefunction oftheGPIO pins. Use theGPIO configuration register (IOCFG) toenable a\npinasaGPIO pin.The GPIO direction register (IODIR) configures theGPIO pinaseither aninput oranoutput.\nFinally, theGPIO data register (IODAT) contains theGPIO data. IfaGPIO pinisconfigured asaninput, the\nrespective IODAT[x] bitreads thestatus ofthepin;ifaGPIO pinisconfigured asanoutput, write theoutput\nstatus totherespective IODAT[x] bit.Formore information about theuseofGPIO pins, please seetheADS1247\nandADS1248 Detailed Register Definitions section.\nFigure 69shows adiagram ofhow these functions arecombined onto asingle pin.Note that when thepinis\nconfigured asaGPIO, thecorresponding logic ispowered from AVDD and AVSS. When theADS1247 and\nADS1248 areoperated with bipolar analog supplies, theGPIO outputs bipolar voltages. Care must betaken\nloading theGPIO pins when used asoutputs because large currents cancause droop ornoise ontheanalog\nsupplies.\nFigure 69.Analog andData Interface Pin\n9.3.12 System Monitor\nThe ADS1247 and ADS1248 provide asystem monitor function. This function canmeasure theanalog power\nsupply, digital power supply, external voltage reference, orambient temperature. Note that thesystem monitor\nfunction provides acoarse result. When thesystem monitor isenabled, theanalog inputs aredisconnected.\n9.3.12.1 Power-Supply Monitor\nThe system monitor canmeasure theanalog ordigital power supply. When measuring thepower supply (VSP),\ntheresulting conversion isapproximately 1/4oftheactual power supply voltage, asshown inEquation 15.\nConversion Result =(VSP/4)/VREF (15)\n9.3.12.2 External Voltage Reference Monitor\nThe ADC can measure theexternal voltage reference. Inthis configuration, themonitored external voltage\nreference (VREX)isconnected totheanalog input. Theresult (conversion code) isapproximately 1/4oftheactual\nreference voltage, asshown inEquation 16.\nConversion Result =(VREX/4)/VREF (16)\nNOTE\nThe internal reference voltage must beenabled when measuring anexternal voltage\nreference using thesystem monitor.\n9.3.12.3 Ambient Temperature Monitor\nOn-chip diodes provide temperature-sensing capability. When selecting thetemperature monitor function, the\nanodes oftwo diodes areconnected totheADC. Typically, thedifference indiode voltage is118 mVat\nTA=25°Cwith atemperature coefficient of405μV/°C.\nSTART\nSCLK1 24\nDRDY\nADS1246/47/48\nStatusConverting Power DownDOUT/DRDY\n2 3tSTART\ntCONV\n36ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.4 Device Functional Modes\n9.4.1 Power Up\nWhen DVDD ispowered up,theinternal power-on reset module generates apulse thatresets alldigital circuitry.\nAllthedigital circuits areheld inareset state for216system clocks toallow theanalog circuits andtheinternal\ndigital power supply tosettle. SPIcommunication cannot occur until theinternal reset isreleased.\n9.4.2 Reset\nWhen theRESET pingoes low, thedevice isimmediately reset. Allregisters arerestored todefault values. The\ndevice stays inreset mode aslong astheRESET pinstays low. When theRESET pingoes high, theADC\ncomes outofreset mode andisable toconvert data. After theRESET pingoes high, andwhen thesystem clock\nfrequency is4.096 MHz, thedigital filter and theregisters are held inareset state for0.6mswhen\nfCLK=4.096 MHz. Therefore, valid SPIcommunication canonly beresumed 0.6msafter theRESET pingoes\nhigh; seeFigure 4.When theRESET pingoes low, theclock selection isreset totheinternal oscillator.\nAreset canalso beperformed bytheRESET command through theserial interface andisfunctionally thesame\nasusing theRESET pin.Forinformation about using theRESET command, seeRESET (0000 011X) .\n9.4.3 Power-Down Mode\nPower consumption isreduced toaminimum byplacing thedevice intopower-down mode. There aretwoways\ntoputthedevice intopower-down mode: using theSLEEP command andtaking theSTART pinlow.\nDuring power-down mode, theinternal reference status depends onthesetting oftheVREFCON bitsinthe\nMUX1 register; seeRegister Maps fordetails.\n9.4.4 Conversion Control\nThe START pinprovides precise control ofconversions. Pulse theSTART pinhigh tobegin aconversion, as\nshown inFigure 70andTable 13.The conversion completion isindicated bytheDRDY pingoing lowandwith\ntheDOUT/ DRDY pinwhen theDRDY MODE bitis1intheIDAC0 register. When theconversion completes, the\ndevice automatically powers down. During power down, theconversion result canberetrieved; however, START\nmust betaken high before communicating with theconfiguration registers. The device stays powered down until\ntheSTART pinisreturned high tobegin anew conversion. When theSTART pinisreturned high, thedecimation\nfilter isheld inareset state for32modulator clock cycles internally toallow theanalog circuits tosettle.\nHolding theSTART pinhigh willconfigure thedevice tocontinuously convert asshown inFigure 71.\nFigure 70.Timing forSingle Conversion Using theStart Pin\nConverting Converting Converting ConvertingSTART\nDOUT/DRDY\nADS1246/47/48\nStatusData□Ready Data□Ready Data□Ready\n37ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) ForfCLK=4.096MHzTable 13.Start PinConversion Times forFigure 70(1)\nSYMBOL DESCRIPTION DATA RATE (SPS) VALUE UNIT\ntCONVTime from theSTART rising edge toDRDY and\nDOUT/ DRDY going low5 200.295 ms\n10 100.644 ms\n20 50.825 ms\n40 25.169 ms\n80 12.716 ms\n160 6.489 ms\n320 3.247 ms\n640 1.692 ms\n1000 1.138 ms\n2000 0.575 ms\nNOTE: SCLK held lowinthisexample.\nFigure 71.Timing forConversion With Start PinHigh\nWith theSTART pinheld high, theADC converts theselected input channels continuously. This configuration\ncontinues until theSTART pinistaken low. The START pincan also beused toperform synchronized\nmeasurements formulti-channel applications bypulsing theSTART pin.With multiple devices, ifeach device\nreceives theSTART pinpulse atthesame time, alldevices start aconversion ontheriseofthestart pin.Ifall\ndevices areoperating with thesame data rate, allofthedevices complete theconversion atthesame time.\nConversions canalso beinitiated through SPIcommands aswell. Similar tousing theSTART pin,thedevice can\nbeputintoapower-down mode using theSLEEP command. Functionally, thisissimilar totaking theSTART pin\nlow. Toinitiate aconversion, theWAKEUP command powers uptheADC and starts aconversion, similar to\nreturning theSTART pinhigh. Note that theSTART pinmust beheld high touse commands tocontrol\nconversions. Donotcombine using theSTART pinandusing commands tocontrol conversions.\nAlso, sending aSYNC command immediately starts anew ADC conversion. FortheSYNC command, thedigital\nfilter isreset, starting anew conversion without completing the previous conversion. This isuseful in\nsynchronizing conversions from multiple devices ormaintaining periodic timing from multiple channels.\nSimilarly, writing toany ofthefirst four registers (MUX0, VBIAS, MUX1, orSYS0; addresses 00h to04h)\nautomatically resets thedigital filter. Achange inanyofthese registers makes theappropriate setup change in\nthedevice, butalso restarts theconversion similar toaSYNC command.\n9.4.4.1 Settling Time forChannel Multiplexing\nThe device isatrue single-cycle settlingΔΣconverter. The firstdata available after thestart ofaconversion are\nfully settled and valid foruse, provided that theinput signal hassettled toitsfinal result. The time required to\nsettle isroughly equal totheinverse ofthedata rate. The exact time depends onthespecific data rate andthe\noperation thatresulted inthestart ofaconversion; seeTable 14forspecific values.\n38ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.4.4.2 Channel Cycling andOverload Recovery\nWhen cycling through channels, take care when configuring thedevice toensure thatsettling occurs within one\ncycle. Forsetups thatcycle through MUX channels, butdonotchange PGA anddata ratesettings, changing the\nMUX0 register issufficient. However, when changing PGA and data rate settings, ensure that anoverloaded\ncondition cannot occur during thetransmission. When configuration register data aretransferred tothedevice,\nnew settings become active attheendofeach register byte sent. Therefore, abrief overload condition canoccur\nduring thetransmission ofconfiguration data after thecompletion oftheMUX0 byte andbefore completion ofthe\nSYS0 byte. This temporary overload can result inintermittent incorrect readings. Toensure that anoverload\ndoes notoccur, itmay benecessary tosplit thecommunication intotwoseparate communications allowing the\nchange oftheSYS0 register before thechange oftheMUX0 register.\nIntheevent ofanoverloaded state, take care toensure single-cycle settling intothenext cycle. Because the\ndevice implements achopper-stabilized PGA, changing data rates during anoverload state can cause the\nchopper tobecome unstable. This instability results inslow settling time. Toprevent thisslow settling, always\nchange thePGA setting orMUX setting toanon-overloaded state before changing thedata rate.\n9.4.4.3 Single-Cycle Settling\nThe ADS1246, ADS1247, and ADS1248 arecapable ofsingle-cycle settling across allgains and data rates.\nHowever, toachieve single-cycle settling at2kSPS, special care must betaken with respect totheinterface\nusing WREG tochange aconfiguration register. When operating at2kSPS, theSCLK period must notexceed\n520 ns,and thetime between thebeginning ofwriting aregister byte data and thebeginning ofasubsequent\nregister byte data must notexceed 4.2µs.Additionally, when performing multiple individual write commands to\nthefirstfourregisters, wait atleast 64system clocks before initiating another write command.\n9.4.4.4 Digital Filter Reset Operation\nApart from theRESET command andtheRESET pin,thedigital filter isreset automatically when either awrite\noperation totheMUX0, VBIAS, MUX1, orSYS0 registers isperformed, when aSYNC command isissued, orthe\nSTART pinistaken high.\nThe filter isreset four system clocks (tCLK)after thefalling edge oftheseventh SCLK oftheSYNC command.\nSimilarly, ifany write operation takes place intheMUX0 register, regardless ofwhether theregister value\nchanged ornot,thefilter isreset after thecompletion oftheMUX0 write.\nIfanywrite activity takes place intheVBIAS, MUX1, orSYS0 registers, regardless ofwhether theregister value\nchanged ornot,thefilter isreset. The reset pulse lasts for32modulator clocks after thecompletion ofthewrite\noperation. Ifthere aremultiple write operations, theresulting reset pulse may beviewed astheANDed result of\nthedifferent active lowpulses created individually byeach action.\nTable 14shows theconversion time after afilter reset. Note thatthistime depends ontheoperation initiating the\nreset. Also, thefirstconversion after afilter reset hasaslightly different time than thesecond and subsequent\nconversions.\ncalingS  OffsetV  1.251calingS  GainV  2!\x10\nFinal□Output□Data□=□(Input OFC[2:0]) /c45 /c180FSC[2:0]\n400000h\nADC /c83\nOFC\nRegisterFinal\nOutputOutput□Data\nClipped□to□24□Bits/c180+\n/c45\nFSC□Register\n400000h\n39ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) ForfCLK=4.096 MHz.Table 14.Data Conversion Time\nNOMINAL\nDATA RATE\n(SPS)EXACT DATA\nRATE\n(SPS)FIRST DATA CONVERSION TIME AFTER FILTER RESET\nSECOND AND SUBSEQUENT\nCONVERSION TIME AFTER\nFILTER RESETSYNC COMMAND, MUX0\nREGISTER WRITEHARDWARE RESET, RESET\nCOMMAND, START PINHIGH,\nWAKEUP COMMAND, VBIAS,\nMUX1, orSYS0 REGISTER\nWRITE\n(ms)(1)NO.OF\nSYSTEM\nCLOCK\nCYCLES(ms)(1)NO.OF\nSYSTEM\nCLOCK\nCYCLES(ms)(1)NO.OF\nSYSTEM\nCLOCK\nCYCLES\n5 5.019 199.258 816160 200.26 820265 199.250 816128\n10 10.038 99.633 408096 100.635 412201 99.625 408064\n20 20.075 49.820 204064 50.822 208169 49.812 204032\n40 40.151 24.92 102072 25.172 103106 24.906 102016\n80 80.301 12.467 51064 12.719 52098 12.453 51008\n160 160.602 6.240 25560 6.492 26594 6.226 25504\n320 321.608 3.124 12796 3.25 13314 3.109 12736\n640 643.216 1.569 6428 1.695 6946 1.554 6368\n1000 1000 1.014 4156 1.141 4674 1 4096\n2000 2000 0.514 2108 0.578 2370 0.5 2048\n9.4.5 Calibration\nThe conversion data arescaled byoffset and gain registers before yielding thefinal output code. Asshown in\nFigure 72,theoutput ofthedigital filter isfirstsubtracted bytheoffset register (OFC) andthen multiplied bythe\nfull-scale register (FSC) todigitally scale thegain. Adigital clipping circuit ensures thattheoutput code does not\nexceed 24bits. Equation 17shows thescaling.\nFigure 72.Calibration Block Diagram\n(17)\nThe values oftheoffset andfull-scale registers aresetbywriting tothem directly, orthey aresetautomatically\nbycalibration commands.\nThe offset andgain calibration features areintended forcorrection ofminor system level offset andgain errors.\nWhen entering manual values intothecalibration registers, care must betaken toavoid scaling down thegain\nregister tovalues farbelow ascaling factor of1.0.Under extreme situations itispossible toover-range theADC.\nAvoid encountering situations where analog inputs areconnected tovoltages greater than VREF/gain.\nTake care when increasing digital gain with theFSC. When implementing custom digital gains less than 20%\nhigher than nominal andoffsets less than 40% offullscale, nospecial care isrequired. When operating atdigital\ngains greater than 20% higher than nominal andoffsets greater than 40% offullscale, make sure thattheoffset\nandgain registers follow theconditions ofEquation 18.\n(18)\n40ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.4.5.1 Offset Calibration Register: OFC[2:0]\nThe offset calibration register isa24-bit word, composed ofthree 8-bit registers. The offset isintwos\ncomplement format with amaximum positive value of7FFFFFh andamaximum negative value of800000h. This\nvalue issubtracted from theconversion data. Aregister value of000000h provides nooffset correction. Note that\nwhile theoffset calibration register value cancorrect offsets ranging from –FSto+FS (asshown inTable 15),\navoid overloading theanalog inputs.\n(1) Excludes effects ofnoise andinherent offset errors.Table 15.Final Output Code versus Offset Calibration Register Setting\nOFFSET REGISTER FINAL OUTPUT CODE WITH VIN=0(1)\n7FFFFFh 800000h\n000001h FFFFFFh\n000000h 000000h\nFFFFFFh 000001h\n800000h 7FFFFFh\n9.4.5.2 Full-Scale Calibration Register: FSC[2:0]\nThe full-scale orgain calibration register isa24-bit word composed ofthree 8-bit registers. The full-scale\ncalibration value is24-bit, straight binary, normalized to1.0atcode 400000h. Table 16summarizes thescaling\nofthefull-scale register. Note that while thefull-scale calibration register cancorrect gain errors >1(with gain\nscaling <1),make sure toavoid overloading theanalog inputs. Thedefault orreset value ofFSC depends onthe\nPGA gain setting. Adifferent factory-trimmed FSC reset value isstored foreach PGA gain setting which provides\ngain accuracy over allthedevice input ranges.\nNOTE\nThe factory-trimmed FSC reset value loads automatically whenever thePGA gain setting\nchanges.\nTable 16.Gain Correction Factor versus Full-Scale Calibration Register Setting\nFULL-SCALE REGISTER GAIN SCALING\n800000h 2.0\n400000h 1.0\n200000h 0.5\n000000h 0\n9.4.5.3 Calibration Commands\nThe device provides commands forthree types ofcalibration: system gain calibration, system offset calibration\nand selfoffset calibration. Where absolute accuracy isneeded, TIrecommends performing acalibration after\npower up,achange intemperature, achange ofgain, andinsome cases achange inchannel. Atthecompletion\nofcalibration, theDRDY signal goes lowindicating thecalibration hascompleted. The firstdata after calibration\narealways valid. IftheSTART pinistaken loworaSLEEP command isissued after anycalibration command,\nthedevice powers down after completing calibration.\nAfter acalibration hasstarted, allow thecalibration tocomplete before issuing anyother commands (other than\ntheSLEEP command). Issuing commands during acalibration canresult incorrupted data. Ifthisoccurs, either\nresend thecalibration command thatwas aborted orissue adevice reset.\n9.4.5.3.1 System Offset andSelf Offset Calibration\nSystem offset calibration corrects both internal andexternal offset errors. Thesystem offset calibration isinitiated\nbysending theSYSOCAL command while applying azero differential input (VIN=0)totheselected analog\ninputs while theinputs arewithin theinput common-mode range, ideally atmid-supply.\nDATA MOD CLKCALf16\nf32\nf50tTimen Calibratio \x0e\x0e  \n41ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedThe selfoffset calibration isinitiated bysending theSELFOCAL command. During selfoffset calibration, the\nselected inputs aredisconnected from theinternal circuitry and azero differential signal isapplied internally,\nconnecting theinputs tomid-supply. With both offset calibrations theoffset calibration register (OFC) isupdated\nafterwards. When either offset calibration command isissued, thedevice stops thecurrent conversion andstarts\nthecalibration procedure immediately. Anoffset calibration should beperformed before again calibration.\n9.4.5.3.2 System Gain Calibration\nSystem gain calibration corrects forgain error inthesignal path. The system gain calibration isinitiated by\nsending theSYSGCAL command while applying afull-scale input totheselected analog inputs. Afterwards the\nfull-scale calibration register (FSC) isupdated. When asystem gain calibration command isissued, thedevice\nstops thecurrent conversion andstarts thecalibration procedure immediately.\n9.4.5.4 Calibration Timing\nWhen calibration isinitiated, thedevice performs 16consecutive data conversions and averages theresults to\ncalculate thecalibration value. This provides amore accurate calibration value. The time required forcalibration\nisshown inTable 17andcanbecalculated using Equation 19:\nwhere fDATA isthedata rate. (19)\n(1) ForfCLK=4.096 MHz.Table 17.Calibration Time Versus Data Rate\nDATA RATE\n(SPS)CALIBRATION TIME (tCAL)\n(ms)(1)\n5 3201.01\n10 1601.01\n20 801.012\n40 400.26\n80 200.26\n160 100.14\n320 50.14\n640 25.14\n1000 16.14\n2000 8.07\n9.5 Programming\n9.5.1 Serial Interface\nThe device provides anSPI-compatible serial communication interface plus adata ready signal (DRDY).\nCommunication isfull-duplex with theexception ofafewlimitations inregards totheRREG command andthe\nRDATA command. These limitations areexplained indetail inCommands .Forthebasic serial interface timing\ncharacteristics, seeFigure 1andFigure 2ofthisdocument.\n9.5.1.1 Chip Select (CS)\nThe CSpinactivates SPIcommunication. CSmust belowbefore data transactions and must stay lowforthe\nentire SPI communication period. When CSishigh, theDOUT/ DRDY pinenters ahigh-impedance state.\nTherefore, reading and writing totheserial interface areignored and theserial interface isreset. DRDY pin\noperation isindependent ofCS.DRDY willstillindicate thatanew conversion hascompleted andisforced high\nasaresponse toSCLK, even ifCSishigh.\nTaking CShigh deactivates only theSPI communication with thedevice. Data conversion continues and the\nDRDY signal can bemonitored tocheck ifanew conversion result isready. Amaster device monitoring the\nDRDY signal canselect theappropriate slave device bypulling theCSpinlow.\nSCLK\nD[23]1 2 22 1 2 8 23 24 3\nD[22] D[21] D[2] D[1] D[0] DOUT/(1)DRDY\nDRDY\n42ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedProgramming (continued)\n9.5.1.2 Serial Clock (SCLK)\nSCLK provides theclock forserial communication. SCLK isaSchmitt-trigger input, butTIrecommends keeping\nSCLK asfreefrom noise aspossible toprevent glitches from inadvertently shifting thedata. Data areshifted into\nDINonthefalling edge ofSCLK andshifted outofDOUT ontherising edge ofSCLK.\n9.5.1.3 Data Input (DIN)\nDIN isused along with SCLK tosend data tothedevice. Data onDIN areshifted intothedevice onthefalling\nedge ofSCLK.\nThe communication ofthisdevice isfull-duplex innature. The device monitors commands shifted ineven when\ndata arebeing shifted out. Data that arepresent intheoutput shift register areshifted outwhen sending ina\ncommand. Therefore, make sure thatwhatever isbeing sent ontheDINpinisvalid when shifting outdata. When\nnocommand istobesent tothedevice when reading outdata, send theNOP command onDIN.\n9.5.1.4 Data Ready (DRDY)\nThe DRDY pingoes lowtoindicate anew conversion iscomplete, and theconversion result isstored inthe\nconversion result buffer. SCLK must beheld lowfortDTSafter theDRDY lowtransition (see Figure 2)sothatthe\nconversion result isloaded intoboth theresult buffer andtheoutput shift register. Therefore, issue nocommands\nduring thistime frame iftheconversion result istoberead outlater. This constraint applies only when CSis\nasserted andthedevice isinRDATAC mode. When CSisnotasserted, SPIcommunication with other devices\nontheSPIbusdoes notaffect loading oftheconversion result. After theDRDY pingoes low, itisforced high on\nthefirstfalling edge ofSCLK (sothattheDRDY pincanbepolled for0instead ofwaiting forafalling edge). If\ntheDRDY pinisnottaken high byclocking inSCLKs after itfalls low, ashort high pulse foraduration oftPWH\nindicates new data areready.\n9.5.1.5 Data Output andData Ready (DOUT/ DRDY)\nThe DOUT/ DRDY pinhastwomodes: data out(DOUT) only, orDOUT combined with data ready (DRDY). The\nDRDY MODE bitdetermines thefunction ofthispinandcanbefound intheIDregister intheADS1246 andthe\nIDAC0 register intheADS1247 andADS1248. Ineither mode, theDOUT/ DRDY pingoes toahigh-impedance\nstate when CSistaken high.\nWhen theDRDY MODE bitissetto0,thispinfunctions asDOUT only. Data areclocked outontherising edge\nofSCLK, MSB first(asshown inFigure 73).\nWhen theDRDY MODE bitissetto1,thispinfunctions asboth DOUT andDRDY. Data areshifted outaswith\nDOUT, butthepinadds theDRDY function. Note that thismode willnotbeoperational when thedevice isin\nstop read data continuous mode when theSDATAC command isgiven.\nThe DRDY MODE bitmodifies only theDOUT/ DRDY pinfunctionality. The DRDY pinfunctionality remains\nunaffected.\n(1)CStiedlow.\nFigure 73.Data Retrieval with theDRDY MODE Bit=0(Disabled)\nWhen theDRDY MODE bitisenabled andanew conversion iscomplete, DOUT/ DRDY goes lowifitishigh. Ifit\nisalready low, then DOUT/ DRDY goes high andthen goes low(asshown inFigure 74).Similar totheDRDY pin,\nafalling edge ontheDOUT/ DRDY pinsignals that anew conversion result isready. After DOUT/ DRDY goes\nlow, thedata canbeclocked outbyproviding 24SCLKs ifthedevice isinread data continuous mode. Inorder to\nforce DOUT/ DRDY high (sothatDOUT/ DRDY canbepolled fora0instead ofwaiting forafalling edge), ano\nSCLK\nDOUT/DRDY(1)\nDIN1 2 8\nRREG1 2 8\n00h1 2 8\nNOP1 2 8\nNOPXXh\nSCLK\nDOUT/DRDY(1)\nDIN\nDRDY1 2 24 2322\nD[21]3\nD[23] D[22] D[2] D[0]D[1]1 2 24\nD[23] D[22] D[0]1 2 8\nNOP NOP NOP\nSCLK\nDOUT/DRDY(1)\nDIN\nDRDY1 2 24 2322\nD[21]3\nD[23] D[22] D[2] D[0]D[1]1 2 24\nD[23] D[22] D[0]\nNOP NOP NOP\n43ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedProgramming (continued)\noperation command (NOP) oranyother command thatdoes notload thedata output register canbesent after\nreading outthedata. Because SCLKs can only besent inmultiples ofeight, aNOP can besent toforce\nDOUT/ DRDY high ifnoother command ispending. The DOUT/ DRDY pingoes high after thefirstrising edge of\nSCLK after reading theconversion result completely (asshown inFigure 75).The same condition also applies\nafter anRREG command. After alltheregister bitshave been read out, thefirstrising edge ofSCLK forces\nDOUT/ DRDY high. Figure 76shows anexample where sending anextra NOP command after reading outa\nregister with anRREG command forces theDOUT/ DRDY pinhigh.\n(1)CStiedlow.\nFigure 74.Data Retrieval with theDRDY MODE Bit=1(Enabled)\n(1)DRDY MODE bitenabled, CStiedlow.\nFigure 75.DOUT/ DRDY Forced High after Retrieving theConversion Result\n(1)DRDY MODE bitenabled, CStiedlow.\nFigure 76.DOUT/ DRDY Forced High after Reading Register Data\n9.5.1.6 SPIReset\nSPIcommunication isreset inseveral ways. Toreset theserial interface (without resetting theregisters orthe\ndigital filter), theCSpincanbepulled high. Taking theRESET pinlowresets theserial interface along with all\ntheother digital functions. Itwillalso return allregisters totheir default values andstart anew conversion.\nInsystems where CSistiedlowpermanently, register writes must always befully completed in8-bit increments.\nIfaglitch onSCLK disrupts SPIcommunications, commands willnotberecognized bythedevice. The device\nimplements atimeout function foralllisted commands intheevent that data arecorrupted and theCSpinis\npermanently tiedlow. TheSPItimeout willreset theinterface ifidlefor64conversion cycles.\n7FFFFFh\nOutput Code\n/c45FS /c188 0/c188 FS\nInput Voltage VIN7FFFFEh\n000001h/c188\n000000h\n800000hFFFFFFh\n800001h/c188\n/c45FS2/c45123\n223FS2/c45123\n223\n44ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedProgramming (continued)\n9.5.1.7 SPICommunication During Power-Down Mode\nWhen theSTART pinisloworthedevice isinpower-down mode, only theRDATA, RDATAC, SDATAC,\nWAKEUP, andNOP commands canbeissued. The RDATA command canbeused torepeatedly read thelast\nconversion result during power-down mode. Other commands donotfunction because theinternal clock isshut\ndown tosave power during power-down mode.\n9.5.2 Data Format\nThe device provides 24bitsofdata inbinary twos complement format. The size ofonecode (LSB) iscalculated\nusing Equation 20.\n1LSB =(2×VREF/Gain) /224=+FS /223(20)\nApositive full-scale (FS) input [VIN≥(+FS –1LSB) =(VREF/Gain –1LSB)] produces anoutput code of\n7FFFFFh andanegative full-scale input (VIN≤–FS=–VREF/Gain) produces anoutput code of800000h. The\noutput clips atthese codes forsignals that exceed full-scale. Table 18summarizes theideal output codes for\ndifferent input signals.\n(1) Excludes effects ofnoise, linearity, offset, andgain errors.Table 18.Ideal Output Code vsInput Signal\nINPUT SIGNAL, VIN\n(AIN P–AIN N)IDEAL OUTPUT CODE(1)\n≥FS(223–1)/2237FFFFFh\nFS/223000001h\n0 000000h\n–FS/223FFFFFFh\n≤–FS 800000h\nMapping oftheanalog input signal totheoutput codes isshown inFigure 77.\nFigure 77.Code Transition Diagram\n9.5.3 Commands\nThe device offers 13commands tocontrol device operation asshown inTable 19.Some ofthecommands are\nstand-alone commands (WAKEUP, SLEEP, SYNC, RESET, SYSOCAL, SYSGCAL, andSELFOCAL). There are\nthree additional commands used tocontrol theread ofdata from thedevice (RDATA, RDATAC, andSDATAC).\nThe commands toread (RREG) and write (WREG) configuration register data from and tothedevice require\nadditional information aspart oftheinstruction. Ano-operation command (NOP) canbeused toclock outdata\nfrom thedevice without clocking inacommand.\nOperands:\n45ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) When theSTART pinisloworthedevice isinpower-down mode, only theRDATA, RDATAC, SDATAC, WAKEUP, andNOP\ncommands canbeissued.•n=number ofregisters toberead orwritten (number ofbytes –1)\n•r=register (0to15)\n•x=don\'t care\nTable 19.SPICommands\nCOMMAND(1)DESCRIPTION 1stCOMMAND BYTE 2ndCOMMAND BYTE\nWAKEUP Exitpower-down mode 0000 000x (00h, 01h)\nSLEEP Enter power-down mode 0000 001x (02h, 03h)\nSYNC Synchronize ADC conversions 0000 010x (04h, 05h) 0000 010x (04,05h)\nRESET Reset todefault values 0000 011x (06h, 07h)\nNOP Nooperation 1111 1111 (FFh)\nRDATA Read data once 0001 001x (12h, 13h)\nRDATAC Read data continuous mode 0001 010x (14h, 15h)\nSDATAC Stop read data continuous mode 0001 011x (16h, 17h)\nRREG Read from register rrrr 0010 rrrr(2xh) 0000 nnnn\nWREG Write toregister rrrr 0100 rrrr(4xh) 0000 nnnn\nSYSOCAL System offset calibration 0110 0000 (60h)\nSYSGCAL System gain calibration 0110 0001 (61h)\nSELFOCAL Selfoffset calibration 0110 0010 (62h)\nRestrictedRestricted command.\nNever send tothedevice.1111 0001 (F1h)\n9.5.3.1 WAKEUP (0000 000x)\nUse theWAKEUP command topower upthedevice after aSLEEP command. After execution oftheWAKEUP\ncommand, thedevice powers uponthefalling edge oftheeighth SCLK.\n9.5.3.2 SLEEP (0000 001x)\nThe SLEEP command places thedevice into power-down mode. When theSLEEP command isissued, the\ndevice completes thecurrent conversion and then goes intopower-down mode. Note that thiscommand does\nnotautomatically power down theinternal voltage reference; seetheVREFCON bitsinMUX1 foreach device for\nfurther details.\nToexitpower-down mode, issue theWAKEUP command. Single conversions can beperformed byissuing a\nWAKEUP command followed byaSLEEP command.\nBoth WAKEUP andSLEEP arethesoftware command equivalents ofusing theSTART pintocontrol thedevice,\nasshown inFigure 78.\nNOTE\nIftheSTART pinisheld low, aWAKEUP command willnotpower upthedevice. When\nusing theSLEEP command, CSmust beheld lowfortheduration ofthepower-down\nmode.\nDIN\nSCLK\n0.6 msRESETANY SPI \nCOMMAND\n1 8 1 8 7\n4 tCLK\nDIN\nSCLK\n4 tCLK0000 010X\n1 80000 010XSYNC\nSynchronization \nOccurs Here7\nDIN\nSCLKSLEEP\n1 80000 001X 0000 000XWAKEUPCS\nDRDY\nStatus Normal Mode Power-down Mode Normal Mode\nStart New Conversion Finish Current  Conversion\n46ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFigure 78.SLEEP andWAKEUP Commands Operation\n9.5.3.3 SYNC (0000 010x)\nThe SYNC command resets theADC digital filter and starts anew conversion. The DRDY pinfrom multiple\ndevices connected tothesame SPIbus can besynchronized byissuing aSYNC command toallofdevices\nsimultaneously.\nFigure 79.SYNC Command Operation\n9.5.3.4 RESET (0000 011X)\nThe RESET command restores theregisters totherespective default values. This command also resets the\ndigital filter. RESET isthecommand equivalent ofusing theRESET pintoreset thedevice. However, the\nRESET command does notreset theserial interface. IftheRESET command isissued when theserial interface\nisoutofsynchonization duetoaglitch onSCLK, thedevice does notreset. TheCSpincanbeused toreset the\nserial interface first, and then aRESET command can beissued toreset thedevice. The RESET command\nholds theregisters andthedecimation filter inareset state for0.6mswhen thesystem clock frequency is4.096\nMHz, similar tothehardware reset. Therefore, SPI communication can beonly bestarted 0.6msafter the\nRESET command isissued, asshown inFigure 80.\nFigure 80.SPICommunication after anSPIReset\n9.5.3.5 RDATA (0001 001x)\nThe RDATA command loads themost recent conversion result into theoutput register. After issuing this\ncommand, theconversion result isread outbysending 24SCLKs, asshown inFigure 81.This command also\nworks inRDATAC mode.\nDIN\nDOUTDRDY\nRDATAC\nSCLK24□Bits\n1 8 1 24NOP 0001□010X\nSCLK\nDOUT\nDIN\nDRDYNOP NOP NOP RDATA NOP NOP1\nD[23] D[14] D[1] D[1] D[0] D[17] D[16] D[15] D[22] D[23] D[22]2 1 2 9 10 7 8 23 24 23 24\nD[0]\nSCLKDIN\nDOUTDRDY\nMSB0001□001X\nMid-Byte LSB\n1 8 1 24NOP NOP NOPRDATA\n47ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFigure 81.Read Data Once\nWhen performing multiple reads oftheconversion result, theRDATA command canbesent when thelasteight\nbits oftheconversion result arebeing shifted outduring thecourse ofthefirst read operation bytaking\nadvantage oftheduplex communication nature oftheserial interface, asshown inFigure 82.\nFigure 82.Using RDATA inFull-Duplex Mode\n9.5.3.6 RDATAC (0001 010x)\nTheRDATAC command enables read data continuous mode. This isthedefault mode after apower uporreset.\nInread data continuous mode, new conversion results areautomatically loaded onto DOUT. The conversion\nresult canbereceived from thedevice after theDRDY signal goes lowbysending 24SCLKs. Itisnotnecessary\ntoread back allthebits, aslong asthenumber ofbitsread outisamultiple ofeight. The RDATAC command\nmust beissued after DRDY goes low, andthecommand takes effect onthenext DRDY.\nBesure tocomplete data retrieval (conversion result orregister read-back) before DRDY returns low, orthe\nresulting data willbecorrupt. Successful register read operations inRDATAC mode require theknowledge of\nwhen thenext DRDY falling edge occurs.\nFigure 83.Read Data Continuously\n9.5.3.7 SDATAC (0001 011x)\nThe SDATAC command terminates read data continuous mode. Instop read data continuous mode, the\nconversion result isnotautomatically loaded onto DOUT when DRDY goes low, andregister read operations can\nbeperformed without interruption from new conversion results being loaded intotheoutput shift register. Use the\nRDATA command toretrieve conversion data. TheSDATAC command takes effect after thenext DRDY.\nDIN 0100 0010 0000 0001 MUX1 SYS0\n1st\nCommand2nd\nCommandData\nByteData\nByte\nDIN\nDOUT VBIAS0010□0001 0000□00011st\nCommand\nByte2nd\nCommand\nByte\nMUX1\nData□Byte Data□Byte\n48ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedIfDRDY isnotactively monitored fordata conversions, thestop read data continuous mode isthepreferred\nmethod ofreading data. Inthismode, aread ofADC data isnotinterrupted bythecompletion ofanew ADC\nconversion.\n9.5.3.8 RREG (0010 rrrr, 0000 nnnn)\nTheRREG command outputs thedata from upto15registers, starting with theregister address specified aspart\noftheinstruction. Thenumber ofregisters read isoneplus thevalue ofthesecond byte. Ifthecount exceeds the\nremaining registers, theaddresses wrap back tothebeginning. The twobyte command structure forRREG is\nlisted below.\n•First Command Byte: 0010 rrrr,where rrrristheaddress ofthefirstregister toread.\n•Second Command Byte: 0000 nnnn, where nnnn isthenumber ofbytes toread –1.\n•Byte(s): data read from theregisters areclocked outwith NOPs.\nItisnotpossible touse thefull-duplex nature oftheserial interface when reading outtheregister data. For\nexample, aSYNC command cannot beissued when reading outtheVBIAS and MUX1 data, asshown in\nFigure 84.Any command sent during thereadout oftheregister data isignored. Thus, TIrecommends sending\nNOPs through DINwhen reading outtheregister data.\nFigure 84.Read from Register\n9.5.3.9 WREG (0100 rrrr, 0000 nnnn)\nThe WREG command writes totheregisters, starting with theregister specified aspart oftheinstruction. The\nnumber ofregisters thatarewritten isoneplus thevalue ofthesecond byte. The command structure forWREG\nislisted below.\n•First Command Byte: 0100 rrrr,where rrrristheaddress ofthefirstregister tobewritten.\n•Second Command Byte: 0000 nnnn, where nnnn isthenumber ofbytes tobewritten –1.\n•Byte(s): data tobewritten totheregisters.\nFigure 85.Write toRegister\n9.5.3.10 SYSOCAL (0110 0000)\nThe SYSOCAL command initiates asystem offset calibration. Forasystem offset calibration, theinputs must be\nexternally shorted toavoltage within theinput common mode range. The inputs should benear themid-supply\nvoltage of(AVDD +AVSS) /2.The OFC register isupdated when thecommand completes. Timing forthe\ncalibration commands canbefound inFigure 86.\nDIN\nSCLKCALIBRATION \nCOMMAND\n1 8DRDY tCALCalibration \nStartsCalibration \nComplete\n4 tCLK\n49ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFigure 86.Calibration Command\n9.5.3.11 SYSGCAL (0110 0001)\nThe SYSGCAL command initiates thesystem gain calibration. Forasystem gain calibration, theinput should be\nsettofull-scale. The FSC register isupdated after thisoperation. Timing forthecalibration commands canbe\nfound inFigure 86.\n9.5.3.12 SELFOCAL (0110 0010)\nThe SELFOCAL command initiates aselfoffset calibration. The device internally shorts theinputs tomid-supply\nand performs thecalibration. The OFC register isupdated after this operation. Timing forthecalibration\ncommands canbefound inFigure 86.\n9.5.3.13 NOP (1111 1111)\nThis isano-operation command. This isused toclock outdata without clocking inacommand.\n9.5.3.14 Restricted Command (1111 0001)\nThis isarestricted command. This command should never beissued tothedevice.\n50ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.6 Register Maps\n9.6.1 ADS1246 Register Map\nTable 20.ADS1246 Register Map\nADDRESS REGISTER BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0\n00h BCS BCS[1:0] 0 0 0 0 0 1\n01h VBIAS 0 0 0 0 0 0 VBIAS[1:0]\n02h MUX1 CLKSTAT 0 0 0 0 MUXCAL[2:0]\n03h SYS0 0 PGA[2:0] DR[3:0]\n04h OFC0 OFC[7:0]\n05h OFC1 OFC[15:8]\n06h OFC2 OFC[23:16]\n07h FSC0 FSC[7:0]\n08h FSC1 FSC[15:8]\n09h FSC2 FSC[23:16]\n0Ah ID ID[3:0]DRDY\nMODE0 0 0\n9.6.2 ADS1246 Detailed Register Definitions\n9.6.2.1 BCS—Burn-out Current Source Register (offset =00h) [reset =01h]\nThese bitscontrol thesensor burn-out detect current source.\nFigure 87.Burn-out Current Source Register\n7 6 5 4 3 2 1 0\nBCS[1:0] 0 0 0 0 0 1\nR/W-0h R-0h R-0h R-0h R-0h R-0h R-1h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nTable 21.Burn-out Current Source Register Field Descriptions\nBit Field Type Reset Description\n7:6 BCS[1:0] R/W 0h Burn-out Detect Current Source\nThese bitscontrol thesetting ofthesensor burn-out detect\ncurrent source\n00:Burn-out current source off(default)\n01:Burn-out current source on,0.5μA\n10:Burn-out current source on,2μA\n11:Burn-out current source on,10μA\n5:0 RESERVED R 01h Reserved\nAlways write 000001\n51ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.6.2.2 VBIAS —Bias Voltage Register (offset =01h) [reset =00h]\nThis register enables abias voltage ontheanalog inputs.\nFigure 88.Bias Voltage Register\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 VBIAS[1:0]\nR-0h R-0h R-0h R-0h R-0h R-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nTable 22.Bias Voltage Register Field Descriptions\nBit Field Type Reset Description\n7:2 RESERVED R 00h Reserved\nAlways write 000000\n1 VBIAS[1] R/W 0h VBIAS[1] Voltage Enable\nAbias voltage ofmid-supply (AVDD +AVSS) /2isapplied to\nAINN\n0:Bias voltage isnotenabled (default)\n1:Bias voltage isapplied toAINN\n0 VBIAS[0] R/W 0h VBIAS[0] Voltage Enable\nAbias voltage ofmid-supply (AVDD +AVSS) /2isapplied to\nAINP\n0:Bias voltage isnotenabled (default)\n1:Bias voltage isapplied toAINP\n52ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.6.2.3 MUX —Multiplexer Control Register (offset =02h) [reset =x0h]\nFigure 89.Multiplexer Control Register\n7 6 5 4 3 2 1 0\nCLKSTAT 0 0 0 0 MUXCAL[2:0]\nR-xh R-0h R-0h R-0h R-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nTable 23.Multiplexer Control Register Field Descriptions\nBit Field Type Reset Description\n7 CLKSTAT R xh Clock status\nThis bitisread-only andindicates whether theinternal oscillator\norexternal clock isbeing used.\n0:Internal oscillator inuse\n1:External clock inuse\n6:3 RESERVED R 0h Reserved\nAlways write 0000\n2:0 MUXCAL R/W 0h System Monitor Control\nThese bitsareused toselect asystem monitor. TheMUXCAL\nselection supercedes theselections from theVBIAS register.\n000: Normal operation (default)\n001: Offset calibration. Theanalog inputs aredisconnected and\nAIN PandAIN Nareinternally connected tomid-supply (AVDD +\nAVSS) /2.\n010: Gain calibration. Theanalog inputs areconnected tothe\nvoltage reference.\n011: Temperature measurement. Theinputs areconnected toa\ndiode circuit thatproduces avoltage proportional totheambient\ntemperature ofthedevice.\nTable 24liststheADC input connection andPGA settings foreach MUXCAL setting. ThePGA setting reverts to\ntheoriginal SYS0 register setting when MUXCAL istaken back tonormal operation oroffset measurement.\nTable 24.MUXCAL Settings\nMUXCAL[2:0] PGA GAIN SETTING ADC INPUT\n000 SetbySYS0 register Normal operation\n001 SetbySYS0 register Offset calibration: inputs shorted tomid-supply (AVDD +AVSS) /2\n010 Forced to1 Gain calibration: V(REFP) –V(REFN) (full-scale)\n011 Forced to1 Temperature measurement diode\n53ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.6.2.4 SYS0 —System Control Register 0(offset =03h) [reset =00h]\nFigure 90.System Control Register 0\n7 6 5 4 3 2 1 0\n0 PGA[2:0] DR[3:0]\nR-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nTable 25.System Control Register 0Field Descriptions\nBit Field Type Reset Description\n7 RESERVED R 0h Reserved\nThis bitmust always besetto0\n6:4 PGA[2:0] R/W 0h Gain Setting forPGA\nThese bitsdetermine thegain ofthePGA\n000: PGA =1(default)\n001: PGA =2\n010: PGA =4\n011: PGA =8\n100: PGA =16\n101: PGA =32\n110: PGA =64\n111: PGA =128\n3:0 DR[3:0] R/W 0h Data Output Rate Setting\nThese bitsdetermine thedata output rateoftheADC\n0000: DR=5SPS (default)\n0001: DR=10SPS\n0010: DR=20SPS\n0011: DR=40SPS\n0100: DR=80SPS\n0101: DR=160SPS\n0110: DR=320SPS\n0111: DR=640SPS\n1000: DR=1000 SPS\n1001 to1111: DR=2000 SPS\n54ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.6.2.5 OFC—Offset Calibration Coefficient Registers (offset =04h, 05h, 06h) [reset =00h, 00h, 00h]\nThese bitsmake uptheoffset calibration coefficient register oftheADS1246.\nFigure 91.Offset Calibration Coefficient Registers\n7 6 5 4 3 2 1 0\nOFC[7:0]\nR/W-00h\n15 14 13 12 11 10 9 8\nOFC[15:8]\nR/W-00h\n23 22 21 20 19 18 17 16\nOFC[23:16]\nR/W-00h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nTable 26.Offset Calibration Coefficient Register Field Descriptions\nBit Field Type Reset Description\n23:0 OFC[23:0] R/W 000000h Offset Calibration Register\nThree registers compose theADC 24-bit offset calibration word.\nThe24-bit word istwos complement format andisinternally left-\nshifted toalign with theADC 24-bit conversion result. TheADC\nsubtracts theregister value from theconversion result before full\nscale operation.\n9.6.2.6 FSC—Full-Scale Calibration Coefficient Registers (offset =07h, 08h, 09h) [reset =PGA\ndependent]\nThese bitsmake upthefull-scale calibration coefficient register. The reset value forFSC isfactory-trimmed for\neach PGA setting. The factory-trimmed FSC reset value isautomatically loaded whenever thePGA setting is\nchanged.\nFigure 92.Full-Scale Calibration Coefficient Registers\n7 6 5 4 3 2 4 0\nFSC[7:0]\nR/W-xxh\n15 14 13 12 11 10 9 8\nFSC[15:8]\nR/W-xxh\n23 22 21 20 19 18 17 16\nFSC[23:16]\nR/W-xxh\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nTable 27.Full-Scale Calibration Coefficient Register Field Descriptions\nBit Field Type Reset Description\n23:0 FSC[23:0] R/W xxxxxxh Full-Scale Calibration Register\nThree registers compose theADC 24-bit full-scale calibration\nword. The24-bit word isstraight binary. TheADC divides the\nregister value bytheFSC register by400000h toderive the\nscale factor forcalibration. After theoffset calibration, theADC\nmultiplies thescale factor bytheconversion result. Thefactory-\ntrimmed FSC reset value isautomatically loaded whenever the\nPGA setting ischanged.\n55ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.6.2.7 ID—IDRegister (offset =0Ah) [reset =x0h]\nFigure 93.IDRegister\n7 6 5 4 3 2 1 0\nID[3:0] DRDY MODE 0 0 0\nR-xh R/W-0h R-0h R-0h R-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\n(1) Cannot beused inSDATAC modeTable 28.IDRegister Field Descriptions\nBit Field Type Reset Description\n7:4 ID[3:0] R xh Revision Identification\nRead-only, factory-programmed bits; used forrevision\nidentification.\n3 DRDY MODE R/W 0h Data Ready Mode Setting\nThis bitsets theDOUT/ DRDY pinfunctionality. Ineither setting\noftheDRDY MODE bit,thededicated DRDY pincontinues to\nindicate data ready, active low.\n0:DOUT/ DRDY pinfunctions only asData Out(default)\n1:DOUT/ DRDY pinfunctions both asData OutandData Ready,\nactive low(1)\n2:0 RESERVED R 0h RESERVED\nThese bitsmust always besetto000\n9.6.3 ADS1247 andADS1248 Register Map\nTable 29.ADS1247 andADS1248 Register Map\nADDRESS REGISTER BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0\n00h MUX0 BCS[1:0] MUX_SP[2:0] MUX_SN[2:0]\n01h VBIAS VBIAS[7:0]\n02h MUX1 CLKSTAT VREFCON[1:0] REFSELT[1:0] MUXCAL[2:0]\n03h SYS0 0 PGA[2:0] DR[3:0]\n04h OFC0 OFC[7:0]\n05h OFC1 OFC[15:8]\n06h OFC2 OFC[23:16]\n07h FSC0 FSC[7:0]\n08h FSC1 FSC[15:8]\n09h FSC2 FSC[23:16]\n0Ah IDAC0 ID[3:0]DRDY\nMODEIMAG[2:0]\n0Bh IDAC1 I1DIR[3:0] I2DIR[3:0]\n0Ch GPIOCFG IOCFG[7:0]\n0Dh GPIODIR IODIR[7:0]\n0Eh GPIODAT IODAT[7:0]\n56ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.6.4 ADS1247 andADS1248 Detailed Register Definitions\n9.6.4.1 MUX0 —Multiplexer Control Register 0(offset =00h) [reset =01h]\nThis register allows anycombination ofdifferential inputs tobeselected onanyoftheinput channels. Note that\nthissetting canbesuperceded bytheMUXCAL andVBIAS bits.\nFigure 94.Multiplexer Control Register 0\n7 6 5 4 3 2 1 0\nBCS[1:0] MUX_SP[2:0] MUX_SN[2:0]\nR/W-0h R/W-0h R/W-1h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nTable 30.Multiplexer Control Register 0Register Field Descriptions\nBit Field Type Reset Description\n7:6 BCS[1:0] R/W 0h Burn-out Detect Current Source Register\nThese bitscontrol thesetting ofthesensor burnout detect\ncurrent source\n00:Burn-out current source off(default)\n01:Burn-out current source on,0.5μA\n10:Burn-out current source on,2μA\n11:Burn-out current source on,10μA\n5:3 MUX_SP[2:0] R/W 0h Multiplexer Selection -ADC Positive Input\nPositive input channel selection bits\n000: AIN0 (default)\n001: AIN1\n010: AIN2\n011: AIN3\n100: AIN4 (ADS1248 only)\n101: AIN5 (ADS1248 only)\n110: AIN6 (ADS1248 only)\n111: AIN7 (ADS1248 only)\n2:0 MUX_SN[2:0] R/W 1h Multiplexer Selection -ADC Negative Input\nNegative input channel selection bits\n000: AIN0\n001: AIN1 (default)\n010: AIN2\n011: AIN3\n100: AIN4 (ADS1248 only)\n101: AIN5 (ADS1248 only)\n110: AIN6 (ADS1248 only)\n111: AIN7 (ADS1248 only)\n57ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.6.4.2 VBIAS —Bias Voltage Register (offset =01h) [reset =00h]\nFigure 95.Bias Voltage Register (ADS1247)\n7 6 5 4 3 2 1 0\n0 0 0 0 VBIAS[3:0]\nR-0h R-0h R-0h R-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nTable 31.Bias Voltage Register Field Descriptions (ADS1247)\nBit Field Type Reset Description\n7:4 RESERVED R 0h Reserved\nAlways write 0000\n3 VBIAS[3] R/W 0h VBIAS[3] Voltage Enable\nAbias voltage ofmid-supply (AVDD +AVSS) /2isapplied to\nAIN3\n0:Bias voltage isnotenabled (default)\n1:Bias voltage isapplied toAIN3\n2 VBIAS[2] R/W 0h VBIAS[2] Voltage Enable\nAbias voltage ofmid-supply (AVDD +AVSS) /2isapplied to\nAIN2\n0:Bias voltage isnotenabled (default)\n1:Bias voltage isapplied toAIN2\n1 VBIAS[1] R/W 0h VBIAS[1] Voltage Enable\nAbias voltage ofmid-supply (AVDD +AVSS) /2isapplied to\nAIN1\n0:Bias voltage isnotenabled (default)\n1:Bias voltage isapplied toAIN1\n0 VBIAS[0] R/W 0h VBIAS[0] Voltage Enable\nAbias voltage ofmid-supply (AVDD +AVSS) /2isapplied to\nAIN0\n0:Bias voltage isnotenabled (default)\n1:Bias voltage isapplied toAIN0\n58ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFigure 96.Bias Voltage Register (ADS1248)\n7 6 5 4 3 2 1 0\nVBIAS[7:0]\nR/W-00h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nTable 32.Bias Voltage Register Field Descriptions (ADS1248)\nBit Field Type Reset Description\n7 VBIAS[7] R/W 0h VBIAS[7] Voltage Enable\nAbias voltage ofmid-supply (AVDD +AVSS) /2isapplied to\nAIN7\n0:Bias voltage isnotenabled (default)\n1:Bias voltage isapplied toAIN7\n6 VBIAS[6] R/W 0h VBIAS[6] Voltage Enable\nAbias voltage ofmid-supply (AVDD +AVSS) /2isapplied to\nAIN6\n0:Bias voltage isnotenabled (default)\n1:Bias voltage isapplied toAIN6\n5 VBIAS[5] R/W 0h VBIAS[5] Voltage Enable\nAbias voltage ofmid-supply (AVDD +AVSS) /2isapplied to\nAIN5\n0:Bias voltage isnotenabled (default)\n1:Bias voltage isapplied toAIN5\n4 VBIAS[4] R/W 0h VBIAS[4] Voltage Enable\nAbias voltage ofmid-supply (AVDD +AVSS) /2isapplied to\nAIN4\n0:Bias voltage isnotenabled (default)\n1:Bias voltage isapplied toAIN4\n3 VBIAS[3] R/W 0h VBIAS[3] Voltage Enable\nAbias voltage ofmid-supply (AVDD +AVSS) /2isapplied to\nAIN3\n0:Bias voltage isnotenabled (default)\n1:Bias voltage isapplied toAIN3\n2 VBIAS[2] R/W 0h VBIAS[2] Voltage Enable\nAbias voltage ofmid-supply (AVDD +AVSS) /2isapplied to\nAIN2\n0:Bias voltage isnotenabled (default)\n1:Bias voltage isapplied toAIN2\n1 VBIAS[1] R/W 0h VBIAS[1] Voltage Enable\nAbias voltage ofmid-supply (AVDD +AVSS) /2isapplied to\nAIN1\n0:Bias voltage isnotenabled (default)\n1:Bias voltage isapplied toAIN1\n0 VBIAS[0] R/W 0h VBIAS[0] Voltage Enable\nAbias voltage ofmid-supply (AVDD +AVSS) /2isapplied to\nAIN0\n0:Bias voltage isnotenabled (default)\n1:Bias voltage isapplied toAIN0\n59ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.6.4.3 MUX1 —Multiplexer Control Register 1(offset =02h) [reset =x0h]\nFigure 97.Multiplexer Control Register 1\n7 6 5 4 3 2 1 0\nCLKSTAT VREFCON[1:0] REFSELT[1:0] MUXCAL[2:0]\nR-xh R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\n(1) When using either reference monitor, theinternal reference should beenabled.Table 33.Multiplexer Control Register 0Register Field Descriptions\nBit Field Type Reset Description\n7 CLKSTAT R xh Clock Status\nThis bitisread-only andindicates whether theinternal oscillator or\nexternal clock isbeing used\n0:Internal oscillator inuse\n1:External clock inuse\n6:5 VREFCON[1:0] R/W 0h Internal Reference Control\nThese bitscontrol theinternal voltage reference. These bitsallow the\nreference tobeturned onoroffcompletely, orallow thereference state\ntofollow thestate ofthedevice. Note thattheinternal reference is\nrequired foroperation oftheIDAC functions.\n00:Internal reference isalways off(default)\n01:Internal reference isalways on\n10or11:Internal reference isonwhen aconversion isinprogress and\npowers-down when thedevice receives aSLEEP command orthe\nSTART pinistaken low\n4:3 REFSELT[1:0] R/W 0h Reference Select Control\nThese bitsselect thereference input fortheADC.\n00:REFP0 andREFN0 reference inputs selected (default)\n01:REFP1 andREFN1 reference inputs selected (ADS1248 only)\n10:Internal reference selected\n11:Internal reference selected andinternally connected toREFP0 and\nREFN0 input pins\n2:0 MUXCAL[2:0](1)R/W 0h System Monitor Control\nThese bitsareused toselect asystem monitor. TheMUXCAL selection\nsupercedes selections from theMUX0, MUX1, andVBIAS registers\n(includes MUX_SP, MUX_SN, VBIAS, andreference input selections).\n000: Normal operation (default)\n001: Offset calibration. Theanalog inputs aredisconnected andAIN P\nandAIN Nareinternally connected tomid-supply (AVDD +AVSS) /2.\n010: Gain calibration. Theanalog inputs areconnected tothevoltage\nreference.\n011: Temperature measurement. Theinputs areconnected toadiode\ncircuit thatproduces avoltage proportional totheambient temperature\nofthedevice.\n100: REF1 monitor. Theanalog inputs aredisconnected andAIN Pand\nAIN Nareinternally connected to(V(REFP1) –V(REFN1) )/4(ADS1248\nonly)\n101: REF0 monitor. Theanalog inputs aredisconnected andAIN Pand\nAIN Nareinternally connected to(V(REFP0) –V(REFN0) )/4\n110: Analog supply monitor. Theanalog inputs aredisconnected and\nAIN PandAIN Nareinternally connected to(AVDD –AVSS) /4\n111: Digital supply monitor. Theanalog inputs aredisconnected and\nAIN PandAIN Nareinternally connected to(DVDD –DGND) /4\nTable 34provides theADC input connection and PGA settings foreach MUXCAL setting. The PGA setting\nreverts totheoriginal SYS0 register setting when MUXCAL istaken back tonormal operation oroffset\nmeasurement.\n60ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable 34.MUXCAL Settings\nMUXCAL[2:0] PGA GAIN SETTING ADC INPUT\n000 SetbySYS0 register Normal operation\n001 SetbySYS0 register Inputs shorted tomid-supply (AVDD +AVSS) /2\n010 Forced to1 V(REFP) –V(REFN) (full-scale)\n011 Forced to1 Temperature measurement diode\n100 Forced to1 (V(REFP1) –V(REFN1) )/4\n101 Forced to1 (V(REFP0) –V(REFN0) )/4\n110 Forced to1 (AVDD –AVSS) /4\n111 Forced to1 (DVDD –DGND) /4\n9.6.4.4 SYS0 —System Control Register 0(offset =03h) [reset =00h]\nFigure 98.System Control Register 0\n7 6 5 4 3 2 1 0\n0 PGA[2:0] DR[3:0]\nR-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nTable 35.System Control Register 0Field Descriptions\nBit Field Type Reset Description\n7 RESERVED R 0h Reserved\nThis bitmust always besetto0\n6:4 PGA[2:0] R/W 0h Gain Setting forPGA\nThese bitsdetermine thegain ofthePGA\n000: PGA =1(default)\n001: PGA =2\n010: PGA =4\n011: PGA =8\n100: PGA =16\n101: PGA =32\n110: PGA =64\n111: PGA =128\n3:0 DR[3:0] R/W 0h Data Output Rate Setting\nThese bitsdetermine thedata output rateoftheADC\n0000: DR=5SPS (default)\n0001: DR=10SPS\n0010: DR=20SPS\n0011: DR=40SPS\n0100: DR=80SPS\n0101: DR=160SPS\n0110: DR=320SPS\n0111: DR=640SPS\n1000: DR=1000 SPS\n1001 to1111: DR=2000 SPS\n61ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.6.4.5 OFC—Offset Calibration Coefficient Register (offset =04h, 05h, 06h) [reset =00h, 00h, 00h]\nThese bitsmake uptheoffset calibration coefficient register oftheADS1247 andADS1248.\nFigure 99.Offset Calibration Coefficient Register\n7 6 5 4 3 2 1 0\nOFC[7:0]\nR/W-00h\n15 14 13 12 11 10 9 8\nOFC[15:8]\nR/W-00h\n23 22 21 20 19 18 17 16\nOFC[23:16]\nR/W-00h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nTable 36.Offset Calibration Coefficient Register Field Descriptions\nBit Field Type Reset Description\n23:0 OFC[23:0] R/W 000000h Offset Calibration Register\nThree registers compose theADC 24-bit offset calibration word.\nThe24-bit word istwos complement format andisinternally left-\nshifted toalign with theADC 24-bit conversion result. TheADC\nsubtracts theregister value from theconversion result before full\nscale operation.\n9.6.4.6 FSC—Full-Scale Calibration Coefficient Register (offset =07h, 08h, 09h) [reset =PGA dependent]\nThese bitsmake upthefull-scale calibration coefficient register. The reset value forFSC isfactory-trimmed for\neach PGA setting. The factory-trimmed FSC reset value isautomatically loaded whenever thePGA setting is\nchanged.\nFigure 100. Full-Scale Calibration Coefficient Register\n7 6 5 4 3 2 4 0\nFSC[7:0]\nR/W-xxh\n15 14 13 12 11 10 9 8\nFSC[15:8]\nR/W-xxh\n23 22 21 20 19 18 17 16\nFSC[23:16]\nR/W-xxh\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nTable 37.Full-Scale Calibration Coefficient Register Field Descriptions\nBit Field Type Reset Description\n23:0 FSC[23:0] R/W xxxxxxh Full-Scale Calibration Register\nThree registers compose theADC 24-bit full-scale calibration\nword. The24-bit word isstraight binary. TheADC divides the\nregister value bytheFSC register by400000h toderive the\nscale factor forcalibration. After theoffset calibration, theADC\nmultiplies thescale factor bytheconversion result. Thefactory-\ntrimmed FSC reset value isautomatically loaded whenever the\nPGA setting ischanged.\n62ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.6.4.7 IDAC0 —IDAC Control Register 0(offset =0Ah) [reset =x0h]\nFigure 101. IDAC Control Register 0\n7 6 5 4 3 2 1 0\nID[3:0] DRDY MODE IMAG[2:0]\nR-xh R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\n(1) Cannot beused inSDATAC modeTable 38.IDAC Control Register 0Field Descriptions\nBit Field Type Reset Description\n7:4 ID[3:0] R xh Revision Identification\nRead-only, factory-programmed bits; used forrevision\nidentification.\n3 DRDY MODE R/W 0h Data Ready Mode Setting\nThis bitsets theDOUT/ DRDY pinfunctionality. Ineither setting\noftheDRDY MODE bit,thededicated DRDY pincontinues to\nindicate data ready, active low.\n0:DOUT/ DRDY pinfunctions only asData Out(default)\n1:DOUT/ DRDY pinfunctions both asData OutandData Ready,\nactive low(1)\n2:0 IMAG[2:0] R/W 0h IDAC Excitation Current Magnitude\nTheADS1247 andADS1248 have twoexcitation current\nsources (IDACs) thatcanbeused forsensor excitation. The\nIMAG bitscontrol themagnitude oftheexcitation current. The\nIDACs require theinternal reference tobeon.\n000: off(default)\n001: 50μA\n010: 100μA\n011: 250μA\n100: 500μA\n101: 750μA\n110: 1000μA\n111: 1500μA\n63ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.6.4.8 IDAC1 —IDAC Control Register 1(offset =0Bh) [reset =FFh]\nFigure 102. IDAC Control Register 1(ADS1247)\n7 6 5 4 3 2 1 0\n1 1 I1DIR[1:0] 1 1 I2DIR[1:0]\nR-1h R-1h R/W-3h R-1h R-1h R/W-3h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nFigure 103. IDAC Control Register 1(ADS1248)\n7 6 5 4 3 2 1 0\nI1DIR[3:0] I2DIR[3:0]\nR/W-Fh R/W-Fh\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nThe twoIDACs ontheADS1248 can berouted toeither theIEXC1 and IEXC2 output pins ordirectly tothe\nanalog inputs.\nTable 39.IDAC Control Register Field Descriptions\nBit Field Type Reset Description\n7:4 I1DIR[3:0] R/W Fh IDAC Excitation Current Output 1\nThese bitsselect theoutput pinforthefirstexcitation current\nsource\n0000: AIN0\n0001: AIN1\n0010: AIN2\n0011: AIN3\n0100: AIN4 (ADS1248 only)\n0101: AIN5 (ADS1248 only)\n0110: AIN6 (ADS1248 only)\n0111: AIN7 (ADS1248 only)\n10x0: IEXC1 (ADS1248 only)\n10x1: IEXC2 (ADS1248 only)\n11xx: Disconnected (default)\n3:0 I2DIR[3:0] R/W Fh IDAC Excitation Current Output 2\nThese bitsselect theoutput pinforthesecond excitation current\nsource\n0000: AIN0\n0001: AIN1\n0010: AIN2\n0011: AIN3\n0100: AIN4 (ADS1248 only)\n0101: AIN5 (ADS1248 only)\n0110: AIN6 (ADS1248 only)\n0111: AIN7 (ADS1248 only)\n10x0: IEXC1 (ADS1248 only)\n10x1: IEXC2 (ADS1248 only)\n11xx: Disconnected (default)\n64ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.6.4.9 GPIOCFG —GPIO Configuration Register (offset =0Ch) [reset =00h]\nFigure 104. GPIO Configuration Register (ADS1247)\n7 6 5 4 3 2 1 0\n0 0 0 0 IOCFG[3:0]\nR-0h R-0h R-0h R-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nTable 40.GPIO Configuration Register Field Descriptions (ADS1247)\nBit Field Type Reset Description\n7:4 RESERVED R 0h Reserved\nAlways write 0000\n3 IOCFG[3] R/W 0h GPIO[3] (AIN3) PinConfiguration\n0:GPIO[3] isnotenabled (default)\n1:GPIO[3] isapplied toAIN3\n2 IOCFG[2] R/W 0h GPIO[2] (AIN2) PinConfiguration\n0:GPIO[2] isnotenabled (default)\n1:GPIO[2] isapplied toAIN2\n1 IOCFG[1] R/W 0h GPIO[1] (REFN0) PinConfiguration\n0:GPIO[1] isnotenabled (default)\n1:GPIO[1] isapplied toREFN0\n0 IOCFG[0] R/W 0h GPIO[0] (REFP0) PinConfiguration\n0:GPIO[0] isnotenabled (default)\n1:GPIO[0] isapplied toREFP0\n65ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFigure 105. GPIO Configuration Register (ADS1248)\n7 6 5 4 3 2 1 0\nIOCFG[7:0]\nR/W-00h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nTable 41.GPIO Configuration Register Field Descriptions (ADS1248)\nBit Field Type Reset Description\n7 IOCFG[7] R/W 0h GPIO[7] (AIN7) PinConfiguration\n0:GPIO[7] isnotenabled (default)\n1:GPIO[7] isapplied toAIN7\n6 IOCFG[6] R/W 0h GPIO[6] (AIN6) PinConfiguration\n0:GPIO[6] isnotenabled (default)\n1:GPIO[6] isapplied toAIN6\n5 IOCFG[5] R/W 0h GPIO[5] (AIN5) PinConfiguration\n0:GPIO[5] isnotenabled (default)\n1:GPIO[5] isapplied toAIN5\n4 IOCFG[4] R/W 0h GPIO[4] (AIN4) PinConfiguration\n0:GPIO[4] isnotenabled (default)\n1:GPIO[4] isapplied toAIN4\n3 IOCFG[3] R/W 0h GPIO[3] (AIN3) PinConfiguration\n0:GPIO[3] isnotenabled (default)\n1:GPIO[3] isapplied toAIN3\n2 IOCFG[2] R/W 0h GPIO[2] (AIN2) PinConfiguration\n0:GPIO[2] isnotenabled (default)\n1:GPIO[2] isapplied toAIN2\n1 IOCFG[1] R/W 0h GPIO[1] (REFN0) PinConfiguration\n0:GPIO[1] isnotenabled (default)\n1:GPIO[1] isapplied toREFN0\n0 IOCFG[0] R/W 0h GPIO[0] (REFP0) PinConfiguration\n0:GPIO[0] isnotenabled (default)\n1:GPIO[0] isapplied toREFP0\n66ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.6.4.10 GPIODIR —GPIO Direction Register (offset =0Dh) [reset =00h]\nFigure 106. GPIO Direction Register (ADS1247)\n7 6 5 4 3 2 1 0\n0 0 0 0 IODIR[3:0]\nR-0h R-0h R-0h R-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nTable 42.GPIO Direction Register Field Descriptions (ADS1247)\nBit Field Type Reset Description\n7:4 RESERVED R 0h Reserved\nAlways write 0000\n3 IODIR[3] R/W 0h GPIO[3] (AIN3) PinDirection\nConfigures GPIO[3] asaGPIO input orGPIO output\n0:GPIO[3] isanoutput (default)\n1:GPIO[3] isaninput\n2 IODIR[2] R/W 0h GPIO[2] (AIN2) PinDirection\nConfigures GPIO[2] asaGPIO input orGPIO output\n0:GPIO[2] isanoutput (default)\n1:GPIO[2] isaninput\n1 IODIR[1] R/W 0h GPIO[1] (REFN0) PinDirection\nConfigures GPIO[1] asaGPIO input orGPIO output\n0:GPIO[1] isanoutput (default)\n1:GPIO[1] isaninput\n0 IODIR[0] R/W 0h GPIO[0] (REFP0) PinDirection\nConfigures GPIO[0] asaGPIO input orGPIO output\n0:GPIO[0] isanoutput (default)\n1:GPIO[0] isaninput\n67ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFigure 107. GPIO Direction Register (ADS1248)\n7 6 5 4 3 2 1 0\nIODIR[7:0]\nR/W-00h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nTable 43.GPIO Direction Register Field Descriptions (ADS1248)\nBit Field Type Reset Description\n7 IODIR[7] R/W 0h GPIO[7] (AIN7) PinDirection\nConfigures GPIO[7] asaGPIO input orGPIO output\n0:GPIO[7] isanoutput (default)\n1:GPIO[7] isaninput\n6 IODIR[6] R/W 0h GPIO[6] (AIN6) PinDirection\nConfigures GPIO[6] asaGPIO input orGPIO output\n0:GPIO[6] isanoutput (default)\n1:GPIO[6] isaninput\n5 IODIR[5] R/W 0h GPIO[5] (AIN5) PinDirection\nConfigures GPIO[5] asaGPIO input orGPIO output\n0:GPIO[5] isanoutput (default)\n1:GPIO[5] isaninput\n4 IODIR[4] R/W 0h GPIO[4] (AIN4) PinDirection\nConfigures GPIO[4] asaGPIO input orGPIO output\n0:GPIO[4] isanoutput (default)\n1:GPIO[4] isaninput\n3 IODIR[3] R/W 0h GPIO[3] (AIN3) PinDirection\nConfigures GPIO[3] asaGPIO input orGPIO output\n0:GPIO[3] isanoutput (default)\n1:GPIO[3] isaninput\n2 IODIR[2] R/W 0h GPIO[2] (AIN2) PinDirection\nConfigures GPIO[2] asaGPIO input orGPIO output\n0:GPIO[2] isanoutput (default)\n1:GPIO[2] isaninput\n1 IODIR[1] R/W 0h GPIO[1] (REFN0) PinDirection\nConfigures GPIO[1] asaGPIO input orGPIO output\n0:GPIO[1] isanoutput (default)\n1:GPIO[1] isaninput\n0 IODIR[0] R/W 0h GPIO[0] (REFP0) PinDirection\nConfigures GPIO[0] asaGPIO input orGPIO output\n0:GPIO[0] isanoutput (default)\n1:GPIO[0] isaninput\n68ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9.6.4.11 GPIODAT —GPIO Data Register (offset =0Eh) [reset =00h]\nFigure 108. GPIO Data Register (ADS1247)\n7 6 5 4 3 2 1 0\n0 0 0 0 IODAT[3:0]\nR-0h R-0h R-0h R-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nTable 44.GPIO Data Register Field Descriptions (ADS1247)\nBit Field Type Reset Description\n7:4 RESERVED R 0h Reserved\nAlways write 0000\n3 IODAT[3] R/W 0h GPIO[3] (AIN3) PinData\nConfigured asanoutput, read returns theregister value\nConfigured asaninput, write sets theregister value only\n0:GPIO[3] islow(default)\n1:GPIO[3] ishigh\n2 IODAT[2] R/W 0h GPIO[2] (AIN2) PinData\nConfigured asanoutput, read returns theregister value\nConfigured asaninput, write sets theregister value only\n0:GPIO[2] islow(default)\n1:GPIO[2] ishigh\n1 IODAT[1] R/W 0h GPIO[1] (REFN0) PinData\nConfigured asanoutput, read returns theregister value\nConfigured asaninput, write sets theregister value only\n0:GPIO[1] islow(default)\n1:GPIO[1] ishigh\n0 IODAT[0] R/W 0h GPIO[0] (REFP0) PinData\nConfigured asanoutput, read returns theregister value\nConfigured asaninput, write sets theregister value only\n0:GPIO[0] islow(default)\n1:GPIO[0] ishigh\n69ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFigure 109. GPIO Data Register (ADS1248)\n7 6 5 4 3 2 1 0\nIODAT[7:0]\nR/W-00h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset; -x=variable\nTable 45.GPIO Data Register Field Descriptions (ADS1248)\nBit Field Type Reset Description\n7 IODAT[7] R/W 0h GPIO[7] (AIN7) PinData\nConfigured asanoutput, read returns theregister value\nConfigured asaninput, write sets theregister value only\n0:GPIO[7] islow(default)\n1:GPIO[7] ishigh\n6 IODAT[6] R/W 0h GPIO[6] (AIN6) PinData\nConfigured asanoutput, read returns theregister value\nConfigured asaninput, write sets theregister value only\n0:GPIO[6] islow(default)\n1:GPIO[6] ishigh\n5 IODAT[5] R/W 0h GPIO[5] (AIN5) PinData\nConfigured asanoutput, read returns theregister value\nConfigured asaninput, write sets theregister value only\n0:GPIO[5] islow(default)\n1:GPIO[5] ishigh\n4 IODAT[4] R/W 0h GPIO[4] (AIN4) PinData\nConfigured asanoutput, read returns theregister value\nConfigured asaninput, write sets theregister value only\n0:GPIO[4] islow(default)\n1:GPIO[4] ishigh\n3 IODAT[3] R/W 0h GPIO[3] (AIN3) PinData\nConfigured asanoutput, read returns theregister value\nConfigured asaninput, write sets theregister value only\n0:GPIO[3] islow(default)\n1:GPIO[3] ishigh\n2 IODAT[2] R/W 0h GPIO[2] (AIN2) PinData\nConfigured asanoutput, read returns theregister value\nConfigured asaninput, write sets theregister value only\n0:GPIO[2] islow(default)\n1:GPIO[2] ishigh\n1 IODAT[1] R/W 0h GPIO[1] (REFN0) PinData\nConfigured asanoutput, read returns theregister value\nConfigured asaninput, write sets theregister value only\n0:GPIO[1] islow(default)\n1:GPIO[1] ishigh\n0 IODAT[0] R/W 0h GPIO[0] (REFP0) PinData\nConfigured asanoutput, read returns theregister value\nConfigured asaninput, write sets theregister value only\n0:GPIO[0] islow(default)\n1:GPIO[0] ishigh\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n1428\n27\n26\n25\n24\n23\n22\n21\n20\n19\n18\n17\n16\n15DVDD\nDGND\nCLK\nRESET\nREFP0\nREFN0\nREFP1\nREFN1\nVREFOUT\nVREFCOM\nAIN0\nAIN1\nAIN4\nAIN5SCLK\nDIN\nDOUT/DRDY\nDRDY\nCS\nSTART\nAVDD\nAVSS\nIEXC1\nIEXC2\nAIN0\nAIN1\nAIN7\nAIN647 \r\n0.1 PF\n0.1 PF47 \r\n47 \r\n47 \r\n47 \r\n47 \r\n47 \rGPIO\nSCLK\nDIN\nDOUT\nGPIO/IRQ\nGPIO\nGPIOMicrocontroller\nwith SPI\nDevice\n1 PF3.3 V\n5 V\nDVDD\nDVSS0.1 PF3.3 V\n70ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\nThe ADS1246, ADS1247, and ADS1248 make upafamily ofprecision, 24-bit,ΔΣADCs that offers many\nintegrated features toease themeasurement ofthemost common sensor types including various types of\ntemperature and bridge sensors. Primary considerations when designing anapplication with these devices\ninclude connecting and configuring theserial interface, designing theanalog input filtering, establishing an\nappropriate external reference forratiometric measurements, andsetting thecommon-mode input voltage forthe\ninternal PGA. These considerations arediscussed inthefollowing sections.\n10.1.1 Serial Interface Connections\nTheprinciple serial interface connections fortheADS1248 areshown inFigure 110.\nFigure 110. Serial Interface Connections\nMost microcontroller SPI peripherals can operate with theADS1248. The interface operates inSPI mode 1\nwhere CPOL =0and CPHA =1.InSPImode 1,SCLK idles lowand data arelaunched orchanged only on\nSCLK rising edges; data arelatched orread bythemaster andslave onSCLK falling edges. Details oftheSPI\ncommunication protocol employed bythedevice can befound intheSerial Interface Timing Requirements\nsection.\nTIrecommends placing 47-Ωresistors inseries with alldigital input and output pins (CS, SCLK, DIN,\nDOUT/ DRDY, DRDY, RESET and START). This resistance smooths sharp transitions, suppresses overshoot,\nand offers some overvoltage protection. Care must betaken tomeet allSPItiming requirements because the\nadditional resistors interact with thebuscapacitances present onthedigital signal lines.\nMagnitude\nfMOD / 2 fMOD Output\nData RateFrequencyExternal\nAntialiasing Filter\nRoll-OffMagnitude\nfMOD / 2 fMOD Output\nData RateFrequencyDigital FilterMagnitude\nfMOD / 2 fMOD Output\nData RateFrequencySensor\nSignal\nUnwanted \nSignalsUnwanted \nSignals\nAliasing of Unwanted \nSignals\n71ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedApplication Information (continued)\n10.1.2 Analog Input Filtering\nAnalog input filtering serves twopurposes: first, tolimit theeffect ofaliasing during thesampling process and\nsecond, toreduce external noise from being apartofthemeasurement.\nAswith anysampled system, aliasing canoccur ifproper anti-alias filtering isnotinplace. Aliasing occurs when\nfrequency components arepresent intheinput signal that arehigher than halfthesampling frequency ofthe\nADC (also known astheNyquist frequency). These frequency components arefolded back andshow upinthe\nactual frequency band ofinterest below halfthesampling frequency. Note thatinside aΔΣADC, theinput signal\nissampled atthemodulator frequency, fMODandnotattheoutput data rate. Thefilter response ofthedigital filter\nrepeats atmultiples ofthefMOD,asshown inFigure 111.Signals ornoise uptoafrequency where thefilter\nresponse repeats areattenuated toacertain amount bythedigital filter depending onthefilter architecture. Any\nfrequency components present intheinput signal around themodulator frequency ormultiples thereof arenot\nattenuated andalias back intotheband ofinterest, unless attenuated byanexternal analog filter.\nFigure 111. Effect ofAliasing\n72ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedApplication Information (continued)\nMany sensor signals areinherently bandlimited; forexample, theoutput ofathermocouple hasalimited rate of\nchange. Inthiscase, thesensor signal does notalias back intothepass-band when using aΔΣADC. However,\nany noise pick-up along thesensor wiring ortheapplication circuitry can potentially alias intothepass-band.\nPower line-cycle frequency andharmonics areonecommon noise source. External noise canalso begenerated\nfrom electromagnetic interference (EMI) orradio frequency interference (RFI) sources, such asnearby motors\nandcellular phones. Another noise source typically exists ontheprinted circuit board (PCB) itself intheform of\nclocks and other digital signals. Analog input filtering helps remove unwanted signals from affecting the\nmeasurement result.\nAfirst-order resistor-capacitor (RC) filter is(inmost cases) sufficient toeither totally eliminate aliasing, orto\nreduce theeffect ofaliasing toalevel within thenoise floor ofthesensor. Ideally, anysignal beyond fMOD/2is\nattenuated toalevel below thenoise floor oftheADC. The digital filter oftheADS1248 attenuates signals toa\ncertain degree, asillustrated inthefilter response plots intheDigital Filter section. Inaddition, noise components\nareusually smaller inmagnitude than theactual sensor signal. Therefore, using afirst-order RCfilter with a\ncutoff frequency setattheoutput data rateor10xhigher isgenerally agood starting point forasystem design.\nInternal tothedevice, prior tothePGA inputs, isanEMI filter; seeFigure 52.Thecutoff frequency ofthisfilter is\napproximately 47MHz, which helps reject high-frequency interferences.\n10.1.3 External Reference andRatiometric Measurements\nThefull-scale range oftheADS1248 isdefined bythereference voltage andthePGA gain (FSR =±VREF/Gain).\nAnexternal reference canbeused instead oftheintegrated 2.048-V reference toadapt theFSR tothespecific\nsystem needs. Anexternal reference must beused ifVIN>2.048 V.Forexample, anexternal 2.5-V reference is\nrequired inorder tomeasure signals aslarge as2.5V.Note thattheinput signal must bewithin thecommon-\nmode input range tobevalid, andthatthereference input voltage must bebetween 0.5Vand(AVDD –AVSS –\n1V).\nThe buffered reference inputs ofthedevice also allow theimplementation ofratiometric measurements. Ina\nratiometric measurement thesame excitation source that isused toexcite thesensor isalso used toestablish\nthereference fortheADC. Asanexample, asimple form ofaratiometric measurement uses thesame current\nsource toexcite both theresistive sensor element (such asanRTD) andanother resistive reference element that\nisinseries with theelement being measured. Thevoltage thatdevelops across thereference element isused as\nthereference source fortheADC. Inthisconfiguration, current noise and drift arecommon toboth thesensor\nmeasurement andthereference, therefore these components cancel outintheADC transfer function. Theoutput\ncode isonly aratio ofthesensor element value and thereference resistor value, and isnotaffected bythe\nabsolute value oftheexcitation current.\n10.1.4 Establishing aProper Common-Mode Input Voltage\nThe ADS1248 isused tomeasure various types ofsignal configurations. However, configuring theinput ofthe\ndevice properly fortherespective signal type isimportant.\nThe ADS1248 features an8-input multiplexer (while theADS1247 hasa4-input multiplexer). Each input canbe\nindependently selected asthepositive input orthenegative input tobemeasured bytheADC. With an8-input\nmultiplexer, theuser can measure four independent differential-input channels. The user can also choose to\nmeasure 7channels, using one input asafixed common input. Regardless oftheanalog input configuration,\nmake sure thatallinputs, including thecommon input arewithin thecommon-mode input voltage range.\nIfthesupply isunipolar (e.g. AVSS =0VandAVDD =5V),then V(AINN) =0Visnotwithin thecommon-mode\ninput range asshown byEquation 3.Therefore, asingle-ended measurement with thecommon input connected\ntoground isnotpossible. TIrecommends connecting thecommon-input tomid-supply oralternatively to\nVREFOUT. Note thatthecommon-mode range becomes further restricted with increasing PGA gain.\nIfthesupply isbipolar (AVSS =–2.5VandAVDD =2.5V),then ground iswithin thecommon-mode input range.\nSingle-ended measurements with thecommon input connected to0Varepossible inthiscase.\nForadetailed explanation ofthecommon-mode input range asitrelates tothePGA seethePGA Common-\nMode Voltage Requirements section.\n73ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedApplication Information (continued)\n10.1.5 Isolated (orFloating) Sensor Inputs\nIsolated sensors (sensors that arenotreferenced totheADC ground) must have acommon-mode voltage\nestablished within thespecified ADC input range. Level shift thecommon-mode voltage byexternal resistor\nbiasing, byconnecting thenegative lead toground (bipolar analog supply), orbyconnecting toadcvoltage\n(unipolar analog supply). The 2.048-V reference output voltage may also beused toprovide level shifting to\nfloating sensor inputs.\n10.1.6 Unused Inputs andOutputs\nTominimize leakage currents ontheanalog inputs, leave unused analog inputs floating, connect them tomid-\nsupply, orconnect them toAVDD. Connecting unused analog inputs toAVSS ispossible aswell, butcanyield\nhigher leakage currents than theoptions mentioned before.\nDonotfloat unused digital inputs orexcessive power-supply leakage current may result. Tieallunused digital\ninputs totheappropriate levels, DVDD orDGND, including when inpower-down mode. IftheDRDY output isnot\nused, leave thepinunconnected ortieittoDVDD using aweak pull-up resistor.\n10.1.7 Pseudo Code Example\nThe following listshows apseudo code sequence with therequired steps tosetupthedevice and the\nmicrocontroller thatinterfaces totheADC inorder totake subsequent readings from theADS1248 instop read\ndata continuous (SDATAC) mode. InSDATAC mode, itissufficient towait foratime period longer than thedata\nrate toretrieve theconversion result. New conversion data willnotinterrupt thereading ofregisters ordata on\nDOUT. However inthisexample, thededicated DRDY pinisused toindicate availability ofnew conversion data\ninstead ofwaiting asettime period forareadout. Thedefault configuration register settings arechanged toPGA\ngain =16,using theinternal reference, andadata rateof20SPS.\nPower up;\nDelay for aminimum of16mstoallow power supplies tosettle and power-on reset tocomplete;\nEnable the device bysetting the START pin high;\nConfigure the serial interface ofthe microcontroller toSPI mode 1(CPOL =0,CPHA =1);\nIfthe CSpin isnot tied low permanently, configure the microcontroller GPIO connected toCSasan\noutput;\nConfigure the microcontroller GPIO connected tothe DRDY pin asafalling edge triggered interrupt\ninput;\nSet CStothe device low;\nDelay for aminimum oftCSSC;\nSend the RESET command (06h) tomake sure the device isproperly reset after power up;\nDelay for aminimum of0.6 ms;\nSend SDATAC command (16h) toprevent the new data from interrupting data orregister transactions;\nWrite the respective register configuration with the WREG command (40h, 03h, 01h, 00h, 03h and 42h);\nAsanoptional sanity check, read back all configuration registers with the RREG command (four bytes\nfrom 20h, 03h);\nSend the SYNC command (04h) tostart the ADC conversion;\nDelay for aminimum oftSCCS;\nClear CStohigh (resets the serial interface);\nLoop\n{\nWait for DRDY totransition low;\nTake CSlow;\nDelay for aminimum oftCSSC;\nSend the RDATA command (12h);\nSend 24SCLKs toread out conversion data onDOUT/ DRDY;\nDelay for aminimum oftSCCS;\nClear CStohigh;\n}\nTake CSlow;\nDelay for aminimum oftCSSC;\nSend the SLEEP command (02h) tostop conversions and put the device inpower-down mode;\nConversion result \nfor channel 1WREG WREGDVDD\nSTART\nRESET\nCS\nDIN\nDOUT\nDRDYSCLK\nInitial setting:\nAIN0 is the positive channel,\nAIN1 is the negative channel,\nInternal reference selected,\nPGA gain = 32, DR = 2 kSPS,\nVBIAS is connected to pins \nAIN1 and AIN3tDRDYADC initial setup Power-up sequence\n16 ms(1)\nConversion result \nfor channel 2NOPMultiplexer change to channel 2 Data retrieval for \nchannel 2 conversion\n0.513 ms for \nMUX0 write\nAIN2 is the positive channel,\nAIN3 is the negative channel. \n74ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedApplication Information (continued)\n10.1.8 Channel Multiplexing Example\nThis example applies only totheADS1247 and ADS1248. Itexplains amethod touse thedevice with two\nsensors connected totwo different analog channels. Figure 112 shows thesequence ofSPI operations\nperformed onthedevice. After power up,216tCLKcycles arerequired before communication can bestarted.\nDuring thefirst216tCLKcycles, thedevice isinternally held inareset state. Inthisexample, oneofthesensors is\nconnected tochannels AIN0 andAIN1 andtheother sensor isconnected tochannels AIN2 andAIN3. The ADC\nisoperated atadata rate of2kSPS. The PGA gain issetto32forboth sensors. VBIAS isconnected tothe\nnegative terminal ofboth sensors (that is,channels AIN1 and AIN3). Allthese settings can bechanged by\nperforming ablock write operation onthefirstfour registers ofthedevice. After theDRDY pingoes low, the\nconversion result canbeimmediately retrieved bysending in24SCLK pulses because thedevice defaults to\nRDATAC mode. Astheconversion result isbeing retrieved, theactive input channels canbeswitched toAIN2\nandAIN3 bywriting intotheMUX0 register inafull-duplex manner, asshown inFigure 112.The write operation\niscompleted with anadditional eight SCLK pulses. The time from thewrite operation intotheMUX0 register to\nthenext DRDY lowtransition isshown inFigure 112 and is0.513 msinthiscase. After DRDY goes low, the\nconversion result canberetrieved andtheactive channel canbeswitched asbefore.\n(1)ForfCLK=4.096 MHz.\nFigure 112. SPICommunication Sequence forChannel Multiplexing\nConversion result \nfor channel 1WREG NOPDVDD\nSTART\nRESET\nCS\nDIN\nDOUT\nDRDYSCLK\nADC enters\npower-down\nmodeInitial setting:\nAIN0 is the positive channel,\nAIN1 is the negative channel,\nInternal reference selected,\nPGA gain = 32, DR = 2 kSPS,\nVBIAS is connected to AIN1tDRDY\n(0.575 ms)ADC is put in power-down \nmode after a single conversion.\nData are retrieved when the \nADC is powered downADC initial setup Power-up sequence\n16 ms(1)\n75ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedApplication Information (continued)\n10.1.9 Power-Down Mode Example\nThis second example deals with performing oneconversion after power upandthen entering power-down mode.\nInthisexample, asensor isconnected toinput channels AIN0 andAIN1. Commands tosetupthedevice must\noccur atleast 216system clock cycles after powering upthedevice. TheADC operates atadata rateof2kSPS.\nThePGA gain issetto32.VBIAS isconnected tothenegative terminal ofthesensor (that is,channel AIN1). All\nthese settings canbechanged byperforming ablock write operation onthefirstfourregisters ofthedevice. After\nperforming theblock write operation, theSTART pincanbetaken low. The device enters thepower-down mode\nassoon asDRDY goes low0.575 msafter writing intotheSYS0 register. Theconversion result canberetrieved\neven after thedevice enters power-down mode bysending 24SCLK pulses.\n(1)ForfCLK=4.096 MHz.\nFigure 113. SPICommunication Sequence forEntering Power-Down Mode After aConversion\nREFP0 REFN0MUXAIN0/IEXC1\nAIN1\nAIN2\nAIN3/IEXC2PGAû\x08\x03\nADC\nReference\nBuffer/MUX\nRREFRRTDADS1247\nRI1\nRI2CI_CM1\nCI_DIFF\nCI_CM2\nCR_CM1 CR_CM2CR_DIFF\nRR1 RR2IDAC1\nIDAC2\nRLEAD3RLEAD1\nRLEAD2\n IIDAC1 + IIDAC2\n76ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) Notaccounting forerror ofRTD; atwo-point gain andoffset calibration areperformed, aswellaschopping oftheexcitation currents to\nremove IDAC mismatch errors.10.2 Typical Applications\n10.2.1 Ratiometric 3-Wire RTD Measurement System\nFigure 114 shows a3-wire RTD application circuit with lead-wire compensation using theADS1247. The two\nIDAC current sources integrated intheADS1247 areused toimplement thelead-wire compensation. One IDAC\ncurrent source (IDAC1) provides excitation totheRTD element. The other current source (IDAC2) hasthesame\ncurrent setting, providing cancellation oflead-wire resistance bygenerating avoltage drop across lead-wire\nresistance RLEAD2 equal tothevoltage drop across RLEAD1 .Because thevoltage across theRTD ismeasured\ndifferentially atADC pins AIN1 and AIN2, thevoltages across thelead-wire resistances cancel. The ADC\nreference voltage (pins REFP0 and REFN0) isderived from thevoltage across RREFwith thecurrents from\nIDAC1 andIDAC2, providing ratiometric cancellation ofcurrent-source drift. RREFalso level shifts theRTD signal\ntowithin theADC specified common-mode input range.\nFigure 114. Ratiometric 3-Wire RTD Measurement System Featuring theADS1247\n10.2.1.1 Design Requirements\nTable 46shows thedesign requirements ofthe3-wire RTD application.\nTable 46.Example 3-Wire RTD Application Design Requirements\nDESIGN PARAMETER VALUE\nSupply voltage 3.3V\nData rate 20SPS\nRTD type 3-wire PT100\nRTD excitation current 1mA\nTemperature measurement range –200ºCto+850 ºC\nCalibrated temperature measurement accuracy atTA=25ºC(1)±0.05ºC\nû\x08\x03\nADC RRTD\nRREFIDAC1\nREFP REFNRLEAD1\nRLEAD2\nRLEAD3\nIDAC2\nû\x08\x03\nADC RRTD\nRREFIDAC1\nREFP REFN\n77ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated10.2.1.2 Detailed Design Procedure\n10.2.1.2.1 Topology\nFigure 115shows thebasic topology ofaratiometric measurement using anRTD. Shown aretheADC with the\nRTD andareference resistor RREF.There isasingle current source, labeled IDAC1 which isused toexcite the\nRTD aswellastoestablish areference voltage fortheADC across RREF.\nFigure 115. Example ofaRatiometric RTD Measurement\nWith IDAC1, theADC measures theRTD voltage using thevoltage across RREFasthereference. This willgive a\nmeasurement such thattheoutput code isproportional totheratio oftheRTD voltage andthereference voltage\nasshown inEquation 21andEquation 22.\nCode∝VRTD/VREF (21)\nCode∝(RRTD·IIDAC1)/(RREF·IIDAC1) (22)\nThecurrents cancel sothattheequation reduces toEquation 23:\nCode∝RRTD/RREF (23)\nAsshown inEquation 23,themeasurement depends ontheresistive value oftheRTD andthereference resistor\nRREF,butnotontheIDAC1 current value. Therefore, theabsolute accuracy and temperature drift ofthe\nexcitation current does notmatter. This isaratiometric measurement. Aslong asthere isnocurrent leakage\nfrom IDAC1 outside ofthiscircuit, themeasurement depends only onRRTDandRREF.\nInFigure 116,thelead resistances ofa3-wire RTD areshown andanother excitation current source isadded,\nlabeled IDAC2.\nFigure 116. Example ofLead Wire Compensation\n78ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) Theinternal reference isrequired tobeenabled tousetheIDAC current sources.\n(2) Toimplement chopping, swap IDAC1 direction forIDAC2 direction. SetI1DIR[3:0] =0011 andI2DIR[3:0] =0000With asingle excitation current source, RLEAD1 adds anerror tothemeasurement. Byadding IDAC2, thesecond\nexcitation current source isused tocancel outtheerror inthelead wire resistance. When adding thelead\nresistances andthesecond current source, theequation becomes:\nCode∝(VRTD+(RLEAD1 ·IIDAC1)–(RLEAD2 ·IIDAC2))/(VREF·(IIDAC1 +IIDAC2)) (24)\nIfthelead resistances match and theexcitation currents match, then RLEAD1 =RLEAD2 and IIDAC1 =IIDAC2 .The\nlead wire resistances cancel outsothat Equation 24reduces totheresult inEquation 25maintaining a\nratiometric measurement.\nCode∝RRTD/(2·RREF) (25)\nRLEAD3 isnotpart ofthemeasurement, since itisnotintheinput measurement path orinthereference input\npath.\nAsEquation 24shows, thetwocurrent sources must bematched tocancel thelead resistances oftheRTD\nwires. Any mismatch inthetwocurrent sources isminimized byusing themultiplexer toswap orchop thetwo\ncurrent sources between thetwoinputs. Taking measurements inboth configurations andaveraging thereadings\nreduces theeffects ofmismatched current sources. The design uses themultiplexer intheADS1247 to\nimplement thischopping technique toremove themismatch error between IDAC1 andIDAC2.\n10.2.1.2.2 RTD Selection\nThe RTD isfirstchosen tobeaPT100 element. The RTD resistance isdefined bytheCallendar-Van Dusen\n(CVD) equations andtheresistance oftheRTD isknown depending onthetemperature. ThePT100 RTD hasan\nimpedance of100Ωat0˚Cand roughly 0.385Ωofresistance change per1˚Cintemperature change. With a\ndesired temperature measurement accuracy of0.05˚C,thistranslates toaresistive measurement accuracy of\napproximately 0.01925 Ω.The RTD resistance atthelowendofthetemperature range of–200˚Cis18.590Ω\nandtheresistance atthehigh endofthetemperature range of850˚Cis390.48Ω.\n10.2.1.2.3 Excitation Current\nForthebest possible resolution, thevoltage across theRTD should bemade aslarge aspossible compared to\nthenoise floor inthemeasurement. Ingeneral, measurement resolution improves with increasing excitation\ncurrent. However, alarger excitation current willcreate self-heating intheRTD, which willcause driftanderror in\nthemeasurement. Theselection ofexcitation currents trades offresolution against sensor self-heating.\nThe excitation current sources inthisdesign areselected tobe1mA. This willmaximize thevalue oftheRTD\nvoltage while keeping theself-heating low. The typical range ofRTD self-heating coefficients is2.5mW/ °Cfor\nsmall, thin-film elements and65mW/ °Cforlarger, wire-wound elements. With 1-mA excitation atthemaximum\nRTD resistance value, thepower dissipation intheRTD isless than 0.4mW and willkeep themeasurement\nerrors duetoself-heating toless than 0.01˚C.\nAsmentioned inTopology ,chopping oftheexcitation current sources cancels mismatches between theIDACs.\nThis technique isnecessary forgetting thebest possible accuracy from thesystem. Mismatch between the\nexcitation current sources isalarge source oferror ifchopping isnotimplemented.\nThe internal reference voltage must beenabled while using theIDACs, even ifanexternal ratiometric\nmeasurement isused forADC conversions.\nTable 47shows theADS1247 register settings forsetting uptheinternal reference and theexcitation current\nsources.\nTable 47.Register BitSettings forExcitation Current Sources\nREGISTER (Address) BITNAME BITVALUES COMMENT\nMUX1 (02h)(1)VREFCON[1:0] 01 Internal reference enabled\nMUX1 (02h) REFSELT[1:0] 00 REFP0 andREFN0 reference inputs selected\nIDAC0 (0Ah) IMAG[2:0] 110 IDAC magnitude =1mA\nIDAC1 (0Bh) I1DIR[3:0](2)0000 IDAC1 =AIN0\nIDAC1 (0Bh) I2DIR[3:0](2)0011 IDAC2 =AIN3\n79ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated10.2.1.2.4 Reference Resistor RREF\nTIrecommends setting thecommon-mode voltage ofthemeasurement near mid-supply, thishelps keep the\ninput within thecommon-mode input range ofthePGA.\nThereference resistor isselected tobe820Ω.Thevoltage across RREFiscalculated from Equation 26.\nVREF=RREF·(IIDAC1 +IIDAC2)=820Ω·2mA=1.64 V (26)\nWith AVDD =3.3V,Equation 26shows thattheinput voltage isjustbelow mid-supply.\nThe excitation current sources operate properly toamaximum IDAC compliance voltage. Above thiscompliance\nvoltage, thecurrent sources lose current regulation. Inthisexample, theoutput voltage oftheexcitation current\nsource iscalculated from thesum ofthevoltages across theRTD andRREFasshown inEquation 27.\nVIDAC1 MAX=RRTD MAX·IIDAC1 +(RREF·(IIDAC1 +IIDAC2))=0.4V+1.64 V=2.04 V (27)\nAcompliance voltage of3.3V–2.04 V=1.26 Vissufficient forproper IDAC operation. See Figure 41and\nFigure 42inTypical Characteristics fordetails.\nBecause thevoltage across RREFsets thereference voltage fortheADC, thetolerance andtemperature driftof\nRREFdirectly affect themeasurement gain. Aresistor with 0.02% maximum tolerance isselected.\n10.2.1.2.5 PGA Setting\nBecause theexcitation current issmall toreduce self-heating, thePGA intheADS1247 isused toamplify the\nsignal across theRTD toutilize thefull-scale range oftheADC. Starting with thereference voltage, theADC will\nbeable tomeasure adifferential input signal range of±1.64 V.The maximum allowable PGA gain setting is\nbased onthereference voltage, themaximum RTD resistance, andtheexcitation current.\nAsmentioned previously themaximum resistance oftheRTD willbeseen atthetoprange ofthetemperature\nmeasurement at850˚C.This willgive thelargest voltage measurement oftheADC. RRTD@850 ˚Cwillbe390.48Ω.\nVRTD MAX=RRTD@850 ˚C·IIDAC1 =390.48Ω·1mA=390.48 mV (28)\nWith areference voltage of1.64 V,themaximum gain forthePGA, without over-ranging theADC, isshown in\nEquation 29.\nGainMAX=VREF/VRTD MAX=1.64 V/390.48 mV=4.2V/V (29)\nSelecting aPGA gain of4willgive amaximum measurement of95% ofthepositive full-scale range. Table 48\nshows theregister settings tosetthePGA gain aswellastheinputs fortheADC.\nTable 48.Register BitSettings fortheInput Multiplexer andPGA\nREGISTER (ADDRESS) BITNAME BITVALUES COMMENT\nMUX0 (01h) MUX_SP[2:0] 001 AIN P=AIN1\nMUX0 (01h) MUX_SN[2:0] 010 AIN N=AIN2\nSYS0 (03h) PGA[2:0] 010 PGA Gain =4\n10.2.1.2.6 Common-Mode Input Range\nNow that thecomponent values areselected, thecommon-mode input range should beverified toensure that\ntheADC and PGA arenotlimited inoperation. Start with themaximum input voltage, which willgive themost\nrestriction inthecommon-mode input range. Atthemaximum input voltage, thecommon-mode input voltage\nseen bytheADC isshown inEquation 30.\nVCM=VREF+(VRTD MAX/2)=1.64 V+(390.48 mV/2)=1.835 V (30)\nAsmentioned inLow-Noise PGA ,thecommon-mode input range isshown inEquation 3and isapplied to\nEquation 31.\nAVSS +0.1V+(VRTD MAX·Gain) /2≤VCM≤AVDD –0.1V–(VRTD MAX·Gain) /2 (31)\nAfter substituting intheappropriate values, thecommon-mode input range can befound inEquation 32and\nEquation 33.\n0V+0.1V+(390.48 mV·4)/2≤VCM≤3.3V–0.1V–(390.48 mV·4)/2 (32)\n881mV≤VCM≤2.42 V (33)\n80ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedBecause VCM=1.835 Viswithin thelimits ofEquation 33,theRTD measurement iswithin theinput common-\nmode range oftheADC andPGA. AttheRTD voltage minimum (VRTD MIN=18.59 mV), asimilar calculation can\nbemade toshow thattheinput common-mode voltage willbewithin therange aswell.\n10.2.1.2.7 Input andReference Low-Pass Filters\nThedifferential filters chosen forthisapplication aredesigned tohave a–3-dB corner frequency atleast 10times\nlarger than thebandwidth oftheADC. The selected ADS1247 sampling rate of20SPS results ina–3-dB\nbandwidth of14.8 Hz.The –3-dB filter corner frequency issettoberoughly 250Hzatmid-scale measurement\nresistance. Forproper operation, thedifferential cutoff frequencies ofthereference and input low-pass filters\nmust bewell matched. This canbedifficult because astheresistance oftheRTD changes over thespan ofthe\nmeasurement, thefilter cutoff frequency changes aswell. Tomitigate thiseffect, thetworesistors used inthe\ninput filter (RI1andRI2)arechosen tobetwoorders ofmagnitude larger than theRTD. Input bias currents ofthe\nADC causes avoltage drop across thefilter resistors that shows upasadifferential offset error ifthebias\ncurrents and/or filter resistors arenotequal. TIrecommends limiting theresistors toatmost 10kΩtoreduce DC\noffset errors duetoinput bias current. RI1andRI2arechosen tobe4.7kΩ.\nThe input filter differential capacitor (CI_DIFF )iscalculated starting from thecutoff frequency asshown in\nEquation 34.\nf-3dB_DIFF =1/(2π·CI_DIFF ·(RI1+RRTD+RI2)) (34)\nf-3dB_DIFF =1/(2π·CI_DIFF ·(4.7kΩ+150Ω+4.7kΩ)) (35)\nAfter solving forCI_DIFF ,thecapacitor ischosen tobeastandard value of68nF.\nToensure that mismatch ofthecommon-mode filter capacitors does nottranslate toadifferential voltage, the\ncommon-mode capacitors (CI_CM1 andCI_CM2 )arechosen tobe10times smaller than thedifferential capacitor,\nmaking them 6.8nFeach. This results inacommon-mode cutoff frequency thatisroughly 20times larger than\nthedifferential filter, making thematching ofthecommon-mode cutoff frequencies less critical.\nf-3dB_CM+ =1/(2πCI_CM1 ·(RI1+RRTD+RREF)) (36)\nf-3dB_CM- =1/(2πCI_CM1 ·(RI2+RREF)) (37)\nAfter substituting values intoEquation 36andEquation 37,thecommon-mode cutoff frequencies arefound tobe\nf-3dB_CM+ =4.13 kHzandf-3dB_CM- =4.24 kHz.\nOften, filtering thereference input isnotnecessary and adding bulk capacitance atthereference input is\nsufficient. However, equations showing adesign procedure calculating filter values forthereference inputs are\nshown below.\nThe differential reference filter isdesigned tohave a–3-dB corner frequency of250Hztomatch thedifferential\ninput filter. The tworeference filter resistors areselected tobe9.09 kΩ,several times larger than thevalue of\nRREF.The reference filter resistors should notbesized larger than 10kΩorDCbias errors become significant.\nThedifferential capacitor forthereference filter iscalculated asshown inEquation 38.\nf-3dB_DIFF =1/(2πCR_DIFF ·(RR1+RRTD+RR2)) (38)\nCR_DIFF≈33nF (39)\nAfter solving forCR_DIFF ,thecapacitor ischosen tobeastandard value of33nF.\nToensure that mismatch ofthecommon-mode filter capacitors does nottranslate toadifferential voltage, the\nreference common-mode capacitors (CR_CM1 andCR_CM2 )arechosen tobe10times smaller than thereference\ndifferential capacitor, making them 3.3nFeach. Again, theresulting cutoff frequency forthecommon-mode filters\nisroughly 20times larger than thedifferential filter, making thematching ofthecutoff frequencies less critical.\nf-3dB_CM+ =1/(2πCR_CM1 ·(RR1+RREF)) (40)\nf-3dB_CM- =1/(2πCR_CM2 ·RR2) (41)\nAfter substituting values intoEquation 40and Equation 41,common-mode cutoff frequencies forthereference\nfilter arefound tobef-3dB_CM+ =4.87 kHzandf-3dB_CM+ =5.31 kHz.\nC0.0106\nC\r0.390830.00415\r )\r(  ErrorC)(  Error\nC@0qr  \nqr D q\nq\n81ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) Atwo-point gain calibration andoffset calibration remove errors from theRREFtolerance, offset voltage andgain error. Theresults are\nused fortheOFC andFSC registers\n(2) Tochop theexcitation current sources, swap output pins with IDAC1 register andsetto30h10.2.1.2.8 Register Settings\nTheregister settings forthisdesign areshown inTable 49.\nTable 49.Register Settings\nREGISTER NAME SETTING DESCRIPTION\n00h MUX0 0Ah Select AIN1 =AIN PandAIN2 =AIN N\n01h VBIAS 00h\n02h MUX1 20hInternal reference enabled,\nREFP0 andREFN0 reference inputs selected\n03h SYS0 22h PGA Gain =4,DR=20SPS\n04h OFC0(1)xxh\n05h OFC1 xxh\n06h OFC2 xxh\n07h FSC0(1)xxh\n08h FSC1 xxh\n09h FSC2 xxh\n0Ah IDAC0 x6hIDbitsmay beversion dependent,\nIDAC magnitude setto1mA\n0Bh IDAC1 03h(2)IDAC1 settoAIN0; IDAC2 settoAIN3\n0Ch GPIOCFG 00h\n0Dh GPIOCDIR 00h\n0Eh GPIODAT 00h\n10.2.1.3 Application Curves\nTotesttheaccuracy oftheacquisition circuit, aseries ofcalibrated high-precision discrete resistors areused as\ntheinput tothesystem. Measurements aretaken atTA=25°C.Figure 117displays theuncalibrated resistance\nmeasurement accuracy ofthesystem over aninput span from 20Ωto400Ω.The offset error canbeattributed\ntotheoffset oftheADC, while thegain error canbeattributed totheaccuracy oftheRREFresistor andtheADC.\nAlinear curve-fit isapplied totheresults yielding thesystem gain andoffset errors displayed inFigure 117.\nPrecision temperature measurement applications aretypically calibrated toremove theeffects ofgain andoffset\nerrors, which generally dominate thetotal system error. The simplest calibration method isalinear, ortwo-point,\ncalibration which applies anequal and opposite gain and offset term tocancel themeasured system gain and\noffset errors. Applying again andoffset calibration yields thecalibrated results shown inFigure 118.\nTheresults inFigure 118areconverted totemperature accuracy bydividing theresults bytheRTD sensitivity (α)\natthemeasured resistance. Over thefullresistance input range, themaximum total measured error is\n±0.00415 Ω.Equation 42uses themeasured resistance error and theRTD sensitivity at0°Ctocalculate the\nmeasured temperature accuracy.\n(42)\nFigure 119 displays thecalculated temperature accuracy ofthecircuit assuming alinear RTD resistance to\ntemperature response. Itdoes notinclude anylinearity compensation oftheRTD.\n-0.015-0.01-0.00500.0050.010.015\n0 50 100 150 200 250 300 350 400 4507HPSHUDWXUH\x030HDVXUHPHQW\x03(UURU\x03\x0bÛ&\x0c  \nRTD (\r) C004 \n-0.0200.020.040.060.080.10.12\n0 50 100 150 200 250 300 350 400 450Resistance Measurement Error ( \r) \nRRTD (\r) Uncalibrated Results\nBest Fit Line\nC002 y = 0.0002719x - 0.0064178 \n-0.005-0.004-0.003-0.002-0.00100.0010.0020.0030.0040.005\n0 50 100 150 200 250 300 350 400 450Resistance Measurement Error ( \r) \nRRTD (\r) C003 \n82ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFigure 117. Resistance Measurement Results with\nPrecision Resistors before CalibrationFigure 118. Resistance Measurement Results with\nPrecision Resistors after Calibration\nFigure 119. Calculated Temperature Error from Resistance Measurement Error\nTable 50compares themeasurement accuracy with thedesign goal from Table 46.\nTable 50.Comparison ofDesign Goals andMeasured Performance\nGOAL MEASURED\nCalibrated Resistance Measurement Accuracy atTA=25ºC ±0.01925 Ω ±0.00415 Ω\nCalibrated Temperature Measurement Accuracy atTA=25ºC ±0.05°C ±0.0106 °C\nFormore detailed information about thedesign, calculations, orerror analysis, seethe3-Wire RTD Measurement\nSystem Reference Design, –200°Cto850°C,SLAU520 .\nMUXAIN0\nAIN1\nAIN2\nAIN3PGAû\x08\x03\nADC\nInternal\nReference ADS1248RI1\nRI2CI_CM1\nCI_DIFF\nCI_CM2RB1\nRB2Isothermal\nBlock3.3 V3.3 V\n0.1 µF3.3 V\n0.1 µF\nAVDD DVDD\nAVSS DGNDThermocouple\nIDAC1\nIDAC23-Wire RTD\nREFP0 REFN0\nRREFCR_CM1 CR_CM2CR_DIFF\nRR1 RR2RRTD_I1\nRRTD_I2CRTD_I_CM1\nCRTD_I_DIFF\nCRTD_I_CM2IEXC1\nIEXC2RRTDReference Mux\n83ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) Notaccounting forerror ofthermocouple andthecold-junction measurement; offset calibration isperformed atT(TC)=T(CJ)=25°C;no\ngain calibration.10.2.2 K-Type Thermocouple Measurement (–200°Cto+1250 °C)with Cold-Junction Compensation\nFigure 120shows thebasic connections ofathermocouple measurement system based ontheADS1248. This\ncircuit uses acold-junction compensation measurement based ontheRatiometric 3-Wire RTD Measurement\nSystem topology shown intheprevious application example. Using theIEXC1 andIEXC2 pins allow forrouting\noftheIDAC currents without using any other analog pins. Along with thethermocouple and cold-junction\nmeasurements, four other analog inputs (AIN4 toAIN7 notshown intheschematic) areavailable foralternate\nmeasurements oruseasGPIO pins.\nFigure 120. Thermocouple Measurement System Using theADS1248\n10.2.2.1 Design Requirements\nTable 51shows thedesign requirements ofthethermocouple application fortheADS1248.\nTable 51.Example Thermocouple Application Design Requirements\nDESIGN PARAMETER VALUE\nSupply voltage 3.3V\nReference voltage Internal 2.048-V reference\nUpdate rate ≥10readings persecond\nThermocouple type K\nTemperature measurement range –200ºCto+1250 ºC\nMeasurement accuracy atTA=25ºC(1)±0.2ºC\n84ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated10.2.2.2 Detailed Design Procedure\n10.2.2.2.1 Biasing Resistors\nThe biasing resistors RB1andRB2areused tosetthecommon-mode voltage ofthethermocouple towithin the\nspecified common-mode voltage range ofthePGA (inthisexample, tomid-supply AVDD /2).Iftheapplication\nrequires thethermocouple tobebiased toGND, abipolar supply (forexample, AVDD =2.5VandAVSS =–2.5\nV)must beused forthedevice tomeet thecommon-mode voltage requirement ofthePGA. When choosing the\nvalues ofthebiasing resistors, care must betaken sothat thebiasing current does notdegrade measurement\naccuracy. The biasing current flows through thethermocouple andcancause self-heating andadditional voltage\ndrops across thethermocouple leads. Typical values forthebiasing resistors range from 1MΩto50MΩ.\nInaddition tobiasing thethermocouple, RB1and RB2arealso useful fordetecting anopen thermocouple lead.\nWhen oneofthethermocouple leads fails open, thebiasing resistors pulltheanalog inputs (AIN0 andAIN1) to\nAVDD and AVSS, respectively. The ADC consequently reads afull-scale value, which isoutside thenormal\nmeasurement range ofthethermocouple voltage, toindicate thisfailure condition.\n10.2.2.2.2 Input Filtering\nAlthough thedigital filter attenuates high-frequency components ofnoise, TIrecommends providing afirst-order,\npassive RCfilter attheinputs tofurther improve performance. The differential RCfilter formed byRI1,RI2,and\nthedifferential capacitor CI_DIFF offers acutoff frequency thatiscalculated using Equation 43.\nfC=1/(2π·(RI1+RI2)·CI_DIFF) (43)\nTwo common-mode filter capacitors (CI_CM1 and CI_CM2 )arealso added tooffer attenuation ofhigh-frequency,\ncommon-mode noise components. TIrecommends that thedifferential capacitor CI_DIFF beatleast anorder of\nmagnitude (10x) larger than thecommon-mode capacitors (CI_CM1 and CI_CM2 )because mismatches inthe\ncommon-mode capacitors canconvert common-mode noise intodifferential noise.\nThe filter resistors RF1andRF2also serve ascurrent-limiting resistors. These resistors limit thecurrent intothe\nanalog inputs (AIN0 andAIN1) ofthedevice tosafe levels ifanovervoltage ontheinputs occurs. Care must be\ntaken when choosing thefilter resistor values because theinput currents flowing intoandoutofthedevice cause\navoltage drop across theresistors. This voltage drop shows upasanadditional offset error attheADC inputs.\nForthermocouple measurements, TIrecommends limiting thefilter resistor values tobelow 10kΩ.\nThefilter component values used inthisdesign are:RI1=RI2=1kΩ,CI_DIFF =100nF,andCI_CM1 =CI_CM2 =10\nnF.\n10.2.2.2.3 PGA Setting\nThe highest measurement resolution isachieved when matching thelargest potential input signal totheFSR of\ntheADC bychoosing thehighest possible gain. From thedesign requirement, themaximum thermocouple\nvoltage occurs atTTC=1250 °Cand isVTC=50.644 mVasdefined inthetables published bytheNational\nInstitute ofStandards and Technology (NIST) using acold-junction temperature ofTCJ=0°C.Athermocouple\nproduces anoutput voltage thatisproportional tothetemperature difference between thethermocouple tipand\nthecold junction. Ifthecold junction isatatemperature below 0°C,thethermocouple produces avoltage larger\nthan 50.644 mV. The isothermal block area isconstrained bytheoperating temperature range ofthedevice.\nTherefore, theisothermal block temperature islimited to–40°C.AK-type thermocouple atTTC=1250 °C\nproduces anoutput voltage ofVTC=50.644 mV–(–1.527 mV) =52.171 mVwhen referenced toacold-junction\ntemperature ofTCJ=–40°C.Themaximum gain thatcanbeapplied when using theinternal 2.048-V reference is\nthen calculated as39.3 from Equation 44.Thenext smaller PGA gain setting thedevice offers is32.\nGainMAX=VREF/VTCMAX=2.048 V/52.171 mV=39.3 (44)\n10.2.2.2.4 Cold-Junction Measurement\nAIN2 andAIN3 areattached toa3-wire RTD thatisused tomeasure thecold-junction temperature. Similar to\nRatiometric 3-Wire RTD Measurement System ,the3-wire RTD design isthesame except theinputs and\nexcitation current sources have been changed. Note that RREFand PGA Gain canbeoptimized forareduced\ntemperature range.\nThe device does notperform anautomatic cold-junction compensation ofthethermocouple. This compensation\nmust bedone inthemicrocontroller that interfaces tothedevice. The microcontroller requests one ormultiple\nreadings ofthethermocouple voltage from thedevice andthen sets thedevice tomeasure thecold junction with\ntheRTD tocompensate forthecold-junction temperature.\n85ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedAnalgorithm similar tothefollowing must beimplemented onthemicrocontroller tocompensate forthecold-\njunction temperature:\n1.Measure thethermocouple voltage, V(TC),between AIN0 andAIN1.\n2.Measure thetemperature ofthecold junction, T(CJ),using aratiometric measurement with the3-wire RTD\nacross AIN2 andAIN3.\n3.Convert thecold-junction temperature into anequivalent thermoelectric voltage, V(CJ),using thetables or\nequations provided byNIST.\n4.Add V(TC)andV(CJ)andtranslate thesummation back intoathermocouple temperature using theNIST tables\norequations again.\nThere arealternate methods ofmeasuring thecold-junction temperature. Theadditional analog input channels of\nthedevice canbeused inthiscase tomeasure thecold-junction temperature with athermistor oranalternate\nanalog temperature sensor.\n10.2.2.2.5 Calculated Resolution\nTogetanapproximation oftheachievable temperature resolution, theRMS noise oftheADS1248 atGain =32\nandDR=20SPS (0.16μVRMS)istaken from Table 5.Thenoise isdivided bytheaverage sensitivity ofaK-type\nthermocouple (41μV/°C),asshown inEquation 45.\nTemperature Resolution =0.16μV/41μV/°C=0.004 °C (45)\n10.2.2.2.6 Register Settings\nTheregister settings forthisdesign areshown inTable 52.Theinputs areselected tomeasure thethermocouple\nandtheinternal reference isused andselected. The excitation current sources areselected andon.While this\ndoes consume some power, itallows foraquick transition forthecold-junction measurement.\nTable 52.Register Settings fortheThermocouple Measurement\nREGISTER NAME SETTING DESCRIPTION\n00h MUX0 01h Select AIN0 =AIN P,AIN1 =AIN N\n01h VBIAS 00h\n02h MUX1 30h Internal reference enabled, internal reference selected\n03h SYS0 52h PGA Gain =32,DR=20SPS\n04h OFC0 xxh\n05h OFC1 xxh\n06h OFC2 xxh\n07h FSC0 xxh\n08h FSC1 xxh\n09h FSC2 xxh\n0Ah IDAC0 x6h IDAC magnitude setto1mA\n0Bh IDAC1 89h IDAC1 settoIEXC1, IDAC2 settoIEXC2\n0Ch GPIOCFG 00h\n0Dh GPIOCDIR 00h\n0Eh GPIODAT 00h\nChanging tothecold-junction measurement, theregisters aresettomeasure theRTD. This requires changing\ntheinput, thereference input, thegain, and any calibration settings required forthemeasurement accuracy.\nTable 53shows theregister settings fortheRTD measurement used forcold-junction compensation.\n86ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable 53.Register Settings fortheCold-Junction Measurement\nREGISTER NAME SETTING DESCRIPTION\n00h MUX0 13h Select AIN2 =AIN P,AIN3 =AIN N\n01h VBIAS 00h\n02h MUX1 20hInternal reference enabled, REFP0 andREFN0\nselected\n03h SYS0 22h PGA Gain =4,DR=20SPS\n04h OFC0 xxhCalibration values willbedifferent between\nmeasurement settings\n05h OFC1 xxh\n06h OFC2 xxh\n07h FSC0 xxh\n08h FSC1 xxh\n09h FSC2 xxh\n0Ah IDAC0 x6h IDAC magnitude setto1mA\n0Bh IDAC1 89h IDAC1 settoIEXC1, IDAC2 settoIEXC2\n0Ch GPIOCFG 00h\n0Dh GPIOCDIR 00h\n0Eh GPIODAT 00h\n10.3 Do\'sandDon\'ts\n•Dopartition theanalog, digital, andpower supply circuitry intoseparate sections onthePCB.\n•Douseasingle ground plane foranalog anddigital grounds.\n•Doplace theanalog components close totheADC pins using short, direct connections.\n•Dokeep theSCLK pinfreeofglitches andnoise.\n•Doverify that theanalog input voltages arewithin thespecified PGA input voltage range under allinput\nconditions.\n•Dofloat unused analog input pins tominimize input leakage current. Connecting unused pins toAVDD isthe\nnext best option.\n•Doprovide current limiting totheanalog inputs incase overvoltage faults occur.\n•Douse alow-dropout linear regulator (LDO) toreduce ripple voltage generated byswitch-mode power\nsupplies. This isespecially trueforAVDD where thesupply noise may affect theperformance.\n•Don\'t cross analog anddigital signals.\n•Don\'t allow theanalog anddigital power supply voltages toexceed 5.5Vunder allconditions, including during\npower upandpower down.\nFigure 121shows Do\'s andDon\'ts ofADC circuit connections.\n24-bit\nû\x08\x03ADCPGADeviceCORRECT\nLow impedance AGND/DGND connectionDVDD5 V\nAVDD3.3 V\nAVSS DGND24-bit\nû\x08\x03ADCPGADeviceCORRECT\nLow impedance AGND/DGND connectionDVDD2.5 V\nAVDD3.3 V\nAVSS DGND\n-2.5 VINCORRECT\nAINP\nAINN24-bit\nû\x08\x03ADCPGA\nAVSSDevice5 V\nAVDD\n0 V0 V\nInput grounded, unipolar supply\nAINP\nAINN24-bit\nû\x08\x03ADCPGA\nAVSSDevice5 V\nAVDD\n0 V2.5 VCORRECT\nInput referenced to mid-supply, unipolar \nsupplyAINP\nAINN24-bit\nû\x08\x03ADCPGA\nAVSSDevice2.5 V\nAVDD\n-2.5 V0 VCORRECT\nInput grounded, bipolar supply\n24-bit\nû\x08\x03ADCPGADeviceINCORRECT\nInductive supply or ground connections DVDD5 V\nAVDD3.3 V\nAVSS DGND24-bit\nû\x08\x03ADCPGADeviceINCORRECT\nAGND/DGND isolation DVDD5 V\nAVDD3.3 V\nAVSS DGND\n87ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedDo\'sandDon\'ts(continued)\nFigure 121. Dos andDon\'tsCircuit Connections\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n1428\n27\n26\n25\n24\n23\n22\n21\n20\n19\n18\n17\n16\n15DVDD\nDGND\nCLK\nRESET\nREFP0\nREFN0\nREFP1\nREFN1\nVREFOUT\nVREFCOM\nAIN0\nAIN1\nAIN4\nAIN5SCLK\nDIN\nDOUT/DRDY\nDRDY\nCS\nSTART\nAVDD\nAVSS\nIEXC1\nIEXC2\nAIN0\nAIN1\nAIN7\nAIN60.1 µF\n0.1 µFDevice\n1 µF3.3 V\n5 V1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n1428\n27\n26\n25\n24\n23\n22\n21\n20\n19\n18\n17\n16\n15DVDD\nDGND\nCLK\nRESET\nREFP0\nREFN0\nREFP1\nREFN1\nVREFOUT\nVREFCOM\nAIN0\nAIN1\nAIN4\nAIN5SCLK\nDIN\nDOUT/DRDY\nDRDY\nCS\nSTART\nAVDD\nAVSS\nIEXC1\nIEXC2\nAIN0\nAIN1\nAIN7\nAIN60.1 µF\n0.1 µF\nDevice\n1 µF3.3 V\n+2.5 V\n0.1 µF\n-2.5 V\n88ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated11Power-Supply Recommendations\nThedevice requires twopower supplies: analog (AVDD, AVSS) anddigital (DVDD, DGND). Theanalog power\nsupply canbebipolar (forexample, AVDD =2.5V,AVSS =–2.5V)orunipolar (forexample, AVDD =3.3V,\nAVSS =0V)andisindependent ofthedigital power supply. Thedigital supply sets thedigital I/Olevels (with the\nexception oftheGPIO levels which aresetbytheanalog supply ofAVDD toAVSS).\n11.1 Power-Supply Sequencing\nThe power supplies canbesequenced inanyorder butinnocase must anyanalog ordigital inputs exceed the\nrespective analog ordigital power-supply voltage limits. Wait atleast 216tCLKcycles after allpower supplies are\nstabilized before communicating with thedevice toallow thepower-on reset process tocomplete.\n11.2 Power-Supply Decoupling\nGood power-supply decoupling isimportant toachieve optimum performance. AVDD, AVSS (when using a\nbipolar supply) andDVDD must bedecoupled with atleast a0.1-μFcapacitor, asshown inFigure 122.Place the\nbypass capacitors asclose tothepower-supply pins ofthedevice aspossible using low-impedance connections.\nTIrecommends using multi-layer ceramic chip capacitors (MLCCs) that offer lowequivalent series resistance\n(ESR) andinductance (ESL) characteristics forpower-supply decoupling purposes. Forvery sensitive systems,\norforsystems inharsh noise environments, avoiding theuseofvias forconnecting thecapacitors tothedevice\npins may offer superior noise immunity. The useofmultiple vias inparallel lowers theoverall inductance andis\nbeneficial forconnections toground planes. TIrecommends connecting analog and digital ground together as\nclose tothedevice aspossible.\nFigure 122. Power Supply Decoupling forUnipolar andBipolar Supply Operation\nDevice MicrocontrollerSignal\nConditioning\n(RC Filters\nand\nAmplifiers)Supply\nGeneration\nConnector\nor AntennaGround Fill or\nGround Plane\nOptional: SplitGround CutGround Fill or\nGround Plane\nOptional: SplitGround CutInterface\nTransceiver\nGround Fill or\nGround PlaneGround Fill or\nGround Plane\n89ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated12Layout\n12.1 Layout Guidelines\nTIrecommends employing best design practices when laying outaprinted-circuit board (PCB) forboth analog\nand digital components. This recommendation generally means that thelayout separates analog components\n[such asADCs, amplifiers, references, digital-to-analog converters (DACs), and analog MUXs] from digital\ncomponents [such asmicrocontrollers, complex programmable logic devices (CPLDs), field-programmable gate\narrays (FPGAs), radio frequency (RF) transceivers, universal serial bus (USB) transceivers, and switching\nregulators]. Anexample ofgood component placement isshown inFigure 123.Although Figure 123provides a\ngood example ofcomponent placement, thebest placement foreach application isunique tothegeometries,\ncomponents, andPCB fabrication capabilities employed. That is,there isnosingle layout thatisperfect forevery\ndesign andcareful consideration must always beused when designing with anyanalog component.\nFigure 123. System Component Placement\nThe following outlines some basic recommendations forthelayout oftheADS1248 togetthebest possible\nperformance oftheADC. Agood design canberuined with abadcircuit layout.\n•Separate analog and digital signals. Tostart, partition theboard intoanalog and digital sections where the\nlayout permits. Route digital lines away from analog lines. This prevents digital noise from coupling back into\nanalog signals.\n•The ground plane can besplit into ananalog plane (AGND) and digital plane (DGND), butthis isnot\nnecessary. Place digital signals over thedigital plane, and analog signals over theanalog plane. Asafinal\nstep inthelayout, thesplit between theanalog and digital grounds must beconnected totogether atthe\nADC.\n•Fillvoid areas onsignal layers with ground fill.\n•Provide good ground return paths. Signal return currents willflow onthepath ofleast impedance. Ifthe\nground plane iscutorhasother traces thatblock thecurrent from flowing right next tothesignal trace, itwill\nhave tofindanother path toreturn tothesource andcomplete thecircuit. Ifitisforced intoalarger path, it\nincreases the chance that the signal will radiate. Sensitive signals will bemore susceptible toEMI\ninterference.\n•Use bypass capacitors onsupplies toreduce high frequency noise. Donotplace vias between bypass\ncapacitors and theactive device. Placing thebypass capacitors onthesame layer asclose totheactive\ndevice yields thebest results.\n•Consider theresistance andinductance oftherouting. Often, traces fortheinputs have resistances thatreact\nwith theinput bias current andcause anadded error voltage. Reducing theloop area enclosed bythesource\nsignal andthereturn current willreduce theinductance inthepath. Reducing theinductance willreduce the\nEMI pickup andreduce thehigh frequency impedance seen bythedevice.\n•Watch forparasitic thermocouples inthelayout. Dissimilar metals going from each analog input tothesensor\nmay create aparasitic themocouple which canaddanoffset tothemeasurement. Differential inputs should\nbematched forboth theinputs going tothemeasurement source.\n•Analog inputs with differential connections must have acapacitor placed differentially across theinputs. Best\ninput combinations fordifferential measurements use adjacent analog input lines such asAIN0, AIN1 and\nAIN2, AIN3. The differential capacitors must beofhigh quality. The best ceramic chip capacitors areC0G\n(NPO), which have stable properties andlownoise characteristics.\nAVDD\nIEXC1DVDD\nDGND\nAIN6AIN7VREFOUT\nAIN4\nAIN5+2.5 V\n±2.5 V\nAIN0\nAIN1START\nAVSS\nIEXC2\nAIN3\nAIN2Positive \nanalog \nsupply\nNegative \nanalog \nsupplyDigital \nsupply\nPlace ground\nplane under \ndeviceRoute digital \nlines away from \nanalog and \nreference inputs\nDRDYSCLK\nDIN\nDOUT/\nDRDYCLK\nRESET\nREFP0\nREFN0\nREFP1\nREFN1\nVREFCOMCSController SPI\nUse differential \nand common-\nmode capacitors \nfor analog inputs \nas shown for AIN0 \nand AIN1Other \ndigital\nAnalog \ninputsExcitation currents \nmay be routed to \nelements measured \nby the analog inputs \nand then routed to \nthe reference inputsReference \ninputs\nInternal \nreference \nbypass\n90ADS1246 ,ADS1247 ,ADS1248\nSBAS426H –AUGUST 2008 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated12.2 Layout Example\nFigure 124. ADS124x Layout Example\n91ADS1246 ,ADS1247 ,ADS1248\nwww.ti.com SBAS426H –AUGUST 2008 –REVISED MARCH 2016\nProduct Folder Links: ADS1246 ADS1247 ADS1248Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated13Device andDocumentation Support\n13.1 Documentation Support\n13.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•Example Temperature Measurement Applications Using theADS1247 andADS1248 ,SBAA180\n•RTD Ratiometric Measurements and Filtering Using theADS1148 and ADS1248 Family ofDevices ,\nSBAA201\n•3-Wire RTD Measurement System Reference Design, –200°Cto850°C,SLAU520\n•AGlossary ofAnalog-to-Digital Specifications andPerformance Characteristics ,SBAA147\n13.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 54.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nADS1246 Click here Click here Click here Click here Click here\nADS1247 Click here Click here Click here Click here Click here\nADS1248 Click here Click here Click here Click here Click here\n13.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n13.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nSPIisatrademark ofMotorola, Inc.\nAllother trademarks aretheproperty oftheir respective owners.\n13.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n13.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nADS1246IPW ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 ADS1246\nADS1246IPWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 ADS1246\nADS1247IPW ACTIVE TSSOP PW2070RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 ADS1247\nADS1247IPWR ACTIVE TSSOP PW202000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 ADS1247\nADS1248IPW ACTIVE TSSOP PW2850RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ADS1248\nADS1248IPWR ACTIVE TSSOP PW282000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ADS1248\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nADS1246IPWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nADS1247IPWR TSSOP PW202000 330.0 16.46.957.11.68.016.0 Q1\nADS1248IPWR TSSOP PW282000 330.0 16.4 6.910.21.812.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nADS1246IPWR TSSOP PW 162000 367.0 367.0 35.0\nADS1247IPWR TSSOP PW 202000 356.0 356.0 35.0\nADS1248IPWR TSSOP PW 282000 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nADS1246IPW PW TSSOP 16 90 530 10.2 3600 3.5\nADS1247IPW PW TSSOP 20 70 530 10.2 3600 3.5\nADS1248IPW PW TSSOP 28 50 530 10.2 3600 3.5\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n18X 0.65\n2X\n5.85\n20X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 36.66.4\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0020A\nSMALL OUTLINE PACKAGE\n4220206/A   02/20171\n10\n1120\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND20X (1.5)\n20X (0.45)\n18X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0020A\nSMALL OUTLINE PACKAGE\n4220206/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n10 1120\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n20X (1.5)\n20X (0.45)\n18X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0020A\nSMALL OUTLINE PACKAGE\n4220206/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n10 1120\n\nwww.ti.comPACKAGE OUTLINE\nC\n14X 0.65\n2X\n4.55\n16X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 35.14.9\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/20171\n8\n916\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n8 916\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n8 916\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ADS1248IPWR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Analog Supply Voltage (AVDD): 2.7V to 5.25V
  - Digital Supply Voltage (DVDD): 2.7V to 5.25V
  - Reference Voltage (VREF): 0.5V to (AVDD - 1V)

- **Current Ratings:**
  - Excitation Current Sources (IDACs): 50μA, 100μA, 250μA, 500μA, 750μA, 1000μA, 1500μA

- **Power Consumption:**
  - Typical Power Dissipation: 2.3mW (AVDD = DVDD = 5V, DR = 20SPS)
  - Power-down mode: 0.1μA (analog supply)

- **Operating Temperature Range:**
  - -40°C to +125°C

- **Package Type:**
  - TSSOP (28 pins)

- **Special Features:**
  - 24-bit resolution ADC with programmable gain amplifier (PGA)
  - Integrated low-drift voltage reference (2.048V)
  - Dual matched programmable excitation current sources (IDACs)
  - Internal temperature sensor
  - Burnout detection for sensors
  - SPI-compatible serial interface
  - Supports ratiometric measurements

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

**Description:**
The ADS1248 is a precision, 24-bit analog-to-digital converter (ADC) designed for sensor measurement applications. It features a low-noise, high-input impedance programmable gain amplifier (PGA) and a delta-sigma (ΔΣ) ADC with a single-cycle settling digital filter. The device includes an internal oscillator and supports a variety of input configurations, making it suitable for applications requiring high accuracy and low noise.

**Typical Applications:**
- **Temperature Measurement:** Suitable for RTDs, thermocouples, and thermistors.
- **Pressure Measurements:** Can be used in pressure transducers and sensors.
- **Flow Meters:** Ideal for applications requiring precise flow measurement.
- **Factory Automation and Process Controls:** Used in industrial applications for monitoring and control systems.
- **Data Acquisition Systems:** Can be integrated into systems requiring high-resolution data collection.

The ADS1248 is particularly advantageous in applications where low noise and high accuracy are critical, such as in medical devices, industrial automation, and environmental monitoring systems. Its ability to perform ratiometric measurements and its integrated features help reduce system complexity and component count.