vendor_name = ModelSim
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/nes_joypad.sv
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/button_debounce.sv
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/SDC1.sdc
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/CPU/shift_merge.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/CPU/RIPTIDE-III.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/CPU/right_rotate.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/CPU/PC.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/CPU/mask_unit.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/CPU/internal_mem.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/CPU/hazard_unit.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/CPU/decode_unit.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/CPU/ALU.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/VGA.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/UART.sv
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/toplevel.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/timer.sv
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/testbench.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/serial.sv
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/SDRAM_SP8_B8_I.sv
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/queue_8_8.sv
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/ps2_host.sv
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/p_cache.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/MSC.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/MC6847_gen3.sv
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/keyboard.sv
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/interrupt_controller.sv
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/I2C_ri.sv
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/I2C_phy.sv
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/d_cache.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/memory_arbiter.sv
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/PLL0.qip
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/PLL0.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/p_mem.qip
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/p_mem.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/PRG_ROM.qip
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/PRG_ROM.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/VGA_RAM.qip
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/VGA_RAM.v
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/CHR_ROM.qip
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/CHR_ROM.v
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/db/pll0_altpll.v
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/db/altsyncram_k6g1.tdf
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/db/altsyncram_vha1.tdf
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/r3_rom_8_bit.mif
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/db/altsyncram_60i2.tdf
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/db/altsyncram_57a1.tdf
source_file = 1, C:/Users/Steve/repos/RIPTIDE-III/RIPTIDE-III_DragonBoard_V10/MC10_CHR16.hex
design_name = R3_PVP
instance = comp, \LED[0]~output , LED[0]~output, R3_PVP, 1
instance = comp, \LED[1]~output , LED[1]~output, R3_PVP, 1
instance = comp, \LED[2]~output , LED[2]~output, R3_PVP, 1
instance = comp, \LED[3]~output , LED[3]~output, R3_PVP, 1
instance = comp, \TXD~output , TXD~output, R3_PVP, 1
instance = comp, \ps2_clk_q~output , ps2_clk_q~output, R3_PVP, 1
instance = comp, \ps2_data_q~output , ps2_data_q~output, R3_PVP, 1
instance = comp, \jp_clk_q[0]~output , jp_clk_q[0]~output, R3_PVP, 1
instance = comp, \jp_clk_q[1]~output , jp_clk_q[1]~output, R3_PVP, 1
instance = comp, \jp_latch_q[0]~output , jp_latch_q[0]~output, R3_PVP, 1
instance = comp, \jp_latch_q[1]~output , jp_latch_q[1]~output, R3_PVP, 1
instance = comp, \sdram_clk~output , sdram_clk~output, R3_PVP, 1
instance = comp, \sdram_cke~output , sdram_cke~output, R3_PVP, 1
instance = comp, \sdram_cs_n~output , sdram_cs_n~output, R3_PVP, 1
instance = comp, \sdram_wre_n~output , sdram_wre_n~output, R3_PVP, 1
instance = comp, \sdram_cas_n~output , sdram_cas_n~output, R3_PVP, 1
instance = comp, \sdram_ras_n~output , sdram_ras_n~output, R3_PVP, 1
instance = comp, \sdram_a[0]~output , sdram_a[0]~output, R3_PVP, 1
instance = comp, \sdram_a[1]~output , sdram_a[1]~output, R3_PVP, 1
instance = comp, \sdram_a[2]~output , sdram_a[2]~output, R3_PVP, 1
instance = comp, \sdram_a[3]~output , sdram_a[3]~output, R3_PVP, 1
instance = comp, \sdram_a[4]~output , sdram_a[4]~output, R3_PVP, 1
instance = comp, \sdram_a[5]~output , sdram_a[5]~output, R3_PVP, 1
instance = comp, \sdram_a[6]~output , sdram_a[6]~output, R3_PVP, 1
instance = comp, \sdram_a[7]~output , sdram_a[7]~output, R3_PVP, 1
instance = comp, \sdram_a[8]~output , sdram_a[8]~output, R3_PVP, 1
instance = comp, \sdram_a[9]~output , sdram_a[9]~output, R3_PVP, 1
instance = comp, \sdram_a[10]~output , sdram_a[10]~output, R3_PVP, 1
instance = comp, \sdram_ba~output , sdram_ba~output, R3_PVP, 1
instance = comp, \sdram_dqm~output , sdram_dqm~output, R3_PVP, 1
instance = comp, \R[0]~output , R[0]~output, R3_PVP, 1
instance = comp, \R[1]~output , R[1]~output, R3_PVP, 1
instance = comp, \G[0]~output , G[0]~output, R3_PVP, 1
instance = comp, \G[1]~output , G[1]~output, R3_PVP, 1
instance = comp, \B[0]~output , B[0]~output, R3_PVP, 1
instance = comp, \B[1]~output , B[1]~output, R3_PVP, 1
instance = comp, \HSYNC~output , HSYNC~output, R3_PVP, 1
instance = comp, \VSYNC~output , VSYNC~output, R3_PVP, 1
instance = comp, \i2c_sda~output , i2c_sda~output, R3_PVP, 1
instance = comp, \i2c_scl~output , i2c_scl~output, R3_PVP, 1
instance = comp, \sdram_dq[0]~output , sdram_dq[0]~output, R3_PVP, 1
instance = comp, \sdram_dq[1]~output , sdram_dq[1]~output, R3_PVP, 1
instance = comp, \sdram_dq[2]~output , sdram_dq[2]~output, R3_PVP, 1
instance = comp, \sdram_dq[3]~output , sdram_dq[3]~output, R3_PVP, 1
instance = comp, \sdram_dq[4]~output , sdram_dq[4]~output, R3_PVP, 1
instance = comp, \sdram_dq[5]~output , sdram_dq[5]~output, R3_PVP, 1
instance = comp, \sdram_dq[6]~output , sdram_dq[6]~output, R3_PVP, 1
instance = comp, \sdram_dq[7]~output , sdram_dq[7]~output, R3_PVP, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, R3_PVP, 1
instance = comp, \clk~input , clk~input, R3_PVP, 1
instance = comp, \PLL_inst|altpll_component|auto_generated|pll1 , PLL_inst|altpll_component|auto_generated|pll1, R3_PVP, 1
instance = comp, \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, R3_PVP, 1
instance = comp, \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, R3_PVP, 1
instance = comp, \reset~input , reset~input, R3_PVP, 1
instance = comp, \rst~feeder , rst~feeder, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|Add0~0 , i2c_ri_inst|i2c_phy_inst|Add0~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|clk_div~0 , i2c_ri_inst|i2c_phy_inst|clk_div~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|clk_div[0] , i2c_ri_inst|i2c_phy_inst|clk_div[0], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|Add0~2 , i2c_ri_inst|i2c_phy_inst|Add0~2, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|clk_div[1] , i2c_ri_inst|i2c_phy_inst|clk_div[1], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|Add0~4 , i2c_ri_inst|i2c_phy_inst|Add0~4, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|clk_div[2] , i2c_ri_inst|i2c_phy_inst|clk_div[2], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|Equal0~0 , i2c_ri_inst|i2c_phy_inst|Equal0~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|Add0~6 , i2c_ri_inst|i2c_phy_inst|Add0~6, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|clk_div~2 , i2c_ri_inst|i2c_phy_inst|clk_div~2, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|clk_div[3] , i2c_ri_inst|i2c_phy_inst|clk_div[3], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|Add0~8 , i2c_ri_inst|i2c_phy_inst|Add0~8, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|clk_div~1 , i2c_ri_inst|i2c_phy_inst|clk_div~1, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|clk_div[4] , i2c_ri_inst|i2c_phy_inst|clk_div[4], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|always0~5 , i2c_ri_inst|i2c_phy_inst|always0~5, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|always0~0 , i2c_ri_inst|i2c_phy_inst|always0~0, R3_PVP, 1
instance = comp, \sdram_dq[3]~input , sdram_dq[3]~input, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[0]~21 , SDRAM_controller|init_address[0]~21, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[0] , SDRAM_controller|init_address[0], R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[1]~23 , SDRAM_controller|init_address[1]~23, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[1] , SDRAM_controller|init_address[1], R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[2]~25 , SDRAM_controller|init_address[2]~25, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[2] , SDRAM_controller|init_address[2], R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[3]~27 , SDRAM_controller|init_address[3]~27, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[3] , SDRAM_controller|init_address[3], R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|full~0 , SDRAM_controller|init_fifo_inst|full~0, R3_PVP, 1
instance = comp, \SDRAM_controller|Add1~0 , SDRAM_controller|Add1~0, R3_PVP, 1
instance = comp, \SDRAM_controller|refresh_timer[0] , SDRAM_controller|refresh_timer[0], R3_PVP, 1
instance = comp, \SDRAM_controller|Add1~2 , SDRAM_controller|Add1~2, R3_PVP, 1
instance = comp, \SDRAM_controller|refresh_timer[1] , SDRAM_controller|refresh_timer[1], R3_PVP, 1
instance = comp, \SDRAM_controller|Add1~4 , SDRAM_controller|Add1~4, R3_PVP, 1
instance = comp, \SDRAM_controller|Add1~12 , SDRAM_controller|Add1~12, R3_PVP, 1
instance = comp, \SDRAM_controller|Add1~14 , SDRAM_controller|Add1~14, R3_PVP, 1
instance = comp, \SDRAM_controller|refresh_timer~4 , SDRAM_controller|refresh_timer~4, R3_PVP, 1
instance = comp, \SDRAM_controller|refresh_timer[7] , SDRAM_controller|refresh_timer[7], R3_PVP, 1
instance = comp, \SDRAM_controller|Add1~16 , SDRAM_controller|Add1~16, R3_PVP, 1
instance = comp, \SDRAM_controller|refresh_timer[8] , SDRAM_controller|refresh_timer[8], R3_PVP, 1
instance = comp, \SDRAM_controller|Add1~18 , SDRAM_controller|Add1~18, R3_PVP, 1
instance = comp, \SDRAM_controller|refresh_timer[9] , SDRAM_controller|refresh_timer[9], R3_PVP, 1
instance = comp, \SDRAM_controller|Add1~20 , SDRAM_controller|Add1~20, R3_PVP, 1
instance = comp, \SDRAM_controller|refresh_timer~5 , SDRAM_controller|refresh_timer~5, R3_PVP, 1
instance = comp, \SDRAM_controller|refresh_timer[10] , SDRAM_controller|refresh_timer[10], R3_PVP, 1
instance = comp, \SDRAM_controller|Equal0~2 , SDRAM_controller|Equal0~2, R3_PVP, 1
instance = comp, \SDRAM_controller|refresh_timer~2 , SDRAM_controller|refresh_timer~2, R3_PVP, 1
instance = comp, \SDRAM_controller|refresh_timer[2] , SDRAM_controller|refresh_timer[2], R3_PVP, 1
instance = comp, \SDRAM_controller|Add1~6 , SDRAM_controller|Add1~6, R3_PVP, 1
instance = comp, \SDRAM_controller|refresh_timer[3] , SDRAM_controller|refresh_timer[3], R3_PVP, 1
instance = comp, \SDRAM_controller|Equal0~0 , SDRAM_controller|Equal0~0, R3_PVP, 1
instance = comp, \SDRAM_controller|Add1~8 , SDRAM_controller|Add1~8, R3_PVP, 1
instance = comp, \SDRAM_controller|refresh_timer~3 , SDRAM_controller|refresh_timer~3, R3_PVP, 1
instance = comp, \SDRAM_controller|refresh_timer[4] , SDRAM_controller|refresh_timer[4], R3_PVP, 1
instance = comp, \SDRAM_controller|Add1~10 , SDRAM_controller|Add1~10, R3_PVP, 1
instance = comp, \SDRAM_controller|refresh_timer[5] , SDRAM_controller|refresh_timer[5], R3_PVP, 1
instance = comp, \SDRAM_controller|refresh_timer[6] , SDRAM_controller|refresh_timer[6], R3_PVP, 1
instance = comp, \SDRAM_controller|Equal0~1 , SDRAM_controller|Equal0~1, R3_PVP, 1
instance = comp, \SDRAM_controller|Equal0~3 , SDRAM_controller|Equal0~3, R3_PVP, 1
instance = comp, \SDRAM_controller|Add2~0 , SDRAM_controller|Add2~0, R3_PVP, 1
instance = comp, \SDRAM_controller|state~87 , SDRAM_controller|state~87, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_INIT_WRITE , SDRAM_controller|state.S_INIT_WRITE, R3_PVP, 1
instance = comp, \SDRAM_controller|WideAnd0~0 , SDRAM_controller|WideAnd0~0, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector42~0 , SDRAM_controller|Selector42~0, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_INIT_WRITE_DATA , SDRAM_controller|state.S_INIT_WRITE_DATA, R3_PVP, 1
instance = comp, \SDRAM_controller|data_out~8 , SDRAM_controller|data_out~8, R3_PVP, 1
instance = comp, \arbiter_inst|arbiter_p1_ready~0 , arbiter_inst|arbiter_p1_ready~0, R3_PVP, 1
instance = comp, \button[3]~input , button[3]~input, R3_PVP, 1
instance = comp, \debounce_inst|button_s[3]~1 , debounce_inst|button_s[3]~1, R3_PVP, 1
instance = comp, \debounce_inst|button_s[3] , debounce_inst|button_s[3], R3_PVP, 1
instance = comp, \debounce_inst|button_3_count[3]~17 , debounce_inst|button_3_count[3]~17, R3_PVP, 1
instance = comp, \debounce_inst|clk_div[0]~45 , debounce_inst|clk_div[0]~45, R3_PVP, 1
instance = comp, \rst~clkctrl , rst~clkctrl, R3_PVP, 1
instance = comp, \debounce_inst|clk_div[0] , debounce_inst|clk_div[0], R3_PVP, 1
instance = comp, \debounce_inst|clk_div[1]~15 , debounce_inst|clk_div[1]~15, R3_PVP, 1
instance = comp, \debounce_inst|clk_div[1] , debounce_inst|clk_div[1], R3_PVP, 1
instance = comp, \debounce_inst|clk_div[2]~17 , debounce_inst|clk_div[2]~17, R3_PVP, 1
instance = comp, \debounce_inst|clk_div[2] , debounce_inst|clk_div[2], R3_PVP, 1
instance = comp, \debounce_inst|clk_div[3]~19 , debounce_inst|clk_div[3]~19, R3_PVP, 1
instance = comp, \debounce_inst|clk_div[3] , debounce_inst|clk_div[3], R3_PVP, 1
instance = comp, \debounce_inst|clk_div[4]~21 , debounce_inst|clk_div[4]~21, R3_PVP, 1
instance = comp, \debounce_inst|clk_div[4] , debounce_inst|clk_div[4], R3_PVP, 1
instance = comp, \debounce_inst|clk_div[5]~23 , debounce_inst|clk_div[5]~23, R3_PVP, 1
instance = comp, \debounce_inst|clk_div[5] , debounce_inst|clk_div[5], R3_PVP, 1
instance = comp, \debounce_inst|clk_div[6]~25 , debounce_inst|clk_div[6]~25, R3_PVP, 1
instance = comp, \debounce_inst|clk_div[6] , debounce_inst|clk_div[6], R3_PVP, 1
instance = comp, \debounce_inst|clk_div[7]~27 , debounce_inst|clk_div[7]~27, R3_PVP, 1
instance = comp, \debounce_inst|clk_div[7] , debounce_inst|clk_div[7], R3_PVP, 1
instance = comp, \debounce_inst|WideAnd0~1 , debounce_inst|WideAnd0~1, R3_PVP, 1
instance = comp, \debounce_inst|WideAnd0~0 , debounce_inst|WideAnd0~0, R3_PVP, 1
instance = comp, \debounce_inst|clk_div[8]~29 , debounce_inst|clk_div[8]~29, R3_PVP, 1
instance = comp, \debounce_inst|clk_div[8] , debounce_inst|clk_div[8], R3_PVP, 1
instance = comp, \debounce_inst|clk_div[9]~31 , debounce_inst|clk_div[9]~31, R3_PVP, 1
instance = comp, \debounce_inst|clk_div[9] , debounce_inst|clk_div[9], R3_PVP, 1
instance = comp, \debounce_inst|clk_div[10]~33 , debounce_inst|clk_div[10]~33, R3_PVP, 1
instance = comp, \debounce_inst|clk_div[10] , debounce_inst|clk_div[10], R3_PVP, 1
instance = comp, \debounce_inst|clk_div[11]~35 , debounce_inst|clk_div[11]~35, R3_PVP, 1
instance = comp, \debounce_inst|clk_div[11] , debounce_inst|clk_div[11], R3_PVP, 1
instance = comp, \debounce_inst|clk_div[12]~37 , debounce_inst|clk_div[12]~37, R3_PVP, 1
instance = comp, \debounce_inst|clk_div[12] , debounce_inst|clk_div[12], R3_PVP, 1
instance = comp, \debounce_inst|clk_div[13]~39 , debounce_inst|clk_div[13]~39, R3_PVP, 1
instance = comp, \debounce_inst|clk_div[13] , debounce_inst|clk_div[13], R3_PVP, 1
instance = comp, \debounce_inst|clk_div[14]~41 , debounce_inst|clk_div[14]~41, R3_PVP, 1
instance = comp, \debounce_inst|clk_div[14] , debounce_inst|clk_div[14], R3_PVP, 1
instance = comp, \debounce_inst|clk_div[15]~43 , debounce_inst|clk_div[15]~43, R3_PVP, 1
instance = comp, \debounce_inst|clk_div[15] , debounce_inst|clk_div[15], R3_PVP, 1
instance = comp, \debounce_inst|WideAnd0~3 , debounce_inst|WideAnd0~3, R3_PVP, 1
instance = comp, \debounce_inst|WideAnd0~2 , debounce_inst|WideAnd0~2, R3_PVP, 1
instance = comp, \debounce_inst|WideAnd0~4 , debounce_inst|WideAnd0~4, R3_PVP, 1
instance = comp, \debounce_inst|button_3_count[3]~18 , debounce_inst|button_3_count[3]~18, R3_PVP, 1
instance = comp, \debounce_inst|button_3_count[0]~21 , debounce_inst|button_3_count[0]~21, R3_PVP, 1
instance = comp, \debounce_inst|button_3_count[0] , debounce_inst|button_3_count[0], R3_PVP, 1
instance = comp, \debounce_inst|Add7~1 , debounce_inst|Add7~1, R3_PVP, 1
instance = comp, \debounce_inst|button_3_count[2]~20 , debounce_inst|button_3_count[2]~20, R3_PVP, 1
instance = comp, \debounce_inst|button_3_count[2]~19 , debounce_inst|button_3_count[2]~19, R3_PVP, 1
instance = comp, \debounce_inst|button_3_count[2]~1 , debounce_inst|button_3_count[2]~1, R3_PVP, 1
instance = comp, \debounce_inst|button_3_count[3]~24 , debounce_inst|button_3_count[3]~24, R3_PVP, 1
instance = comp, \debounce_inst|button_3_count[2] , debounce_inst|button_3_count[2], R3_PVP, 1
instance = comp, \debounce_inst|Add7~0 , debounce_inst|Add7~0, R3_PVP, 1
instance = comp, \debounce_inst|Add8~0 , debounce_inst|Add8~0, R3_PVP, 1
instance = comp, \debounce_inst|button_3_count[3]~16 , debounce_inst|button_3_count[3]~16, R3_PVP, 1
instance = comp, \debounce_inst|button_3_count[3]~15 , debounce_inst|button_3_count[3]~15, R3_PVP, 1
instance = comp, \debounce_inst|button_3_count[3]~0 , debounce_inst|button_3_count[3]~0, R3_PVP, 1
instance = comp, \debounce_inst|button_3_count[3] , debounce_inst|button_3_count[3], R3_PVP, 1
instance = comp, \debounce_inst|button_out~2 , debounce_inst|button_out~2, R3_PVP, 1
instance = comp, \debounce_inst|button_3_count[1]~23 , debounce_inst|button_3_count[1]~23, R3_PVP, 1
instance = comp, \debounce_inst|button_3_count[1]~22 , debounce_inst|button_3_count[1]~22, R3_PVP, 1
instance = comp, \debounce_inst|Add8~1 , debounce_inst|Add8~1, R3_PVP, 1
instance = comp, \debounce_inst|button_3_count[1]~2 , debounce_inst|button_3_count[1]~2, R3_PVP, 1
instance = comp, \debounce_inst|button_3_count[1] , debounce_inst|button_3_count[1], R3_PVP, 1
instance = comp, \debounce_inst|WideNor3 , debounce_inst|WideNor3, R3_PVP, 1
instance = comp, \debounce_inst|button_out~3 , debounce_inst|button_out~3, R3_PVP, 1
instance = comp, \debounce_inst|button_out[3] , debounce_inst|button_out[3], R3_PVP, 1
instance = comp, \comb~0 , comb~0, R3_PVP, 1
instance = comp, \CPU_inst|RST_hold , CPU_inst|RST_hold, R3_PVP, 1
instance = comp, \CPU_inst|RST~0 , CPU_inst|RST~0, R3_PVP, 1
instance = comp, \CPU_inst|RST , CPU_inst|RST, R3_PVP, 1
instance = comp, \CPU_inst|RST~clkctrl , CPU_inst|RST~clkctrl, R3_PVP, 1
instance = comp, \CPU_inst|PC0|p_miss , CPU_inst|PC0|p_miss, R3_PVP, 1
instance = comp, \intcon_inst|int_addr[2] , intcon_inst|int_addr[2], R3_PVP, 1
instance = comp, \CPU_inst|XEC2~0 , CPU_inst|XEC2~0, R3_PVP, 1
instance = comp, \CPU_inst|n_LB_w1~0 , CPU_inst|n_LB_w1~0, R3_PVP, 1
instance = comp, \CPU_inst|n_LB_w1 , CPU_inst|n_LB_w1, R3_PVP, 1
instance = comp, \CPU_inst|n_LB_w2~0 , CPU_inst|n_LB_w2~0, R3_PVP, 1
instance = comp, \CPU_inst|n_LB_w2 , CPU_inst|n_LB_w2, R3_PVP, 1
instance = comp, \CPU_inst|n_LB_w3~feeder , CPU_inst|n_LB_w3~feeder, R3_PVP, 1
instance = comp, \CPU_inst|n_LB_w3 , CPU_inst|n_LB_w3, R3_PVP, 1
instance = comp, \CPU_inst|n_LB_w4 , CPU_inst|n_LB_w4, R3_PVP, 1
instance = comp, \CPU_inst|n_LB_w5 , CPU_inst|n_LB_w5, R3_PVP, 1
instance = comp, \CPU_inst|n_LB_w6~feeder , CPU_inst|n_LB_w6~feeder, R3_PVP, 1
instance = comp, \CPU_inst|n_LB_w6 , CPU_inst|n_LB_w6, R3_PVP, 1
instance = comp, \d_cache_inst|flush_active~feeder , d_cache_inst|flush_active~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivl_reg[0]~feeder , CPU_inst|reg_file0|ivl_reg[0]~feeder, R3_PVP, 1
instance = comp, \sdram_dq[0]~input , sdram_dq[0]~input, R3_PVP, 1
instance = comp, \SDRAM_controller|from_mem[0] , SDRAM_controller|from_mem[0], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[0][0]~feeder , arbiter_inst|port1_from_mem[0][0]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[7][4]~4 , arbiter_inst|port1_from_mem[7][4]~4, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[0][0]~10 , arbiter_inst|port1_from_mem[0][0]~10, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[0][0] , arbiter_inst|port1_from_mem[0][0], R3_PVP, 1
instance = comp, \CPU_inst|PC0|prev_p_miss , CPU_inst|PC0|prev_p_miss, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~16 , CPU_inst|PC0|Add1~16, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss_next[0] , CPU_inst|PC0|A_miss_next[0], R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~87 , CPU_inst|PC0|Add1~87, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~22 , CPU_inst|PC0|Add1~22, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~24 , CPU_inst|PC0|Add1~24, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~81 , CPU_inst|PC0|Add1~81, R3_PVP, 1
instance = comp, \sdram_dq[4]~input , sdram_dq[4]~input, R3_PVP, 1
instance = comp, \SDRAM_controller|from_mem[4] , SDRAM_controller|from_mem[4], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[0][4]~feeder , arbiter_inst|port1_from_mem[0][4]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[0][4] , arbiter_inst|port1_from_mem[0][4], R3_PVP, 1
instance = comp, \CPU_inst|PC0|prev_hazard~2 , CPU_inst|PC0|prev_hazard~2, R3_PVP, 1
instance = comp, \CPU_inst|PC0|prev_hazard , CPU_inst|PC0|prev_hazard, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_next_I[6] , CPU_inst|PC0|A_next_I[6], R3_PVP, 1
instance = comp, \CPU_inst|PC0|take_branch~1 , CPU_inst|PC0|take_branch~1, R3_PVP, 1
instance = comp, \CPU_inst|PC0|prev_branch_taken , CPU_inst|PC0|prev_branch_taken, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate~12 , CPU_inst|PC0|A_current_I_alternate~12, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate~1 , CPU_inst|PC0|A_current_I_alternate~1, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss_next[7] , CPU_inst|PC0|A_miss_next[7], R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~26 , CPU_inst|PC0|Add1~26, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~28 , CPU_inst|PC0|Add1~28, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~30 , CPU_inst|PC0|Add1~30, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~84 , CPU_inst|PC0|Add1~84, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_next_I[7] , CPU_inst|PC0|A_next_I[7], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate~13 , CPU_inst|PC0|A_current_I_alternate~13, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate[7] , CPU_inst|PC0|A_current_I_alternate[7], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~22 , CPU_inst|PC0|A_current_I~22, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~23 , CPU_inst|PC0|A_current_I~23, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I[7] , CPU_inst|PC0|A_current_I[7], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0~11 , CPU_inst|PC0|A_pipe0~11, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0[7] , CPU_inst|PC0|A_pipe0[7], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1~11 , CPU_inst|PC0|A_pipe1~11, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1[7] , CPU_inst|PC0|A_pipe1[7], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2~12 , CPU_inst|PC0|A_pipe2~12, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2[7] , CPU_inst|PC0|A_pipe2[7], R3_PVP, 1
instance = comp, \CPU_inst|PC0|stack_in[7]~11 , CPU_inst|PC0|stack_in[7]~11, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|input_buf[7] , CPU_inst|PC0|cstack0|input_buf[7], R3_PVP, 1
instance = comp, \CPU_inst|PC0|comb~0 , CPU_inst|PC0|comb~0, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|prev_push , CPU_inst|PC0|cstack0|prev_push, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|address[1]~7 , CPU_inst|PC0|cstack0|address[1]~7, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|address[2]~11 , CPU_inst|PC0|cstack0|address[2]~11, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|branch_hazard~0 , CPU_inst|hazard_unit0|branch_hazard~0, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|address~9 , CPU_inst|PC0|cstack0|address~9, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|address~10 , CPU_inst|PC0|cstack0|address~10, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|address[2] , CPU_inst|PC0|cstack0|address[2], R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~440 , CPU_inst|PC0|cstack0|stack_mem~440, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~441 , CPU_inst|PC0|cstack0|stack_mem~441, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~183 , CPU_inst|PC0|cstack0|stack_mem~183, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~416 , CPU_inst|PC0|cstack0|stack_mem~416, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~417 , CPU_inst|PC0|cstack0|stack_mem~417, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~167 , CPU_inst|PC0|cstack0|stack_mem~167, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~55feeder , CPU_inst|PC0|cstack0|stack_mem~55feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~426 , CPU_inst|PC0|cstack0|stack_mem~426, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~427 , CPU_inst|PC0|cstack0|stack_mem~427, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~55 , CPU_inst|PC0|cstack0|stack_mem~55, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~434 , CPU_inst|PC0|cstack0|stack_mem~434, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~435 , CPU_inst|PC0|cstack0|stack_mem~435, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~39 , CPU_inst|PC0|cstack0|stack_mem~39, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~366 , CPU_inst|PC0|cstack0|stack_mem~366, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~367 , CPU_inst|PC0|cstack0|stack_mem~367, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~119feeder , CPU_inst|PC0|cstack0|stack_mem~119feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~430 , CPU_inst|PC0|cstack0|stack_mem~430, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~431 , CPU_inst|PC0|cstack0|stack_mem~431, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~119 , CPU_inst|PC0|cstack0|stack_mem~119, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~446 , CPU_inst|PC0|cstack0|stack_mem~446, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~447 , CPU_inst|PC0|cstack0|stack_mem~447, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~247 , CPU_inst|PC0|cstack0|stack_mem~247, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~231feeder , CPU_inst|PC0|cstack0|stack_mem~231feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~422 , CPU_inst|PC0|cstack0|stack_mem~422, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~423 , CPU_inst|PC0|cstack0|stack_mem~423, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~231 , CPU_inst|PC0|cstack0|stack_mem~231, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~438 , CPU_inst|PC0|cstack0|stack_mem~438, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~439 , CPU_inst|PC0|cstack0|stack_mem~439, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~103 , CPU_inst|PC0|cstack0|stack_mem~103, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~373 , CPU_inst|PC0|cstack0|stack_mem~373, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~374 , CPU_inst|PC0|cstack0|stack_mem~374, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~135feeder , CPU_inst|PC0|cstack0|stack_mem~135feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~420 , CPU_inst|PC0|cstack0|stack_mem~420, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~421 , CPU_inst|PC0|cstack0|stack_mem~421, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~135 , CPU_inst|PC0|cstack0|stack_mem~135, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~428 , CPU_inst|PC0|cstack0|stack_mem~428, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~429 , CPU_inst|PC0|cstack0|stack_mem~429, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~23 , CPU_inst|PC0|cstack0|stack_mem~23, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~436 , CPU_inst|PC0|cstack0|stack_mem~436, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~437 , CPU_inst|PC0|cstack0|stack_mem~437, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~7 , CPU_inst|PC0|cstack0|stack_mem~7, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~370 , CPU_inst|PC0|cstack0|stack_mem~370, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~444 , CPU_inst|PC0|cstack0|stack_mem~444, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~445 , CPU_inst|PC0|cstack0|stack_mem~445, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~151 , CPU_inst|PC0|cstack0|stack_mem~151, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~371 , CPU_inst|PC0|cstack0|stack_mem~371, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~87feeder , CPU_inst|PC0|cstack0|stack_mem~87feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~424 , CPU_inst|PC0|cstack0|stack_mem~424, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~425 , CPU_inst|PC0|cstack0|stack_mem~425, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~87 , CPU_inst|PC0|cstack0|stack_mem~87, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~442 , CPU_inst|PC0|cstack0|stack_mem~442, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~443 , CPU_inst|PC0|cstack0|stack_mem~443, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~215 , CPU_inst|PC0|cstack0|stack_mem~215, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~199feeder , CPU_inst|PC0|cstack0|stack_mem~199feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~418 , CPU_inst|PC0|cstack0|stack_mem~418, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~419 , CPU_inst|PC0|cstack0|stack_mem~419, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~199 , CPU_inst|PC0|cstack0|stack_mem~199, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~432 , CPU_inst|PC0|cstack0|stack_mem~432, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~433 , CPU_inst|PC0|cstack0|stack_mem~433, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~71 , CPU_inst|PC0|cstack0|stack_mem~71, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~368 , CPU_inst|PC0|cstack0|stack_mem~368, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~369 , CPU_inst|PC0|cstack0|stack_mem~369, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~372 , CPU_inst|PC0|cstack0|stack_mem~372, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~375 , CPU_inst|PC0|cstack0|stack_mem~375, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|output_buf[7] , CPU_inst|PC0|cstack0|output_buf[7], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[0][3]~feeder , arbiter_inst|port1_from_mem[0][3]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[0][3] , arbiter_inst|port1_from_mem[0][3], R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[6]~23 , p_cache_inst|CPU_address_hold[6]~23, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[7]~25 , p_cache_inst|CPU_address_hold[7]~25, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|WideOr1~0 , CPU_inst|decode_unit0|WideOr1~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|alu_op_reg~0 , CPU_inst|decode_unit0|alu_op_reg~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|alu_op_reg[0] , CPU_inst|decode_unit0|alu_op_reg[0], R3_PVP, 1
instance = comp, \CPU_inst|alu_op1~0 , CPU_inst|alu_op1~0, R3_PVP, 1
instance = comp, \CPU_inst|alu_op1[0] , CPU_inst|alu_op1[0], R3_PVP, 1
instance = comp, \CPU_inst|alu_op2~0 , CPU_inst|alu_op2~0, R3_PVP, 1
instance = comp, \CPU_inst|alu_op2[0] , CPU_inst|alu_op2[0], R3_PVP, 1
instance = comp, \CPU_inst|alu_op3[0]~feeder , CPU_inst|alu_op3[0]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|alu_op3[0] , CPU_inst|alu_op3[0], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|rotate_R_reg~2 , CPU_inst|decode_unit0|rotate_R_reg~2, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[8]~27 , p_cache_inst|CPU_address_hold[8]~27, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[9]~29 , p_cache_inst|CPU_address_hold[9]~29, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_next_I[9] , CPU_inst|PC0|A_next_I[9], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate~5 , CPU_inst|PC0|A_current_I_alternate~5, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate[9] , CPU_inst|PC0|A_current_I_alternate[9], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~6 , CPU_inst|PC0|A_current_I~6, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~7 , CPU_inst|PC0|A_current_I~7, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I[9] , CPU_inst|PC0|A_current_I[9], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0~3 , CPU_inst|PC0|A_pipe0~3, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0[9] , CPU_inst|PC0|A_pipe0[9], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1~0 , CPU_inst|PC0|A_pipe1~0, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1[9] , CPU_inst|PC0|A_pipe1[9], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2~0 , CPU_inst|PC0|A_pipe2~0, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2[9] , CPU_inst|PC0|A_pipe2[9], R3_PVP, 1
instance = comp, \CPU_inst|alu_a_source1~0 , CPU_inst|alu_a_source1~0, R3_PVP, 1
instance = comp, \CPU_inst|alu_a_source1 , CPU_inst|alu_a_source1, R3_PVP, 1
instance = comp, \CPU_inst|alu_a_source2~0 , CPU_inst|alu_a_source2~0, R3_PVP, 1
instance = comp, \CPU_inst|alu_a_source2 , CPU_inst|alu_a_source2, R3_PVP, 1
instance = comp, \CPU_inst|alu_a_source3 , CPU_inst|alu_a_source3, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|Mux4~0 , CPU_inst|decode_unit0|Mux4~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|mask_L_reg[0] , CPU_inst|decode_unit0|mask_L_reg[0], R3_PVP, 1
instance = comp, \CPU_inst|mask_L1~1 , CPU_inst|mask_L1~1, R3_PVP, 1
instance = comp, \CPU_inst|mask_L1[0] , CPU_inst|mask_L1[0], R3_PVP, 1
instance = comp, \CPU_inst|mask_L2~1 , CPU_inst|mask_L2~1, R3_PVP, 1
instance = comp, \CPU_inst|mask_L2[0] , CPU_inst|mask_L2[0], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[0]~feeder , CPU_inst|PC0|A_miss[0]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[0] , CPU_inst|PC0|A_miss[0], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A[0]~15 , CPU_inst|PC0|A[0]~15, R3_PVP, 1
instance = comp, \MSC_inst|p1_active~0 , MSC_inst|p1_active~0, R3_PVP, 1
instance = comp, \MSC_inst|p1_active , MSC_inst|p1_active, R3_PVP, 1
instance = comp, \MSC_inst|p1_idle~0 , MSC_inst|p1_idle~0, R3_PVP, 1
instance = comp, \p_cache_inst|word_address[1]~0 , p_cache_inst|word_address[1]~0, R3_PVP, 1
instance = comp, \p_cache_inst|word_address[0] , p_cache_inst|word_address[0], R3_PVP, 1
instance = comp, \sdram_dq[5]~input , sdram_dq[5]~input, R3_PVP, 1
instance = comp, \SDRAM_controller|from_mem[5] , SDRAM_controller|from_mem[5], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[0][5]~feeder , arbiter_inst|port1_from_mem[0][5]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[0][5] , arbiter_inst|port1_from_mem[0][5], R3_PVP, 1
instance = comp, \sdram_dq[6]~input , sdram_dq[6]~input, R3_PVP, 1
instance = comp, \SDRAM_controller|from_mem[6] , SDRAM_controller|from_mem[6], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[0][6]~feeder , arbiter_inst|port1_from_mem[0][6]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[0][6] , arbiter_inst|port1_from_mem[0][6], R3_PVP, 1
instance = comp, \sdram_dq[7]~input , sdram_dq[7]~input, R3_PVP, 1
instance = comp, \SDRAM_controller|from_mem[7] , SDRAM_controller|from_mem[7], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[0][7]~feeder , arbiter_inst|port1_from_mem[0][7]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[0][7] , arbiter_inst|port1_from_mem[0][7], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[2][5]~feeder , arbiter_inst|port1_from_mem[2][5]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[2][0]~8 , arbiter_inst|port1_from_mem[2][0]~8, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[2][5] , arbiter_inst|port1_from_mem[2][5], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[2][6]~feeder , arbiter_inst|port1_from_mem[2][6]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[2][6] , arbiter_inst|port1_from_mem[2][6], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[2][7]~feeder , arbiter_inst|port1_from_mem[2][7]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[2][7] , arbiter_inst|port1_from_mem[2][7], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[4][3]~feeder , arbiter_inst|port1_from_mem[4][3]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[4][0]~9 , arbiter_inst|port1_from_mem[4][0]~9, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[4][3] , arbiter_inst|port1_from_mem[4][3], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[4][5]~feeder , arbiter_inst|port1_from_mem[4][5]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[4][5] , arbiter_inst|port1_from_mem[4][5], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[4][6]~feeder , arbiter_inst|port1_from_mem[4][6]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[4][6] , arbiter_inst|port1_from_mem[4][6], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[4][7]~feeder , arbiter_inst|port1_from_mem[4][7]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[4][7] , arbiter_inst|port1_from_mem[4][7], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[6][3]~feeder , arbiter_inst|port1_from_mem[6][3]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[6][0]~11 , arbiter_inst|port1_from_mem[6][0]~11, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[6][3] , arbiter_inst|port1_from_mem[6][3], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[6][5]~feeder , arbiter_inst|port1_from_mem[6][5]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[6][5] , arbiter_inst|port1_from_mem[6][5], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[6][6]~feeder , arbiter_inst|port1_from_mem[6][6]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[6][6] , arbiter_inst|port1_from_mem[6][6], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[6][7]~feeder , arbiter_inst|port1_from_mem[6][7]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[6][7] , arbiter_inst|port1_from_mem[6][7], R3_PVP, 1
instance = comp, \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 , p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3, R3_PVP, 1
instance = comp, \p_cache_inst|Mux9~0 , p_cache_inst|Mux9~0, R3_PVP, 1
instance = comp, \p_cache_inst|Mux9~1 , p_cache_inst|Mux9~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate~15 , CPU_inst|decode_unit0|I_alternate~15, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate~1 , CPU_inst|decode_unit0|I_alternate~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate[6] , CPU_inst|decode_unit0|I_alternate[6], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg~30 , CPU_inst|decode_unit0|I_reg~30, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[6]~6 , CPU_inst|decode_unit0|I_reg[6]~6, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[6] , CPU_inst|decode_unit0|I_reg[6], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|Mux3~0 , CPU_inst|decode_unit0|Mux3~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|mask_L_reg[1] , CPU_inst|decode_unit0|mask_L_reg[1], R3_PVP, 1
instance = comp, \CPU_inst|mask_L1~2 , CPU_inst|mask_L1~2, R3_PVP, 1
instance = comp, \CPU_inst|mask_L1[1] , CPU_inst|mask_L1[1], R3_PVP, 1
instance = comp, \CPU_inst|mask_L2~2 , CPU_inst|mask_L2~2, R3_PVP, 1
instance = comp, \CPU_inst|mask_L2[1] , CPU_inst|mask_L2[1], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|Mux2~0 , CPU_inst|decode_unit0|Mux2~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|mask_L_reg[2] , CPU_inst|decode_unit0|mask_L_reg[2], R3_PVP, 1
instance = comp, \CPU_inst|mask_L1~0 , CPU_inst|mask_L1~0, R3_PVP, 1
instance = comp, \CPU_inst|mask_L1[2] , CPU_inst|mask_L1[2], R3_PVP, 1
instance = comp, \CPU_inst|mask_L2~0 , CPU_inst|mask_L2~0, R3_PVP, 1
instance = comp, \CPU_inst|mask_L2[2] , CPU_inst|mask_L2[2], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[9]~feeder , CPU_inst|decode_unit0|PC_I_field_reg[9]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[9] , CPU_inst|decode_unit0|PC_I_field_reg[9], R3_PVP, 1
instance = comp, \CPU_inst|rotate_S01~1 , CPU_inst|rotate_S01~1, R3_PVP, 1
instance = comp, \CPU_inst|rotate_S01[1] , CPU_inst|rotate_S01[1], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|Mux6~1 , CPU_inst|decode_unit0|Mux6~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|Mux6~0 , CPU_inst|decode_unit0|Mux6~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|regf_wren_reg~0 , CPU_inst|decode_unit0|regf_wren_reg~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|regf_wren_reg , CPU_inst|decode_unit0|regf_wren_reg, R3_PVP, 1
instance = comp, \CPU_inst|regf_wren1~0 , CPU_inst|regf_wren1~0, R3_PVP, 1
instance = comp, \CPU_inst|regf_wren1 , CPU_inst|regf_wren1, R3_PVP, 1
instance = comp, \CPU_inst|regf_wren2~0 , CPU_inst|regf_wren2~0, R3_PVP, 1
instance = comp, \CPU_inst|regf_wren2 , CPU_inst|regf_wren2, R3_PVP, 1
instance = comp, \CPU_inst|regf_wren3 , CPU_inst|regf_wren3, R3_PVP, 1
instance = comp, \CPU_inst|regf_wren4 , CPU_inst|regf_wren4, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[1][0]~feeder , arbiter_inst|port1_from_mem[1][0]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[1][4]~7 , arbiter_inst|port1_from_mem[1][4]~7, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[1][0] , arbiter_inst|port1_from_mem[1][0], R3_PVP, 1
instance = comp, \sdram_dq[1]~input , sdram_dq[1]~input, R3_PVP, 1
instance = comp, \SDRAM_controller|from_mem[1] , SDRAM_controller|from_mem[1], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[1][1]~feeder , arbiter_inst|port1_from_mem[1][1]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[1][1] , arbiter_inst|port1_from_mem[1][1], R3_PVP, 1
instance = comp, \sdram_dq[2]~input , sdram_dq[2]~input, R3_PVP, 1
instance = comp, \SDRAM_controller|from_mem[2] , SDRAM_controller|from_mem[2], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[1][2]~feeder , arbiter_inst|port1_from_mem[1][2]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[1][2] , arbiter_inst|port1_from_mem[1][2], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[2][3]~feeder , arbiter_inst|port1_from_mem[2][3]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[2][3] , arbiter_inst|port1_from_mem[2][3], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[2][4]~feeder , arbiter_inst|port1_from_mem[2][4]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[2][4] , arbiter_inst|port1_from_mem[2][4], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[3][0]~feeder , arbiter_inst|port1_from_mem[3][0]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[3][4]~6 , arbiter_inst|port1_from_mem[3][4]~6, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[3][0] , arbiter_inst|port1_from_mem[3][0], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[3][1]~feeder , arbiter_inst|port1_from_mem[3][1]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[3][1] , arbiter_inst|port1_from_mem[3][1], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[3][2]~feeder , arbiter_inst|port1_from_mem[3][2]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[3][2] , arbiter_inst|port1_from_mem[3][2], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[4][4]~feeder , arbiter_inst|port1_from_mem[4][4]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[4][4] , arbiter_inst|port1_from_mem[4][4], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[5][0]~feeder , arbiter_inst|port1_from_mem[5][0]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[5][4]~5 , arbiter_inst|port1_from_mem[5][4]~5, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[5][0] , arbiter_inst|port1_from_mem[5][0], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[5][1]~feeder , arbiter_inst|port1_from_mem[5][1]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[5][1] , arbiter_inst|port1_from_mem[5][1], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[5][2]~feeder , arbiter_inst|port1_from_mem[5][2]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[5][2] , arbiter_inst|port1_from_mem[5][2], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[6][2]~feeder , arbiter_inst|port1_from_mem[6][2]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[6][2] , arbiter_inst|port1_from_mem[6][2], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[6][4]~feeder , arbiter_inst|port1_from_mem[6][4]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[6][4] , arbiter_inst|port1_from_mem[6][4], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[7][0]~feeder , arbiter_inst|port1_from_mem[7][0]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[7][4]~12 , arbiter_inst|port1_from_mem[7][4]~12, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[7][0] , arbiter_inst|port1_from_mem[7][0], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[7][1]~feeder , arbiter_inst|port1_from_mem[7][1]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[7][1] , arbiter_inst|port1_from_mem[7][1], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[7][2]~feeder , arbiter_inst|port1_from_mem[7][2]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[7][2] , arbiter_inst|port1_from_mem[7][2], R3_PVP, 1
instance = comp, \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4 , p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a4, R3_PVP, 1
instance = comp, \p_cache_inst|Mux12~0 , p_cache_inst|Mux12~0, R3_PVP, 1
instance = comp, \p_cache_inst|Mux12~1 , p_cache_inst|Mux12~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate~13 , CPU_inst|decode_unit0|I_alternate~13, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate[3] , CPU_inst|decode_unit0|I_alternate[3], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg~28 , CPU_inst|decode_unit0|I_reg~28, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[3]~11 , CPU_inst|decode_unit0|I_reg[3]~11, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[3] , CPU_inst|decode_unit0|I_reg[3], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|dest_waddr_reg~3 , CPU_inst|decode_unit0|dest_waddr_reg~3, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|dest_waddr_reg[3] , CPU_inst|decode_unit0|dest_waddr_reg[3], R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr1[3]~feeder , CPU_inst|dest_waddr1[3]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr1[3] , CPU_inst|dest_waddr1[3], R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr2[3]~feeder , CPU_inst|dest_waddr2[3]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr2[3] , CPU_inst|dest_waddr2[3], R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr3[3] , CPU_inst|dest_waddr3[3], R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr4[3] , CPU_inst|dest_waddr4[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~0 , CPU_inst|reg_file0|Decoder0~0, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[0][1]~feeder , arbiter_inst|port1_from_mem[0][1]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[0][1] , arbiter_inst|port1_from_mem[0][1], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[0][2]~feeder , arbiter_inst|port1_from_mem[0][2]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[0][2] , arbiter_inst|port1_from_mem[0][2], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[1][5]~feeder , arbiter_inst|port1_from_mem[1][5]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[1][5] , arbiter_inst|port1_from_mem[1][5], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[1][6]~feeder , arbiter_inst|port1_from_mem[1][6]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[1][6] , arbiter_inst|port1_from_mem[1][6], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[2][0]~feeder , arbiter_inst|port1_from_mem[2][0]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[2][0] , arbiter_inst|port1_from_mem[2][0], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[2][1]~feeder , arbiter_inst|port1_from_mem[2][1]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[2][1] , arbiter_inst|port1_from_mem[2][1], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[2][2]~feeder , arbiter_inst|port1_from_mem[2][2]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[2][2] , arbiter_inst|port1_from_mem[2][2], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[3][5]~feeder , arbiter_inst|port1_from_mem[3][5]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[3][5] , arbiter_inst|port1_from_mem[3][5], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[3][6]~feeder , arbiter_inst|port1_from_mem[3][6]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[3][6] , arbiter_inst|port1_from_mem[3][6], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[4][0]~feeder , arbiter_inst|port1_from_mem[4][0]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[4][0] , arbiter_inst|port1_from_mem[4][0], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[4][1]~feeder , arbiter_inst|port1_from_mem[4][1]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[4][1] , arbiter_inst|port1_from_mem[4][1], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[4][2]~feeder , arbiter_inst|port1_from_mem[4][2]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[4][2] , arbiter_inst|port1_from_mem[4][2], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[5][5] , arbiter_inst|port1_from_mem[5][5], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[6][0]~feeder , arbiter_inst|port1_from_mem[6][0]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[6][0] , arbiter_inst|port1_from_mem[6][0], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[6][1]~feeder , arbiter_inst|port1_from_mem[6][1]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[6][1] , arbiter_inst|port1_from_mem[6][1], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[7][5]~feeder , arbiter_inst|port1_from_mem[7][5]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[7][5] , arbiter_inst|port1_from_mem[7][5], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[7][6]~feeder , arbiter_inst|port1_from_mem[7][6]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[7][6] , arbiter_inst|port1_from_mem[7][6], R3_PVP, 1
instance = comp, \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 , p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0, R3_PVP, 1
instance = comp, \p_cache_inst|Mux15~0 , p_cache_inst|Mux15~0, R3_PVP, 1
instance = comp, \p_cache_inst|Mux15~1 , p_cache_inst|Mux15~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate~6 , CPU_inst|decode_unit0|I_alternate~6, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate[0] , CPU_inst|decode_unit0|I_alternate[0], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg~21 , CPU_inst|decode_unit0|I_reg~21, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[0]~1 , CPU_inst|decode_unit0|I_reg[0]~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[0] , CPU_inst|decode_unit0|I_reg[0], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|dest_waddr_reg~0 , CPU_inst|decode_unit0|dest_waddr_reg~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|dest_waddr_reg[0] , CPU_inst|decode_unit0|dest_waddr_reg[0], R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr1[0] , CPU_inst|dest_waddr1[0], R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr2[0] , CPU_inst|dest_waddr2[0], R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr3[0] , CPU_inst|dest_waddr3[0], R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr4[0] , CPU_inst|dest_waddr4[0], R3_PVP, 1
instance = comp, \p_cache_inst|Mux13~0 , p_cache_inst|Mux13~0, R3_PVP, 1
instance = comp, \p_cache_inst|Mux13~1 , p_cache_inst|Mux13~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate~8 , CPU_inst|decode_unit0|I_alternate~8, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate[2] , CPU_inst|decode_unit0|I_alternate[2], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg~23 , CPU_inst|decode_unit0|I_reg~23, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[2]~3 , CPU_inst|decode_unit0|I_reg[2]~3, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[2] , CPU_inst|decode_unit0|I_reg[2], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|dest_waddr_reg~2 , CPU_inst|decode_unit0|dest_waddr_reg~2, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|dest_waddr_reg[2] , CPU_inst|decode_unit0|dest_waddr_reg[2], R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr1[2] , CPU_inst|dest_waddr1[2], R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr2[2]~feeder , CPU_inst|dest_waddr2[2]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr2[2] , CPU_inst|dest_waddr2[2], R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr3[2]~feeder , CPU_inst|dest_waddr3[2]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr3[2] , CPU_inst|dest_waddr3[2], R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr4[2] , CPU_inst|dest_waddr4[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~1 , CPU_inst|reg_file0|Decoder0~1, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivr_reg[2] , CPU_inst|reg_file0|ivr_reg[2], R3_PVP, 1
instance = comp, \d_cache_inst|byte_address[2]~feeder , d_cache_inst|byte_address[2]~feeder, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_data_hold[0]~3 , d_cache_inst|CPU_data_hold[0]~3, R3_PVP, 1
instance = comp, \d_cache_inst|byte_address[2] , d_cache_inst|byte_address[2], R3_PVP, 1
instance = comp, \d_cache_inst|cache_wren~0 , d_cache_inst|cache_wren~0, R3_PVP, 1
instance = comp, \d_cache_inst|d_cache_miss~3 , d_cache_inst|d_cache_miss~3, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[11]~feeder , CPU_inst|decode_unit0|PC_I_field_reg[11]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[11] , CPU_inst|decode_unit0|PC_I_field_reg[11], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|Mux8~1 , CPU_inst|decode_unit0|Mux8~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|always0~0 , CPU_inst|decode_unit0|always0~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|SC_reg~0 , CPU_inst|decode_unit0|SC_reg~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|SC_reg , CPU_inst|decode_unit0|SC_reg, R3_PVP, 1
instance = comp, \CPU_inst|SC1~0 , CPU_inst|SC1~0, R3_PVP, 1
instance = comp, \CPU_inst|SC1 , CPU_inst|SC1, R3_PVP, 1
instance = comp, \CPU_inst|SC2~0 , CPU_inst|SC2~0, R3_PVP, 1
instance = comp, \CPU_inst|SC2 , CPU_inst|SC2, R3_PVP, 1
instance = comp, \CPU_inst|SC3~feeder , CPU_inst|SC3~feeder, R3_PVP, 1
instance = comp, \CPU_inst|SC3 , CPU_inst|SC3, R3_PVP, 1
instance = comp, \CPU_inst|SC4 , CPU_inst|SC4, R3_PVP, 1
instance = comp, \CPU_inst|SC5~feeder , CPU_inst|SC5~feeder, R3_PVP, 1
instance = comp, \CPU_inst|SC5 , CPU_inst|SC5, R3_PVP, 1
instance = comp, \IO_ren~0 , IO_ren~0, R3_PVP, 1
instance = comp, \d_cache_inst|d_cache_miss~4 , d_cache_inst|d_cache_miss~4, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|alu_I_field_reg~2 , CPU_inst|decode_unit0|alu_I_field_reg~2, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|alu_I_field_reg[7] , CPU_inst|decode_unit0|alu_I_field_reg[7], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field1~7 , CPU_inst|alu_I_field1~7, R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field1[7] , CPU_inst|alu_I_field1[7], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field2~7 , CPU_inst|alu_I_field2~7, R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field2[7] , CPU_inst|alu_I_field2[7], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field3[7] , CPU_inst|alu_I_field3[7], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[7][0]~4 , arbiter_inst|port2_from_mem[7][0]~4, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[0][0]~10 , arbiter_inst|port2_from_mem[0][0]~10, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[0][0] , arbiter_inst|port2_from_mem[0][0], R3_PVP, 1
instance = comp, \d_cache_inst|always1~1 , d_cache_inst|always1~1, R3_PVP, 1
instance = comp, \CPU_inst|latch_address_w5 , CPU_inst|latch_address_w5, R3_PVP, 1
instance = comp, \CPU_inst|latch_wren5 , CPU_inst|latch_wren5, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|RBD_reg[0]~0 , CPU_inst|shift_merge0|RBD_reg[0]~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|RBD_reg[0] , CPU_inst|shift_merge0|RBD_reg[0], R3_PVP, 1
instance = comp, \d_cache_inst|CPU_data_hold[0]~2 , d_cache_inst|CPU_data_hold[0]~2, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_data_hold[0] , d_cache_inst|CPU_data_hold[0], R3_PVP, 1
instance = comp, \d_cache_inst|always1~0 , d_cache_inst|always1~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|rotate_R_reg~0 , CPU_inst|decode_unit0|rotate_R_reg~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|rotate_R_reg[0] , CPU_inst|decode_unit0|rotate_R_reg[0], R3_PVP, 1
instance = comp, \CPU_inst|rotate_R1~0 , CPU_inst|rotate_R1~0, R3_PVP, 1
instance = comp, \CPU_inst|rotate_R1[0] , CPU_inst|rotate_R1[0], R3_PVP, 1
instance = comp, \CPU_inst|rotate_R2~0 , CPU_inst|rotate_R2~0, R3_PVP, 1
instance = comp, \CPU_inst|rotate_R2[0] , CPU_inst|rotate_R2[0], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|rotate_mux_reg~0 , CPU_inst|decode_unit0|rotate_mux_reg~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|rotate_mux_reg~1 , CPU_inst|decode_unit0|rotate_mux_reg~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|rotate_mux_reg , CPU_inst|decode_unit0|rotate_mux_reg, R3_PVP, 1
instance = comp, \CPU_inst|rotate_mux1~0 , CPU_inst|rotate_mux1~0, R3_PVP, 1
instance = comp, \CPU_inst|rotate_mux1 , CPU_inst|rotate_mux1, R3_PVP, 1
instance = comp, \CPU_inst|rotate_mux2~0 , CPU_inst|rotate_mux2~0, R3_PVP, 1
instance = comp, \CPU_inst|rotate_mux2 , CPU_inst|rotate_mux2, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|Mux5~0 , CPU_inst|decode_unit0|Mux5~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|alu_mux_reg , CPU_inst|decode_unit0|alu_mux_reg, R3_PVP, 1
instance = comp, \CPU_inst|alu_b_source1~0 , CPU_inst|alu_b_source1~0, R3_PVP, 1
instance = comp, \CPU_inst|alu_b_source1 , CPU_inst|alu_b_source1, R3_PVP, 1
instance = comp, \CPU_inst|alu_b_source2~0 , CPU_inst|alu_b_source2~0, R3_PVP, 1
instance = comp, \CPU_inst|alu_b_source2 , CPU_inst|alu_b_source2, R3_PVP, 1
instance = comp, \CPU_inst|alu_b_source3 , CPU_inst|alu_b_source3, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~4 , CPU_inst|reg_file0|Decoder0~4, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~5 , CPU_inst|reg_file0|Decoder0~5, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|aux[7] , CPU_inst|reg_file0|aux[7], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|aux_forward~0 , CPU_inst|reg_file0|aux_forward~0, R3_PVP, 1
instance = comp, \CPU_inst|alu_b_mux_out[7]~14 , CPU_inst|alu_b_mux_out[7]~14, R3_PVP, 1
instance = comp, \CPU_inst|alu_b_mux_out[7]~15 , CPU_inst|alu_b_mux_out[7]~15, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|rotate_R_reg~1 , CPU_inst|decode_unit0|rotate_R_reg~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|rotate_R_reg[1] , CPU_inst|decode_unit0|rotate_R_reg[1], R3_PVP, 1
instance = comp, \CPU_inst|rotate_R1~1 , CPU_inst|rotate_R1~1, R3_PVP, 1
instance = comp, \CPU_inst|rotate_R1[1] , CPU_inst|rotate_R1[1], R3_PVP, 1
instance = comp, \CPU_inst|rotate_R2~1 , CPU_inst|rotate_R2~1, R3_PVP, 1
instance = comp, \CPU_inst|rotate_R2[1] , CPU_inst|rotate_R2[1], R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~4 , CPU_inst|right_rotate0|Mux0~4, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_w_address[3]~feeder , CPU_inst|reg_file0|prev_w_address[3]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_w_address[3] , CPU_inst|reg_file0|prev_w_address[3], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|WideAnd0~0 , CPU_inst|decode_unit0|WideAnd0~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|Decoder1~0 , CPU_inst|decode_unit0|Decoder1~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|src_raddr_reg~2 , CPU_inst|decode_unit0|src_raddr_reg~2, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|src_raddr_reg[3] , CPU_inst|decode_unit0|src_raddr_reg[3], R3_PVP, 1
instance = comp, \CPU_inst|src_raddr1[3] , CPU_inst|src_raddr1[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_a_address[3] , CPU_inst|reg_file0|prev_a_address[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_w_address[2] , CPU_inst|reg_file0|prev_w_address[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_a_address[2] , CPU_inst|reg_file0|prev_a_address[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_forward1~1 , CPU_inst|reg_file0|a_forward1~1, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_wren , CPU_inst|reg_file0|prev_wren, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_w_address[1]~feeder , CPU_inst|reg_file0|prev_w_address[1]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_w_address[1] , CPU_inst|reg_file0|prev_w_address[1], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|src_raddr_reg~1 , CPU_inst|decode_unit0|src_raddr_reg~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|src_raddr_reg[0] , CPU_inst|decode_unit0|src_raddr_reg[0], R3_PVP, 1
instance = comp, \CPU_inst|src_raddr1[0] , CPU_inst|src_raddr1[0], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_a_address[0] , CPU_inst|reg_file0|prev_a_address[0], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_w_address[0] , CPU_inst|reg_file0|prev_w_address[0], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_a_address[1] , CPU_inst|reg_file0|prev_a_address[1], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_forward1~0 , CPU_inst|reg_file0|a_forward1~0, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_forward1~2 , CPU_inst|reg_file0|a_forward1~2, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r13[3]~feeder , CPU_inst|reg_file0|r13[3]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~6 , CPU_inst|reg_file0|Decoder0~6, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~7 , CPU_inst|reg_file0|Decoder0~7, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r13[3] , CPU_inst|reg_file0|r13[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~8 , CPU_inst|reg_file0|Decoder0~8, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r11[3] , CPU_inst|reg_file0|r11[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux4~0 , CPU_inst|reg_file0|Mux4~0, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~9 , CPU_inst|reg_file0|Decoder0~9, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~10 , CPU_inst|reg_file0|Decoder0~10, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r12[3] , CPU_inst|reg_file0|r12[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux4~1 , CPU_inst|reg_file0|Mux4~1, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~23 , CPU_inst|reg_file0|Decoder0~23, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r14[3] , CPU_inst|reg_file0|r14[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r15[3]~feeder , CPU_inst|reg_file0|r15[3]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~21 , CPU_inst|reg_file0|Decoder0~21, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~22 , CPU_inst|reg_file0|Decoder0~22, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r15[3] , CPU_inst|reg_file0|r15[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux4~7 , CPU_inst|reg_file0|Mux4~7, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~20 , CPU_inst|reg_file0|Decoder0~20, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r16[3] , CPU_inst|reg_file0|r16[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux4~8 , CPU_inst|reg_file0|Mux4~8, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivl_reg[3]~feeder , CPU_inst|reg_file0|ivl_reg[3]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivl_reg[3] , CPU_inst|reg_file0|ivl_reg[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r6[3]~feeder , CPU_inst|reg_file0|r6[3]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~2 , CPU_inst|reg_file0|Decoder0~2, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~13 , CPU_inst|reg_file0|Decoder0~13, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r6[3] , CPU_inst|reg_file0|r6[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~14 , CPU_inst|reg_file0|Decoder0~14, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r4[3] , CPU_inst|reg_file0|r4[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux4~2 , CPU_inst|reg_file0|Mux4~2, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~11 , CPU_inst|reg_file0|Decoder0~11, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~12 , CPU_inst|reg_file0|Decoder0~12, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r5[3] , CPU_inst|reg_file0|r5[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux4~3 , CPU_inst|reg_file0|Mux4~3, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r2[3]~feeder , CPU_inst|reg_file0|r2[3]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~15 , CPU_inst|reg_file0|Decoder0~15, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r2[3] , CPU_inst|reg_file0|r2[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~18 , CPU_inst|reg_file0|Decoder0~18, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~19 , CPU_inst|reg_file0|Decoder0~19, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r3[3] , CPU_inst|reg_file0|r3[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~16 , CPU_inst|reg_file0|Decoder0~16, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~17 , CPU_inst|reg_file0|Decoder0~17, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r1[3] , CPU_inst|reg_file0|r1[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|aux[3] , CPU_inst|reg_file0|aux[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux4~4 , CPU_inst|reg_file0|Mux4~4, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux4~5 , CPU_inst|reg_file0|Mux4~5, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux4~6 , CPU_inst|reg_file0|Mux4~6, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux4~9 , CPU_inst|reg_file0|Mux4~9, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_reg[3] , CPU_inst|reg_file0|a_reg[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_w_data[3] , CPU_inst|reg_file0|prev_w_data[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_forward0~1 , CPU_inst|reg_file0|a_forward0~1, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_forward0~0 , CPU_inst|reg_file0|a_forward0~0, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_forward0~2 , CPU_inst|reg_file0|a_forward0~2, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_data[3]~3 , CPU_inst|reg_file0|a_data[3]~3, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_data[3]~14 , CPU_inst|reg_file0|a_data[3]~14, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~3 , CPU_inst|right_rotate0|Mux0~3, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~17 , CPU_inst|right_rotate0|Mux0~17, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~21 , CPU_inst|right_rotate0|Mux0~21, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~7 , CPU_inst|right_rotate0|Mux0~7, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r15[4]~feeder , CPU_inst|reg_file0|r15[4]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r15[4] , CPU_inst|reg_file0|r15[4], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r5[4]~feeder , CPU_inst|reg_file0|r5[4]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r5[4] , CPU_inst|reg_file0|r5[4], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r11[4]~feeder , CPU_inst|reg_file0|r11[4]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r11[4] , CPU_inst|reg_file0|r11[4], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r1[4] , CPU_inst|reg_file0|r1[4], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux3~0 , CPU_inst|reg_file0|Mux3~0, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux3~1 , CPU_inst|reg_file0|Mux3~1, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r13[4]~feeder , CPU_inst|reg_file0|r13[4]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r13[4] , CPU_inst|reg_file0|r13[4], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r3[4] , CPU_inst|reg_file0|r3[4], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux3~7 , CPU_inst|reg_file0|Mux3~7, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivl_reg[4]~feeder , CPU_inst|reg_file0|ivl_reg[4]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivl_reg[4] , CPU_inst|reg_file0|ivl_reg[4], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux3~8 , CPU_inst|reg_file0|Mux3~8, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r2[4] , CPU_inst|reg_file0|r2[4], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r6[4]~feeder , CPU_inst|reg_file0|r6[4]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r6[4] , CPU_inst|reg_file0|r6[4], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux3~2 , CPU_inst|reg_file0|Mux3~2, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r12[4] , CPU_inst|reg_file0|r12[4], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r16[4] , CPU_inst|reg_file0|r16[4], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux3~3 , CPU_inst|reg_file0|Mux3~3, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r14[4] , CPU_inst|reg_file0|r14[4], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|aux[4] , CPU_inst|reg_file0|aux[4], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r4[4] , CPU_inst|reg_file0|r4[4], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux3~4 , CPU_inst|reg_file0|Mux3~4, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux3~5 , CPU_inst|reg_file0|Mux3~5, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux3~6 , CPU_inst|reg_file0|Mux3~6, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux3~9 , CPU_inst|reg_file0|Mux3~9, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_reg[4] , CPU_inst|reg_file0|a_reg[4], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_w_data[4] , CPU_inst|reg_file0|prev_w_data[4], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_data[4]~10 , CPU_inst|reg_file0|a_data[4]~10, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_data[4]~11 , CPU_inst|reg_file0|a_data[4]~11, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~22 , CPU_inst|right_rotate0|Mux0~22, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~23 , CPU_inst|right_rotate0|Mux0~23, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|alu_I_field_reg~1 , CPU_inst|decode_unit0|alu_I_field_reg~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|alu_I_field_reg[6] , CPU_inst|decode_unit0|alu_I_field_reg[6], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field1~6 , CPU_inst|alu_I_field1~6, R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field1[6] , CPU_inst|alu_I_field1[6], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field2~6 , CPU_inst|alu_I_field2~6, R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field2[6] , CPU_inst|alu_I_field2[6], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field3[6] , CPU_inst|alu_I_field3[6], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|aux[6] , CPU_inst|reg_file0|aux[6], R3_PVP, 1
instance = comp, \CPU_inst|alu_b_mux_out[6]~12 , CPU_inst|alu_b_mux_out[6]~12, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg~28 , CPU_inst|ALU0|alu_reg~28, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg~29 , CPU_inst|ALU0|alu_reg~29, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg[6]~6 , CPU_inst|ALU0|alu_reg[6]~6, R3_PVP, 1
instance = comp, \CPU_inst|alu_b_mux_out[6]~13 , CPU_inst|alu_b_mux_out[6]~13, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|alu_I_field_reg~0 , CPU_inst|decode_unit0|alu_I_field_reg~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|alu_I_field_reg[5] , CPU_inst|decode_unit0|alu_I_field_reg[5], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field1~5 , CPU_inst|alu_I_field1~5, R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field1[5] , CPU_inst|alu_I_field1[5], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field2~5 , CPU_inst|alu_I_field2~5, R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field2[5] , CPU_inst|alu_I_field2[5], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field3[5] , CPU_inst|alu_I_field3[5], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|aux_forward , CPU_inst|reg_file0|aux_forward, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|aux[5] , CPU_inst|reg_file0|aux[5], R3_PVP, 1
instance = comp, \CPU_inst|alu_b_mux_out[5]~10 , CPU_inst|alu_b_mux_out[5]~10, R3_PVP, 1
instance = comp, \CPU_inst|alu_b_mux_out[5]~11 , CPU_inst|alu_b_mux_out[5]~11, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[4]~feeder , CPU_inst|decode_unit0|PC_I_field_reg[4]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[4] , CPU_inst|decode_unit0|PC_I_field_reg[4], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field1~0 , CPU_inst|alu_I_field1~0, R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field1[4] , CPU_inst|alu_I_field1[4], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field2~0 , CPU_inst|alu_I_field2~0, R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field2[4] , CPU_inst|alu_I_field2[4], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field3[4] , CPU_inst|alu_I_field3[4], R3_PVP, 1
instance = comp, \CPU_inst|alu_b_mux_out[4]~0 , CPU_inst|alu_b_mux_out[4]~0, R3_PVP, 1
instance = comp, \CPU_inst|alu_b_mux_out[4]~1 , CPU_inst|alu_b_mux_out[4]~1, R3_PVP, 1
instance = comp, \d_cache_inst|byte_address[0] , d_cache_inst|byte_address[0], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[0][6] , arbiter_inst|port2_from_mem[0][6], R3_PVP, 1
instance = comp, \d_cache_inst|Add0~0 , d_cache_inst|Add0~0, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~18 , d_cache_inst|CPU_address_hold~18, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~1 , d_cache_inst|CPU_address_hold~1, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold[3] , d_cache_inst|CPU_address_hold[3], R3_PVP, 1
instance = comp, \d_cache_inst|Add0~2 , d_cache_inst|Add0~2, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~6 , d_cache_inst|CPU_address_hold~6, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold[4] , d_cache_inst|CPU_address_hold[4], R3_PVP, 1
instance = comp, \d_cache_inst|cache_address[1]~1 , d_cache_inst|cache_address[1]~1, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivr_reg[5] , CPU_inst|reg_file0|ivr_reg[5], R3_PVP, 1
instance = comp, \d_cache_inst|Add0~4 , d_cache_inst|Add0~4, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~9 , d_cache_inst|CPU_address_hold~9, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold[5] , d_cache_inst|CPU_address_hold[5], R3_PVP, 1
instance = comp, \d_cache_inst|cache_address[2]~2 , d_cache_inst|cache_address[2]~2, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivr_reg[6] , CPU_inst|reg_file0|ivr_reg[6], R3_PVP, 1
instance = comp, \d_cache_inst|Add0~6 , d_cache_inst|Add0~6, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~12 , d_cache_inst|CPU_address_hold~12, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold[6] , d_cache_inst|CPU_address_hold[6], R3_PVP, 1
instance = comp, \d_cache_inst|cache_address[3]~3 , d_cache_inst|cache_address[3]~3, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivr_reg[7] , CPU_inst|reg_file0|ivr_reg[7], R3_PVP, 1
instance = comp, \d_cache_inst|Add0~8 , d_cache_inst|Add0~8, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~15 , d_cache_inst|CPU_address_hold~15, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold[7] , d_cache_inst|CPU_address_hold[7], R3_PVP, 1
instance = comp, \d_cache_inst|cache_address[4]~4 , d_cache_inst|cache_address[4]~4, R3_PVP, 1
instance = comp, \d_cache_inst|cache_address[5]~5 , d_cache_inst|cache_address[5]~5, R3_PVP, 1
instance = comp, \d_cache_inst|Add0~10 , d_cache_inst|Add0~10, R3_PVP, 1
instance = comp, \d_cache_inst|Add0~12 , d_cache_inst|Add0~12, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivl_reg[1]~feeder , CPU_inst|reg_file0|ivl_reg[1]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivl_reg[1] , CPU_inst|reg_file0|ivl_reg[1], R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~17 , d_cache_inst|CPU_address_hold~17, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold[9] , d_cache_inst|CPU_address_hold[9], R3_PVP, 1
instance = comp, \d_cache_inst|cache_address[6]~6 , d_cache_inst|cache_address[6]~6, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivl_reg[2]~feeder , CPU_inst|reg_file0|ivl_reg[2]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivl_reg[2] , CPU_inst|reg_file0|ivl_reg[2], R3_PVP, 1
instance = comp, \d_cache_inst|Add0~14 , d_cache_inst|Add0~14, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~0 , d_cache_inst|CPU_address_hold~0, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold[10] , d_cache_inst|CPU_address_hold[10], R3_PVP, 1
instance = comp, \d_cache_inst|cache_address[7]~7 , d_cache_inst|cache_address[7]~7, R3_PVP, 1
instance = comp, \d_cache_inst|Add0~16 , d_cache_inst|Add0~16, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~2 , d_cache_inst|CPU_address_hold~2, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold[11] , d_cache_inst|CPU_address_hold[11], R3_PVP, 1
instance = comp, \d_cache_inst|cache_address[8]~8 , d_cache_inst|cache_address[8]~8, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[0][7] , arbiter_inst|port2_from_mem[0][7], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[1][0]~9 , arbiter_inst|port2_from_mem[1][0]~9, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[1][6] , arbiter_inst|port2_from_mem[1][6], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|LBD_reg[0]~0 , CPU_inst|shift_merge0|LBD_reg[0]~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|LBD_reg[6] , CPU_inst|shift_merge0|LBD_reg[6], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_in~5 , CPU_inst|shift_merge0|merge_in~5, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_in[6] , CPU_inst|shift_merge0|merge_in[6], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|shift_L_reg~0 , CPU_inst|decode_unit0|shift_L_reg~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|shift_L_reg[0] , CPU_inst|decode_unit0|shift_L_reg[0], R3_PVP, 1
instance = comp, \CPU_inst|shift_L1~1 , CPU_inst|shift_L1~1, R3_PVP, 1
instance = comp, \CPU_inst|shift_L1[0] , CPU_inst|shift_L1[0], R3_PVP, 1
instance = comp, \CPU_inst|shift_L2~1 , CPU_inst|shift_L2~1, R3_PVP, 1
instance = comp, \CPU_inst|shift_L2[0] , CPU_inst|shift_L2[0], R3_PVP, 1
instance = comp, \CPU_inst|shift_L3[0]~feeder , CPU_inst|shift_L3[0]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|shift_L3[0] , CPU_inst|shift_L3[0], R3_PVP, 1
instance = comp, \CPU_inst|shift_L4[0]~feeder , CPU_inst|shift_L4[0]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|shift_L4[0] , CPU_inst|shift_L4[0], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|shift_L_reg~1 , CPU_inst|decode_unit0|shift_L_reg~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|shift_L_reg[1] , CPU_inst|decode_unit0|shift_L_reg[1], R3_PVP, 1
instance = comp, \CPU_inst|shift_L1~0 , CPU_inst|shift_L1~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_L1[1] , CPU_inst|shift_L1[1], R3_PVP, 1
instance = comp, \CPU_inst|shift_L2~0 , CPU_inst|shift_L2~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_L2[1] , CPU_inst|shift_L2[1], R3_PVP, 1
instance = comp, \CPU_inst|shift_L3[1]~feeder , CPU_inst|shift_L3[1]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|shift_L3[1] , CPU_inst|shift_L3[1], R3_PVP, 1
instance = comp, \CPU_inst|shift_L4[1]~feeder , CPU_inst|shift_L4[1]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|shift_L4[1] , CPU_inst|shift_L4[1], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|shift_L_reg~2 , CPU_inst|decode_unit0|shift_L_reg~2, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|shift_L_reg[2] , CPU_inst|decode_unit0|shift_L_reg[2], R3_PVP, 1
instance = comp, \CPU_inst|shift_L1~2 , CPU_inst|shift_L1~2, R3_PVP, 1
instance = comp, \CPU_inst|shift_L1[2] , CPU_inst|shift_L1[2], R3_PVP, 1
instance = comp, \CPU_inst|shift_L2~2 , CPU_inst|shift_L2~2, R3_PVP, 1
instance = comp, \CPU_inst|shift_L2[2] , CPU_inst|shift_L2[2], R3_PVP, 1
instance = comp, \CPU_inst|shift_L3[2]~feeder , CPU_inst|shift_L3[2]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|shift_L3[2] , CPU_inst|shift_L3[2], R3_PVP, 1
instance = comp, \CPU_inst|shift_L4[2]~feeder , CPU_inst|shift_L4[2]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|shift_L4[2] , CPU_inst|shift_L4[2], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_mask~0 , CPU_inst|shift_merge0|merge_mask~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_mask[2] , CPU_inst|shift_merge0|merge_mask[2], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|shift_reg~0 , CPU_inst|shift_merge0|shift_reg~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|shift_reg[2] , CPU_inst|shift_merge0|shift_reg[2], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~12 , CPU_inst|shift_merge0|merge_result~12, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|merge_D0_reg~5 , CPU_inst|decode_unit0|merge_D0_reg~5, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|merge_D0_reg[1] , CPU_inst|decode_unit0|merge_D0_reg[1], R3_PVP, 1
instance = comp, \CPU_inst|merge_D01~1 , CPU_inst|merge_D01~1, R3_PVP, 1
instance = comp, \CPU_inst|merge_D01[1] , CPU_inst|merge_D01[1], R3_PVP, 1
instance = comp, \CPU_inst|merge_D02~1 , CPU_inst|merge_D02~1, R3_PVP, 1
instance = comp, \CPU_inst|merge_D02[1] , CPU_inst|merge_D02[1], R3_PVP, 1
instance = comp, \CPU_inst|merge_D03[1]~feeder , CPU_inst|merge_D03[1]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|merge_D03[1] , CPU_inst|merge_D03[1], R3_PVP, 1
instance = comp, \CPU_inst|merge_D04[1]~feeder , CPU_inst|merge_D04[1]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|merge_D04[1] , CPU_inst|merge_D04[1], R3_PVP, 1
instance = comp, \CPU_inst|merge_D05[1]~feeder , CPU_inst|merge_D05[1]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|merge_D05[1] , CPU_inst|merge_D05[1], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|shift_reg[0] , CPU_inst|shift_merge0|shift_reg[0], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|merge_D0_reg~4 , CPU_inst|decode_unit0|merge_D0_reg~4, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|merge_D0_reg[0] , CPU_inst|decode_unit0|merge_D0_reg[0], R3_PVP, 1
instance = comp, \CPU_inst|merge_D01~0 , CPU_inst|merge_D01~0, R3_PVP, 1
instance = comp, \CPU_inst|merge_D01[0] , CPU_inst|merge_D01[0], R3_PVP, 1
instance = comp, \CPU_inst|merge_D02~0 , CPU_inst|merge_D02~0, R3_PVP, 1
instance = comp, \CPU_inst|merge_D02[0] , CPU_inst|merge_D02[0], R3_PVP, 1
instance = comp, \CPU_inst|merge_D03[0] , CPU_inst|merge_D03[0], R3_PVP, 1
instance = comp, \CPU_inst|merge_D04[0] , CPU_inst|merge_D04[0], R3_PVP, 1
instance = comp, \CPU_inst|merge_D05[0]~feeder , CPU_inst|merge_D05[0]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|merge_D05[0] , CPU_inst|merge_D05[0], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux1~0 , CPU_inst|shift_merge0|Mux1~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Decoder0~1 , CPU_inst|shift_merge0|Decoder0~1, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_mask[7] , CPU_inst|shift_merge0|merge_mask[7], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|shift_reg~3 , CPU_inst|shift_merge0|shift_reg~3, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|shift_reg[1] , CPU_inst|shift_merge0|shift_reg[1], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Decoder0~0 , CPU_inst|shift_merge0|Decoder0~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_mask[1] , CPU_inst|shift_merge0|merge_mask[1], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux1~4 , CPU_inst|shift_merge0|Mux1~4, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux1~5 , CPU_inst|shift_merge0|Mux1~5, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|merge_D0_reg~6 , CPU_inst|decode_unit0|merge_D0_reg~6, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|merge_D0_reg[2] , CPU_inst|decode_unit0|merge_D0_reg[2], R3_PVP, 1
instance = comp, \CPU_inst|merge_D01~2 , CPU_inst|merge_D01~2, R3_PVP, 1
instance = comp, \CPU_inst|merge_D01[2] , CPU_inst|merge_D01[2], R3_PVP, 1
instance = comp, \CPU_inst|merge_D02~2 , CPU_inst|merge_D02~2, R3_PVP, 1
instance = comp, \CPU_inst|merge_D02[2] , CPU_inst|merge_D02[2], R3_PVP, 1
instance = comp, \CPU_inst|merge_D03[2]~feeder , CPU_inst|merge_D03[2]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|merge_D03[2] , CPU_inst|merge_D03[2], R3_PVP, 1
instance = comp, \CPU_inst|merge_D04[2]~feeder , CPU_inst|merge_D04[2]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|merge_D04[2] , CPU_inst|merge_D04[2], R3_PVP, 1
instance = comp, \CPU_inst|merge_D05[2]~feeder , CPU_inst|merge_D05[2]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|merge_D05[2] , CPU_inst|merge_D05[2], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|WideOr0~0 , CPU_inst|shift_merge0|WideOr0~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_mask[5] , CPU_inst|shift_merge0|merge_mask[5], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|shift_reg~4 , CPU_inst|shift_merge0|shift_reg~4, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|shift_reg[5] , CPU_inst|shift_merge0|shift_reg[5], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~14 , CPU_inst|shift_merge0|merge_result~14, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_mask~1 , CPU_inst|shift_merge0|merge_mask~1, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_mask[6] , CPU_inst|shift_merge0|merge_mask[6], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|shift_reg~5 , CPU_inst|shift_merge0|shift_reg~5, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|shift_reg[6] , CPU_inst|shift_merge0|shift_reg[6], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~15 , CPU_inst|shift_merge0|merge_result~15, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux1~1 , CPU_inst|shift_merge0|Mux1~1, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|WideOr2~0 , CPU_inst|shift_merge0|WideOr2~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_mask[3] , CPU_inst|shift_merge0|merge_mask[3], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|shift_reg~1 , CPU_inst|shift_merge0|shift_reg~1, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|shift_reg[3] , CPU_inst|shift_merge0|shift_reg[3], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~16 , CPU_inst|shift_merge0|merge_result~16, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|WideOr1~0 , CPU_inst|shift_merge0|WideOr1~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_mask[4] , CPU_inst|shift_merge0|merge_mask[4], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|shift_reg~2 , CPU_inst|shift_merge0|shift_reg~2, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|shift_reg[4] , CPU_inst|shift_merge0|shift_reg[4], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~13 , CPU_inst|shift_merge0|merge_result~13, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux1~2 , CPU_inst|shift_merge0|Mux1~2, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux1~3 , CPU_inst|shift_merge0|Mux1~3, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|RBD_reg[6] , CPU_inst|shift_merge0|RBD_reg[6], R3_PVP, 1
instance = comp, \d_cache_inst|CPU_data_hold[6] , d_cache_inst|CPU_data_hold[6], R3_PVP, 1
instance = comp, \d_cache_inst|Decoder62~5 , d_cache_inst|Decoder62~5, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[1][7] , arbiter_inst|port2_from_mem[1][7], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[2][0]~8 , arbiter_inst|port2_from_mem[2][0]~8, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[2][6] , arbiter_inst|port2_from_mem[2][6], R3_PVP, 1
instance = comp, \d_cache_inst|Decoder62~4 , d_cache_inst|Decoder62~4, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[2][7] , arbiter_inst|port2_from_mem[2][7], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|LBD_reg[7] , CPU_inst|shift_merge0|LBD_reg[7], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_in~6 , CPU_inst|shift_merge0|merge_in~6, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_in[7] , CPU_inst|shift_merge0|merge_in[7], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~18 , CPU_inst|shift_merge0|merge_result~18, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~19 , CPU_inst|shift_merge0|merge_result~19, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux0~0 , CPU_inst|shift_merge0|Mux0~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~17 , CPU_inst|shift_merge0|merge_result~17, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux0~1 , CPU_inst|shift_merge0|Mux0~1, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~23 , CPU_inst|shift_merge0|merge_result~23, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|shift_reg~6 , CPU_inst|shift_merge0|shift_reg~6, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|shift_reg[7] , CPU_inst|shift_merge0|shift_reg[7], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~22 , CPU_inst|shift_merge0|merge_result~22, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~21 , CPU_inst|shift_merge0|merge_result~21, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux0~2 , CPU_inst|shift_merge0|Mux0~2, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~20 , CPU_inst|shift_merge0|merge_result~20, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux0~3 , CPU_inst|shift_merge0|Mux0~3, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux0~4 , CPU_inst|shift_merge0|Mux0~4, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|RBD_reg[7] , CPU_inst|shift_merge0|RBD_reg[7], R3_PVP, 1
instance = comp, \d_cache_inst|CPU_data_hold[7]~feeder , d_cache_inst|CPU_data_hold[7]~feeder, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_data_hold[7] , d_cache_inst|CPU_data_hold[7], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[3][0]~11 , arbiter_inst|port2_from_mem[3][0]~11, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[3][6] , arbiter_inst|port2_from_mem[3][6], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[3][7] , arbiter_inst|port2_from_mem[3][7], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[4][0]~7 , arbiter_inst|port2_from_mem[4][0]~7, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[4][6] , arbiter_inst|port2_from_mem[4][6], R3_PVP, 1
instance = comp, \d_cache_inst|Decoder62~2 , d_cache_inst|Decoder62~2, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[38]~178 , d_cache_inst|cache_d[38]~178, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[38]~242 , d_cache_inst|cache_d[38]~242, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[4][7] , arbiter_inst|port2_from_mem[4][7], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[5][0]~5 , arbiter_inst|port2_from_mem[5][0]~5, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[5][7] , arbiter_inst|port2_from_mem[5][7], R3_PVP, 1
instance = comp, \d_cache_inst|Decoder62~0 , d_cache_inst|Decoder62~0, R3_PVP, 1
instance = comp, \d_cache_inst|Decoder62~1 , d_cache_inst|Decoder62~1, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[7][0]~12 , arbiter_inst|port2_from_mem[7][0]~12, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[7][6] , arbiter_inst|port2_from_mem[7][6], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[7][7] , arbiter_inst|port2_from_mem[7][7], R3_PVP, 1
instance = comp, \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6 , d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a6, R3_PVP, 1
instance = comp, \d_cache_inst|Decoder62~3 , d_cache_inst|Decoder62~3, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[63]~187 , d_cache_inst|cache_d[63]~187, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[63]~251 , d_cache_inst|cache_d[63]~251, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[62]~179 , d_cache_inst|cache_d[62]~179, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[62]~243 , d_cache_inst|cache_d[62]~243, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[55]~185 , d_cache_inst|cache_d[55]~185, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[6][0]~6 , arbiter_inst|port2_from_mem[6][0]~6, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[6][7] , arbiter_inst|port2_from_mem[6][7], R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[55]~249 , d_cache_inst|cache_d[55]~249, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[54]~177 , d_cache_inst|cache_d[54]~177, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[6][6] , arbiter_inst|port2_from_mem[6][6], R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[54]~241 , d_cache_inst|cache_d[54]~241, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[47]~184 , d_cache_inst|cache_d[47]~184, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[47]~248 , d_cache_inst|cache_d[47]~248, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[39]~186 , d_cache_inst|cache_d[39]~186, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[39]~250 , d_cache_inst|cache_d[39]~250, R3_PVP, 1
instance = comp, \d_cache_inst|Decoder62~7 , d_cache_inst|Decoder62~7, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[31]~191 , d_cache_inst|cache_d[31]~191, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[31]~255 , d_cache_inst|cache_d[31]~255, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[30]~183 , d_cache_inst|cache_d[30]~183, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[30]~247 , d_cache_inst|cache_d[30]~247, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[23]~188 , d_cache_inst|cache_d[23]~188, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[23]~252 , d_cache_inst|cache_d[23]~252, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[22]~180 , d_cache_inst|cache_d[22]~180, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[22]~244 , d_cache_inst|cache_d[22]~244, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[15]~189 , d_cache_inst|cache_d[15]~189, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[15]~253 , d_cache_inst|cache_d[15]~253, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[14]~181 , d_cache_inst|cache_d[14]~181, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[14]~245 , d_cache_inst|cache_d[14]~245, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[7]~190 , d_cache_inst|cache_d[7]~190, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[7]~254 , d_cache_inst|cache_d[7]~254, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[6]~182 , d_cache_inst|cache_d[6]~182, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[6]~246 , d_cache_inst|cache_d[6]~246, R3_PVP, 1
instance = comp, \d_cache_inst|Mux1~2 , d_cache_inst|Mux1~2, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[0][4] , arbiter_inst|port2_from_mem[0][4], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux3~0 , CPU_inst|shift_merge0|Mux3~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|LBD_reg[4] , CPU_inst|shift_merge0|LBD_reg[4], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_in~1 , CPU_inst|shift_merge0|merge_in~1, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_in[4]~feeder , CPU_inst|shift_merge0|merge_in[4]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_in[4] , CPU_inst|shift_merge0|merge_in[4], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux3~1 , CPU_inst|shift_merge0|Mux3~1, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux3~2 , CPU_inst|shift_merge0|Mux3~2, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~0 , CPU_inst|shift_merge0|merge_result~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~3 , CPU_inst|shift_merge0|merge_result~3, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~1 , CPU_inst|shift_merge0|merge_result~1, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~2 , CPU_inst|shift_merge0|merge_result~2, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux3~3 , CPU_inst|shift_merge0|Mux3~3, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux3~4 , CPU_inst|shift_merge0|Mux3~4, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux3~5 , CPU_inst|shift_merge0|Mux3~5, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|RBD_reg[4] , CPU_inst|shift_merge0|RBD_reg[4], R3_PVP, 1
instance = comp, \d_cache_inst|CPU_data_hold[4] , d_cache_inst|CPU_data_hold[4], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[0][5] , arbiter_inst|port2_from_mem[0][5], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[1][4] , arbiter_inst|port2_from_mem[1][4], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[1][5] , arbiter_inst|port2_from_mem[1][5], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[2][4] , arbiter_inst|port2_from_mem[2][4], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[2][5] , arbiter_inst|port2_from_mem[2][5], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|LBD_reg[5] , CPU_inst|shift_merge0|LBD_reg[5], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_in~2 , CPU_inst|shift_merge0|merge_in~2, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_in[5] , CPU_inst|shift_merge0|merge_in[5], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~8 , CPU_inst|shift_merge0|merge_result~8, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~6 , CPU_inst|shift_merge0|merge_result~6, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~7 , CPU_inst|shift_merge0|merge_result~7, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux2~3 , CPU_inst|shift_merge0|Mux2~3, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~5 , CPU_inst|shift_merge0|merge_result~5, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux2~4 , CPU_inst|shift_merge0|Mux2~4, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux2~0 , CPU_inst|shift_merge0|Mux2~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux2~1 , CPU_inst|shift_merge0|Mux2~1, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~4 , CPU_inst|shift_merge0|merge_result~4, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux2~2 , CPU_inst|shift_merge0|Mux2~2, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux2~5 , CPU_inst|shift_merge0|Mux2~5, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|RBD_reg[5] , CPU_inst|shift_merge0|RBD_reg[5], R3_PVP, 1
instance = comp, \d_cache_inst|CPU_data_hold[5]~feeder , d_cache_inst|CPU_data_hold[5]~feeder, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_data_hold[5] , d_cache_inst|CPU_data_hold[5], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[3][3] , arbiter_inst|port2_from_mem[3][3], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux4~0 , CPU_inst|shift_merge0|Mux4~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux4~4 , CPU_inst|shift_merge0|Mux4~4, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|LBD_reg[3] , CPU_inst|shift_merge0|LBD_reg[3], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_in~7 , CPU_inst|shift_merge0|merge_in~7, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_in[3] , CPU_inst|shift_merge0|merge_in[3], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux4~5 , CPU_inst|shift_merge0|Mux4~5, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~24 , CPU_inst|shift_merge0|merge_result~24, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~26 , CPU_inst|shift_merge0|merge_result~26, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~25 , CPU_inst|shift_merge0|merge_result~25, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux4~1 , CPU_inst|shift_merge0|Mux4~1, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux4~2 , CPU_inst|shift_merge0|Mux4~2, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux4~3 , CPU_inst|shift_merge0|Mux4~3, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|RBD_reg[3]~feeder , CPU_inst|shift_merge0|RBD_reg[3]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|RBD_reg[3] , CPU_inst|shift_merge0|RBD_reg[3], R3_PVP, 1
instance = comp, \d_cache_inst|CPU_data_hold[3] , d_cache_inst|CPU_data_hold[3], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[3][4] , arbiter_inst|port2_from_mem[3][4], R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[28]~167 , d_cache_inst|cache_d[28]~167, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[28]~231 , d_cache_inst|cache_d[28]~231, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[3][5] , arbiter_inst|port2_from_mem[3][5], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[4][4] , arbiter_inst|port2_from_mem[4][4], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[4][5] , arbiter_inst|port2_from_mem[4][5], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[5][4] , arbiter_inst|port2_from_mem[5][4], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[5][5] , arbiter_inst|port2_from_mem[5][5], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[5][6] , arbiter_inst|port2_from_mem[5][6], R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[46]~176 , d_cache_inst|cache_d[46]~176, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[46]~240 , d_cache_inst|cache_d[46]~240, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[6][5] , arbiter_inst|port2_from_mem[6][5], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[7][4] , arbiter_inst|port2_from_mem[7][4], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[7][5] , arbiter_inst|port2_from_mem[7][5], R3_PVP, 1
instance = comp, \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4 , d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a4, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[61]~171 , d_cache_inst|cache_d[61]~171, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[61]~235 , d_cache_inst|cache_d[61]~235, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[60]~163 , d_cache_inst|cache_d[60]~163, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[60]~227 , d_cache_inst|cache_d[60]~227, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[53]~169 , d_cache_inst|cache_d[53]~169, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[53]~233 , d_cache_inst|cache_d[53]~233, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[52]~161 , d_cache_inst|cache_d[52]~161, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[6][4] , arbiter_inst|port2_from_mem[6][4], R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[52]~225 , d_cache_inst|cache_d[52]~225, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[45]~168 , d_cache_inst|cache_d[45]~168, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[45]~232 , d_cache_inst|cache_d[45]~232, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[44]~160 , d_cache_inst|cache_d[44]~160, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[44]~224 , d_cache_inst|cache_d[44]~224, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[37]~170 , d_cache_inst|cache_d[37]~170, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[37]~234 , d_cache_inst|cache_d[37]~234, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[36]~162 , d_cache_inst|cache_d[36]~162, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[36]~226 , d_cache_inst|cache_d[36]~226, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[29]~175 , d_cache_inst|cache_d[29]~175, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[29]~239 , d_cache_inst|cache_d[29]~239, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[27]~159 , d_cache_inst|cache_d[27]~159, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[27]~223 , d_cache_inst|cache_d[27]~223, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[21]~172 , d_cache_inst|cache_d[21]~172, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[21]~236 , d_cache_inst|cache_d[21]~236, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[20]~164 , d_cache_inst|cache_d[20]~164, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[20]~228 , d_cache_inst|cache_d[20]~228, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[13]~173 , d_cache_inst|cache_d[13]~173, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[13]~237 , d_cache_inst|cache_d[13]~237, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[12]~165 , d_cache_inst|cache_d[12]~165, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[12]~229 , d_cache_inst|cache_d[12]~229, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[5]~174 , d_cache_inst|cache_d[5]~174, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[5]~238 , d_cache_inst|cache_d[5]~238, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[4]~166 , d_cache_inst|cache_d[4]~166, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[4]~230 , d_cache_inst|cache_d[4]~230, R3_PVP, 1
instance = comp, \d_cache_inst|Mux1~3 , d_cache_inst|Mux1~3, R3_PVP, 1
instance = comp, \d_cache_inst|Mux1~0 , d_cache_inst|Mux1~0, R3_PVP, 1
instance = comp, \d_cache_inst|Mux1~1 , d_cache_inst|Mux1~1, R3_PVP, 1
instance = comp, \CPU_inst|IV_in[6]~6 , CPU_inst|IV_in[6]~6, R3_PVP, 1
instance = comp, \WideAnd2~2 , WideAnd2~2, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivl_reg[5]~feeder , CPU_inst|reg_file0|ivl_reg[5]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivl_reg[5] , CPU_inst|reg_file0|ivl_reg[5], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivl_reg[6]~feeder , CPU_inst|reg_file0|ivl_reg[6]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivl_reg[6] , CPU_inst|reg_file0|ivl_reg[6], R3_PVP, 1
instance = comp, \WideAnd2~1 , WideAnd2~1, R3_PVP, 1
instance = comp, \WideAnd2~0 , WideAnd2~0, R3_PVP, 1
instance = comp, \WideAnd2~3 , WideAnd2~3, R3_PVP, 1
instance = comp, \i2c_ri_inst|start_req~0 , i2c_ri_inst|start_req~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|start_req , i2c_ri_inst|start_req, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|prev_start_req~0 , i2c_ri_inst|i2c_phy_inst|prev_start_req~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|prev_start_req , i2c_ri_inst|i2c_phy_inst|prev_start_req, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|always0~3 , i2c_ri_inst|i2c_phy_inst|always0~3, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|start_req_flag~0 , i2c_ri_inst|i2c_phy_inst|start_req_flag~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|start_req_flag , i2c_ri_inst|i2c_phy_inst|start_req_flag, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux6~5 , CPU_inst|shift_merge0|Mux6~5, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|RBD_reg[1] , CPU_inst|shift_merge0|RBD_reg[1], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_in~3 , CPU_inst|shift_merge0|merge_in~3, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_in[1] , CPU_inst|shift_merge0|merge_in[1], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux6~0 , CPU_inst|shift_merge0|Mux6~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux6~6 , CPU_inst|shift_merge0|Mux6~6, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux6~2 , CPU_inst|shift_merge0|Mux6~2, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux6~1 , CPU_inst|shift_merge0|Mux6~1, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux6~3 , CPU_inst|shift_merge0|Mux6~3, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux6~4 , CPU_inst|shift_merge0|Mux6~4, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|LBD_reg[1] , CPU_inst|shift_merge0|LBD_reg[1], R3_PVP, 1
instance = comp, \i2c_ri_inst|stop_req~0 , i2c_ri_inst|stop_req~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|stop_req , i2c_ri_inst|stop_req, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|prev_stop_req~0 , i2c_ri_inst|i2c_phy_inst|prev_stop_req~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|prev_stop_req , i2c_ri_inst|i2c_phy_inst|prev_stop_req, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|stop_req_flag~0 , i2c_ri_inst|i2c_phy_inst|stop_req_flag~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|stop_req_flag , i2c_ri_inst|i2c_phy_inst|stop_req_flag, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|ready~0 , i2c_ri_inst|i2c_phy_inst|ready~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|write_req~0 , i2c_ri_inst|write_req~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|write_req , i2c_ri_inst|write_req, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|prev_write_req~0 , i2c_ri_inst|i2c_phy_inst|prev_write_req~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|prev_write_req , i2c_ri_inst|i2c_phy_inst|prev_write_req, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|write_req_flag~0 , i2c_ri_inst|i2c_phy_inst|write_req_flag~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|write_req_flag~1 , i2c_ri_inst|i2c_phy_inst|write_req_flag~1, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|write_req_flag , i2c_ri_inst|i2c_phy_inst|write_req_flag, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_active~2 , i2c_ri_inst|i2c_phy_inst|tx_active~2, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_active , i2c_ri_inst|i2c_phy_inst|tx_active, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|ready~1 , i2c_ri_inst|i2c_phy_inst|ready~1, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|ready , i2c_ri_inst|i2c_phy_inst|ready, R3_PVP, 1
instance = comp, \IO_ren~1 , IO_ren~1, R3_PVP, 1
instance = comp, \i2c_ri_inst|ready_flag~3 , i2c_ri_inst|ready_flag~3, R3_PVP, 1
instance = comp, \i2c_ri_inst|ready_flag~2 , i2c_ri_inst|ready_flag~2, R3_PVP, 1
instance = comp, \i2c_ri_inst|ready_flag , i2c_ri_inst|ready_flag, R3_PVP, 1
instance = comp, \i2c_sda~input , i2c_sda~input, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[0]~feeder , i2c_ri_inst|i2c_phy_inst|rx_frame[0]~feeder, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0 , i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[0] , i2c_ri_inst|i2c_phy_inst|rx_frame[0], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[1]~feeder , i2c_ri_inst|i2c_phy_inst|rx_frame[1]~feeder, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[1] , i2c_ri_inst|i2c_phy_inst|rx_frame[1], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[2]~feeder , i2c_ri_inst|i2c_phy_inst|rx_frame[2]~feeder, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[2] , i2c_ri_inst|i2c_phy_inst|rx_frame[2], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[3]~feeder , i2c_ri_inst|i2c_phy_inst|rx_frame[3]~feeder, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[3] , i2c_ri_inst|i2c_phy_inst|rx_frame[3], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[4]~feeder , i2c_ri_inst|i2c_phy_inst|rx_frame[4]~feeder, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[4] , i2c_ri_inst|i2c_phy_inst|rx_frame[4], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[5]~feeder , i2c_ri_inst|i2c_phy_inst|rx_frame[5]~feeder, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[5] , i2c_ri_inst|i2c_phy_inst|rx_frame[5], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[6]~feeder , i2c_ri_inst|i2c_phy_inst|rx_frame[6]~feeder, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[6] , i2c_ri_inst|i2c_phy_inst|rx_frame[6], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[7]~feeder , i2c_ri_inst|i2c_phy_inst|rx_frame[7]~feeder, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[7] , i2c_ri_inst|i2c_phy_inst|rx_frame[7], R3_PVP, 1
instance = comp, \i2c_ri_inst|to_CPU~3 , i2c_ri_inst|to_CPU~3, R3_PVP, 1
instance = comp, \i2c_ri_inst|to_CPU[6] , i2c_ri_inst|to_CPU[6], R3_PVP, 1
instance = comp, \prev_intcon_en~feeder , prev_intcon_en~feeder, R3_PVP, 1
instance = comp, \timer_inst|Mux0~1 , timer_inst|Mux0~1, R3_PVP, 1
instance = comp, \WideAnd2~4 , WideAnd2~4, R3_PVP, 1
instance = comp, \timer_inst|Mux0~0 , timer_inst|Mux0~0, R3_PVP, 1
instance = comp, \always1~5 , always1~5, R3_PVP, 1
instance = comp, \timer_inst|counter~9 , timer_inst|counter~9, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|RBD_reg[2]~feeder , CPU_inst|shift_merge0|RBD_reg[2]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|RBD_reg[2] , CPU_inst|shift_merge0|RBD_reg[2], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_in~4 , CPU_inst|shift_merge0|merge_in~4, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_in[2] , CPU_inst|shift_merge0|merge_in[2], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~9 , CPU_inst|shift_merge0|merge_result~9, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~10 , CPU_inst|shift_merge0|merge_result~10, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux5~1 , CPU_inst|shift_merge0|Mux5~1, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_result~11 , CPU_inst|shift_merge0|merge_result~11, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux5~2 , CPU_inst|shift_merge0|Mux5~2, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux5~0 , CPU_inst|shift_merge0|Mux5~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux5~4 , CPU_inst|shift_merge0|Mux5~4, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux5~5 , CPU_inst|shift_merge0|Mux5~5, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux5~3 , CPU_inst|shift_merge0|Mux5~3, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|LBD_reg[2] , CPU_inst|shift_merge0|LBD_reg[2], R3_PVP, 1
instance = comp, \timer_inst|counter~18 , timer_inst|counter~18, R3_PVP, 1
instance = comp, \timer_inst|counter~0 , timer_inst|counter~0, R3_PVP, 1
instance = comp, \timer_inst|Add0~0 , timer_inst|Add0~0, R3_PVP, 1
instance = comp, \timer_inst|counter~1 , timer_inst|counter~1, R3_PVP, 1
instance = comp, \timer_inst|counter[0] , timer_inst|counter[0], R3_PVP, 1
instance = comp, \timer_inst|Add0~2 , timer_inst|Add0~2, R3_PVP, 1
instance = comp, \timer_inst|counter~2 , timer_inst|counter~2, R3_PVP, 1
instance = comp, \timer_inst|counter[1] , timer_inst|counter[1], R3_PVP, 1
instance = comp, \timer_inst|Add0~4 , timer_inst|Add0~4, R3_PVP, 1
instance = comp, \timer_inst|counter~3 , timer_inst|counter~3, R3_PVP, 1
instance = comp, \timer_inst|counter[2] , timer_inst|counter[2], R3_PVP, 1
instance = comp, \timer_inst|Add0~6 , timer_inst|Add0~6, R3_PVP, 1
instance = comp, \timer_inst|counter~4 , timer_inst|counter~4, R3_PVP, 1
instance = comp, \timer_inst|counter[3] , timer_inst|counter[3], R3_PVP, 1
instance = comp, \timer_inst|Add0~8 , timer_inst|Add0~8, R3_PVP, 1
instance = comp, \timer_inst|counter~5 , timer_inst|counter~5, R3_PVP, 1
instance = comp, \timer_inst|counter[4] , timer_inst|counter[4], R3_PVP, 1
instance = comp, \timer_inst|Add0~10 , timer_inst|Add0~10, R3_PVP, 1
instance = comp, \timer_inst|counter~6 , timer_inst|counter~6, R3_PVP, 1
instance = comp, \timer_inst|counter[5] , timer_inst|counter[5], R3_PVP, 1
instance = comp, \timer_inst|Add0~12 , timer_inst|Add0~12, R3_PVP, 1
instance = comp, \timer_inst|counter~7 , timer_inst|counter~7, R3_PVP, 1
instance = comp, \timer_inst|counter[6] , timer_inst|counter[6], R3_PVP, 1
instance = comp, \timer_inst|Add0~14 , timer_inst|Add0~14, R3_PVP, 1
instance = comp, \timer_inst|counter~8 , timer_inst|counter~8, R3_PVP, 1
instance = comp, \timer_inst|counter[7] , timer_inst|counter[7], R3_PVP, 1
instance = comp, \timer_inst|Add0~16 , timer_inst|Add0~16, R3_PVP, 1
instance = comp, \timer_inst|counter~19 , timer_inst|counter~19, R3_PVP, 1
instance = comp, \timer_inst|counter[8] , timer_inst|counter[8], R3_PVP, 1
instance = comp, \timer_inst|Add0~18 , timer_inst|Add0~18, R3_PVP, 1
instance = comp, \timer_inst|counter~20 , timer_inst|counter~20, R3_PVP, 1
instance = comp, \timer_inst|counter[9] , timer_inst|counter[9], R3_PVP, 1
instance = comp, \timer_inst|Add0~20 , timer_inst|Add0~20, R3_PVP, 1
instance = comp, \timer_inst|counter~21 , timer_inst|counter~21, R3_PVP, 1
instance = comp, \timer_inst|counter[10] , timer_inst|counter[10], R3_PVP, 1
instance = comp, \timer_inst|Add0~22 , timer_inst|Add0~22, R3_PVP, 1
instance = comp, \timer_inst|counter~22 , timer_inst|counter~22, R3_PVP, 1
instance = comp, \timer_inst|counter[11] , timer_inst|counter[11], R3_PVP, 1
instance = comp, \timer_inst|Add0~24 , timer_inst|Add0~24, R3_PVP, 1
instance = comp, \timer_inst|counter~23 , timer_inst|counter~23, R3_PVP, 1
instance = comp, \timer_inst|counter[12] , timer_inst|counter[12], R3_PVP, 1
instance = comp, \timer_inst|Add0~26 , timer_inst|Add0~26, R3_PVP, 1
instance = comp, \timer_inst|counter~24 , timer_inst|counter~24, R3_PVP, 1
instance = comp, \timer_inst|counter[13] , timer_inst|counter[13], R3_PVP, 1
instance = comp, \timer_inst|Add0~28 , timer_inst|Add0~28, R3_PVP, 1
instance = comp, \timer_inst|counter~25 , timer_inst|counter~25, R3_PVP, 1
instance = comp, \timer_inst|counter[14] , timer_inst|counter[14], R3_PVP, 1
instance = comp, \timer_inst|Add0~30 , timer_inst|Add0~30, R3_PVP, 1
instance = comp, \timer_inst|counter~26 , timer_inst|counter~26, R3_PVP, 1
instance = comp, \timer_inst|counter[15] , timer_inst|counter[15], R3_PVP, 1
instance = comp, \timer_inst|Add0~32 , timer_inst|Add0~32, R3_PVP, 1
instance = comp, \timer_inst|counter~10 , timer_inst|counter~10, R3_PVP, 1
instance = comp, \timer_inst|counter[16] , timer_inst|counter[16], R3_PVP, 1
instance = comp, \timer_inst|Add0~34 , timer_inst|Add0~34, R3_PVP, 1
instance = comp, \timer_inst|counter~11 , timer_inst|counter~11, R3_PVP, 1
instance = comp, \timer_inst|counter[17] , timer_inst|counter[17], R3_PVP, 1
instance = comp, \timer_inst|Add0~36 , timer_inst|Add0~36, R3_PVP, 1
instance = comp, \timer_inst|counter~12 , timer_inst|counter~12, R3_PVP, 1
instance = comp, \timer_inst|counter[18] , timer_inst|counter[18], R3_PVP, 1
instance = comp, \timer_inst|Add0~38 , timer_inst|Add0~38, R3_PVP, 1
instance = comp, \timer_inst|counter~13 , timer_inst|counter~13, R3_PVP, 1
instance = comp, \timer_inst|counter[19] , timer_inst|counter[19], R3_PVP, 1
instance = comp, \timer_inst|Add0~40 , timer_inst|Add0~40, R3_PVP, 1
instance = comp, \timer_inst|counter~14 , timer_inst|counter~14, R3_PVP, 1
instance = comp, \timer_inst|counter[20] , timer_inst|counter[20], R3_PVP, 1
instance = comp, \timer_inst|Add0~42 , timer_inst|Add0~42, R3_PVP, 1
instance = comp, \timer_inst|counter~15 , timer_inst|counter~15, R3_PVP, 1
instance = comp, \timer_inst|counter[21] , timer_inst|counter[21], R3_PVP, 1
instance = comp, \timer_inst|Add0~44 , timer_inst|Add0~44, R3_PVP, 1
instance = comp, \timer_inst|counter~16 , timer_inst|counter~16, R3_PVP, 1
instance = comp, \timer_inst|counter[22] , timer_inst|counter[22], R3_PVP, 1
instance = comp, \timer_inst|Add0~46 , timer_inst|Add0~46, R3_PVP, 1
instance = comp, \timer_inst|counter~17 , timer_inst|counter~17, R3_PVP, 1
instance = comp, \timer_inst|counter[23] , timer_inst|counter[23], R3_PVP, 1
instance = comp, \timer_inst|WideOr0~1 , timer_inst|WideOr0~1, R3_PVP, 1
instance = comp, \timer_inst|WideOr0~0 , timer_inst|WideOr0~0, R3_PVP, 1
instance = comp, \timer_inst|WideOr0 , timer_inst|WideOr0, R3_PVP, 1
instance = comp, \timer_inst|WideOr2~1 , timer_inst|WideOr2~1, R3_PVP, 1
instance = comp, \timer_inst|WideOr2~0 , timer_inst|WideOr2~0, R3_PVP, 1
instance = comp, \timer_inst|WideOr2 , timer_inst|WideOr2, R3_PVP, 1
instance = comp, \timer_inst|WideOr1~1 , timer_inst|WideOr1~1, R3_PVP, 1
instance = comp, \timer_inst|WideOr1~0 , timer_inst|WideOr1~0, R3_PVP, 1
instance = comp, \timer_inst|WideOr1 , timer_inst|WideOr1, R3_PVP, 1
instance = comp, \timer_inst|always0~0 , timer_inst|always0~0, R3_PVP, 1
instance = comp, \timer_inst|Mux0~2 , timer_inst|Mux0~2, R3_PVP, 1
instance = comp, \timer_inst|count_active , timer_inst|count_active, R3_PVP, 1
instance = comp, \timer_inst|WideOr3 , timer_inst|WideOr3, R3_PVP, 1
instance = comp, \intcon_inst|prev_in~1 , intcon_inst|prev_in~1, R3_PVP, 1
instance = comp, \intcon_inst|prev_in[6] , intcon_inst|prev_in[6], R3_PVP, 1
instance = comp, \intcon_inst|status~2 , intcon_inst|status~2, R3_PVP, 1
instance = comp, \intcon_inst|status~3 , intcon_inst|status~3, R3_PVP, 1
instance = comp, \intcon_inst|status[6] , intcon_inst|status[6], R3_PVP, 1
instance = comp, \intcon_inst|control~3 , intcon_inst|control~3, R3_PVP, 1
instance = comp, \intcon_inst|control~1 , intcon_inst|control~1, R3_PVP, 1
instance = comp, \intcon_inst|control[6] , intcon_inst|control[6], R3_PVP, 1
instance = comp, \intcon_inst|to_cpu~4 , intcon_inst|to_cpu~4, R3_PVP, 1
instance = comp, \intcon_inst|to_cpu[7]~1 , intcon_inst|to_cpu[7]~1, R3_PVP, 1
instance = comp, \intcon_inst|to_cpu[6] , intcon_inst|to_cpu[6], R3_PVP, 1
instance = comp, \prev_i2c_en~feeder , prev_i2c_en~feeder, R3_PVP, 1
instance = comp, \to_CPU_left[6]~14 , to_CPU_left[6]~14, R3_PVP, 1
instance = comp, \timer_inst|Mux2~0 , timer_inst|Mux2~0, R3_PVP, 1
instance = comp, \timer_inst|Mux2~1 , timer_inst|Mux2~1, R3_PVP, 1
instance = comp, \timer_inst|to_cpu[7]~0 , timer_inst|to_cpu[7]~0, R3_PVP, 1
instance = comp, \timer_inst|to_cpu[6] , timer_inst|to_cpu[6], R3_PVP, 1
instance = comp, \serial_inst|rx_queue|read_addr~1 , serial_inst|rx_queue|read_addr~1, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|read_addr[0] , serial_inst|rx_queue|read_addr[0], R3_PVP, 1
instance = comp, \serial_inst|rx_queue|Add1~0 , serial_inst|rx_queue|Add1~0, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|read_addr~0 , serial_inst|rx_queue|read_addr~0, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|read_addr[1] , serial_inst|rx_queue|read_addr[1], R3_PVP, 1
instance = comp, \RXD~input , RXD~input, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_s~0 , serial_inst|UART_inst|rx_s~0, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_s , serial_inst|UART_inst|rx_s, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame~4 , serial_inst|UART_inst|rx_frame~4, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_ready~1 , serial_inst|UART_inst|rx_ready~1, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Add0~0 , serial_inst|UART_inst|Add0~0, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Add0~8 , serial_inst|UART_inst|Add0~8, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Add0~10 , serial_inst|UART_inst|Add0~10, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer~4 , serial_inst|UART_inst|rx_timer~4, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer[5]~feeder , serial_inst|UART_inst|rx_timer[5]~feeder, R3_PVP, 1
instance = comp, \~GND , ~GND, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer[5] , serial_inst|UART_inst|rx_timer[5], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Add0~12 , serial_inst|UART_inst|Add0~12, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer[6] , serial_inst|UART_inst|rx_timer[6], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Add0~14 , serial_inst|UART_inst|Add0~14, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer~5 , serial_inst|UART_inst|rx_timer~5, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer[7]~feeder , serial_inst|UART_inst|rx_timer[7]~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer[7] , serial_inst|UART_inst|rx_timer[7], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Add0~16 , serial_inst|UART_inst|Add0~16, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer~2 , serial_inst|UART_inst|rx_timer~2, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer[8] , serial_inst|UART_inst|rx_timer[8], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer~1 , serial_inst|UART_inst|rx_timer~1, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer[0]~feeder , serial_inst|UART_inst|rx_timer[0]~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer[0] , serial_inst|UART_inst|rx_timer[0], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Add0~2 , serial_inst|UART_inst|Add0~2, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Add0~4 , serial_inst|UART_inst|Add0~4, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer[2] , serial_inst|UART_inst|rx_timer[2], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Add0~6 , serial_inst|UART_inst|Add0~6, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer[3] , serial_inst|UART_inst|rx_timer[3], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer~3 , serial_inst|UART_inst|rx_timer~3, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer[4]~feeder , serial_inst|UART_inst|rx_timer[4]~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer[4] , serial_inst|UART_inst|rx_timer[4], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Equal1~1 , serial_inst|UART_inst|Equal1~1, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer~0 , serial_inst|UART_inst|rx_timer~0, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer[1]~feeder , serial_inst|UART_inst|rx_timer[1]~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_timer[1] , serial_inst|UART_inst|rx_timer[1], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Equal1~0 , serial_inst|UART_inst|Equal1~0, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame~1 , serial_inst|UART_inst|rx_frame~1, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame[6] , serial_inst|UART_inst|rx_frame[6], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame~5 , serial_inst|UART_inst|rx_frame~5, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame[5] , serial_inst|UART_inst|rx_frame[5], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame~8 , serial_inst|UART_inst|rx_frame~8, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame[4] , serial_inst|UART_inst|rx_frame[4], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame~9 , serial_inst|UART_inst|rx_frame~9, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame[3] , serial_inst|UART_inst|rx_frame[3], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame~3 , serial_inst|UART_inst|rx_frame~3, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame[2] , serial_inst|UART_inst|rx_frame[2], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame~2 , serial_inst|UART_inst|rx_frame~2, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame[1] , serial_inst|UART_inst|rx_frame[1], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame~0 , serial_inst|UART_inst|rx_frame~0, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame[0] , serial_inst|UART_inst|rx_frame[0], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_active~0 , serial_inst|UART_inst|rx_active~0, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_active , serial_inst|UART_inst|rx_active, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame~10 , serial_inst|UART_inst|rx_frame~10, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame[9] , serial_inst|UART_inst|rx_frame[9], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame~6 , serial_inst|UART_inst|rx_frame~6, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame[8] , serial_inst|UART_inst|rx_frame[8], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame~7 , serial_inst|UART_inst|rx_frame~7, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_frame[7] , serial_inst|UART_inst|rx_frame[7], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_data~4 , serial_inst|UART_inst|rx_data~4, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_data~1 , serial_inst|UART_inst|rx_data~1, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_data[6] , serial_inst|UART_inst|rx_data[6], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_ready~0 , serial_inst|UART_inst|rx_ready~0, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_ready , serial_inst|UART_inst|rx_ready, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|write_addr[0]~4 , serial_inst|rx_queue|write_addr[0]~4, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|write_addr[0] , serial_inst|rx_queue|write_addr[0], R3_PVP, 1
instance = comp, \serial_inst|rx_queue|write_addr[1]~6 , serial_inst|rx_queue|write_addr[1]~6, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|write_addr[1] , serial_inst|rx_queue|write_addr[1], R3_PVP, 1
instance = comp, \serial_inst|rx_queue|write_addr[2]~8 , serial_inst|rx_queue|write_addr[2]~8, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|write_addr[2] , serial_inst|rx_queue|write_addr[2], R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~99 , serial_inst|rx_queue|queue_mem~99, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~107 , serial_inst|rx_queue|queue_mem~107, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~38 , serial_inst|rx_queue|queue_mem~38, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~106 , serial_inst|rx_queue|queue_mem~106, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~54 , serial_inst|rx_queue|queue_mem~54, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~77 , serial_inst|rx_queue|queue_mem~77, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~101 , serial_inst|rx_queue|queue_mem~101, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~108 , serial_inst|rx_queue|queue_mem~108, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~62 , serial_inst|rx_queue|queue_mem~62, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~105 , serial_inst|rx_queue|queue_mem~105, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~46 , serial_inst|rx_queue|queue_mem~46, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~78 , serial_inst|rx_queue|queue_mem~78, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|Add1~1 , serial_inst|rx_queue|Add1~1, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|read_addr[2] , serial_inst|rx_queue|read_addr[2], R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~103 , serial_inst|rx_queue|queue_mem~103, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~6 , serial_inst|rx_queue|queue_mem~6, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~102 , serial_inst|rx_queue|queue_mem~102, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~14 , serial_inst|rx_queue|queue_mem~14, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~79 , serial_inst|rx_queue|queue_mem~79, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~104 , serial_inst|rx_queue|queue_mem~104, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~30 , serial_inst|rx_queue|queue_mem~30, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~100 , serial_inst|rx_queue|queue_mem~100, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~22 , serial_inst|rx_queue|queue_mem~22, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~80 , serial_inst|rx_queue|queue_mem~80, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~81 , serial_inst|rx_queue|queue_mem~81, R3_PVP, 1
instance = comp, \serial_inst|to_CPU[6] , serial_inst|to_CPU[6], R3_PVP, 1
instance = comp, \to_CPU_left[6]~13 , to_CPU_left[6]~13, R3_PVP, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, R3_PVP, 1
instance = comp, \jp_data_d[0]~input , jp_data_d[0]~input, R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[0][0]~feeder , nes_joypad_inst|data_shift[0][0]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|Add1~0 , nes_joypad_inst|Add1~0, R3_PVP, 1
instance = comp, \nes_joypad_inst|cntr_200[0] , nes_joypad_inst|cntr_200[0], R3_PVP, 1
instance = comp, \nes_joypad_inst|Add1~2 , nes_joypad_inst|Add1~2, R3_PVP, 1
instance = comp, \nes_joypad_inst|cntr_200[1] , nes_joypad_inst|cntr_200[1], R3_PVP, 1
instance = comp, \nes_joypad_inst|Add1~4 , nes_joypad_inst|Add1~4, R3_PVP, 1
instance = comp, \nes_joypad_inst|cntr_200[2] , nes_joypad_inst|cntr_200[2], R3_PVP, 1
instance = comp, \nes_joypad_inst|Add1~6 , nes_joypad_inst|Add1~6, R3_PVP, 1
instance = comp, \nes_joypad_inst|Add1~8 , nes_joypad_inst|Add1~8, R3_PVP, 1
instance = comp, \nes_joypad_inst|cntr_200[4] , nes_joypad_inst|cntr_200[4], R3_PVP, 1
instance = comp, \nes_joypad_inst|Add1~10 , nes_joypad_inst|Add1~10, R3_PVP, 1
instance = comp, \nes_joypad_inst|cntr_200[5] , nes_joypad_inst|cntr_200[5], R3_PVP, 1
instance = comp, \nes_joypad_inst|Add1~12 , nes_joypad_inst|Add1~12, R3_PVP, 1
instance = comp, \nes_joypad_inst|cntr_200~1 , nes_joypad_inst|cntr_200~1, R3_PVP, 1
instance = comp, \nes_joypad_inst|cntr_200[6] , nes_joypad_inst|cntr_200[6], R3_PVP, 1
instance = comp, \nes_joypad_inst|Add1~14 , nes_joypad_inst|Add1~14, R3_PVP, 1
instance = comp, \nes_joypad_inst|cntr_200~0 , nes_joypad_inst|cntr_200~0, R3_PVP, 1
instance = comp, \nes_joypad_inst|cntr_200[7] , nes_joypad_inst|cntr_200[7], R3_PVP, 1
instance = comp, \nes_joypad_inst|Equal0~0 , nes_joypad_inst|Equal0~0, R3_PVP, 1
instance = comp, \nes_joypad_inst|cntr_200~2 , nes_joypad_inst|cntr_200~2, R3_PVP, 1
instance = comp, \nes_joypad_inst|cntr_200[3] , nes_joypad_inst|cntr_200[3], R3_PVP, 1
instance = comp, \nes_joypad_inst|Equal0~1 , nes_joypad_inst|Equal0~1, R3_PVP, 1
instance = comp, \nes_joypad_inst|clk_8us~0 , nes_joypad_inst|clk_8us~0, R3_PVP, 1
instance = comp, \nes_joypad_inst|clk_8us , nes_joypad_inst|clk_8us, R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[0][0]~0 , nes_joypad_inst|data_shift[0][0]~0, R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[0][0] , nes_joypad_inst|data_shift[0][0], R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[0][1] , nes_joypad_inst|data_shift[0][1], R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[0][2] , nes_joypad_inst|data_shift[0][2], R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[0][3]~feeder , nes_joypad_inst|data_shift[0][3]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[0][3] , nes_joypad_inst|data_shift[0][3], R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[0][4] , nes_joypad_inst|data_shift[0][4], R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[0][5]~feeder , nes_joypad_inst|data_shift[0][5]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[0][5] , nes_joypad_inst|data_shift[0][5], R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[0][6] , nes_joypad_inst|data_shift[0][6], R3_PVP, 1
instance = comp, \nes_joypad_inst|pulse_count[2]~1 , nes_joypad_inst|pulse_count[2]~1, R3_PVP, 1
instance = comp, \nes_joypad_inst|pulse_count[2] , nes_joypad_inst|pulse_count[2], R3_PVP, 1
instance = comp, \nes_joypad_inst|pulse_count~0 , nes_joypad_inst|pulse_count~0, R3_PVP, 1
instance = comp, \nes_joypad_inst|pulse_count[3] , nes_joypad_inst|pulse_count[3], R3_PVP, 1
instance = comp, \nes_joypad_inst|pulse_count~3 , nes_joypad_inst|pulse_count~3, R3_PVP, 1
instance = comp, \nes_joypad_inst|pulse_count[0] , nes_joypad_inst|pulse_count[0], R3_PVP, 1
instance = comp, \nes_joypad_inst|pulse_count[1]~2 , nes_joypad_inst|pulse_count[1]~2, R3_PVP, 1
instance = comp, \nes_joypad_inst|pulse_count[1] , nes_joypad_inst|pulse_count[1], R3_PVP, 1
instance = comp, \nes_joypad_inst|Equal1~0 , nes_joypad_inst|Equal1~0, R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[0][7]~0 , nes_joypad_inst|joypad_buttons[0][7]~0, R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[0][6] , nes_joypad_inst|joypad_buttons[0][6], R3_PVP, 1
instance = comp, \jp_data_d[1]~input , jp_data_d[1]~input, R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[1][0] , nes_joypad_inst|data_shift[1][0], R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[1][1]~feeder , nes_joypad_inst|data_shift[1][1]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[1][1] , nes_joypad_inst|data_shift[1][1], R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[1][2] , nes_joypad_inst|data_shift[1][2], R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[1][3]~feeder , nes_joypad_inst|data_shift[1][3]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[1][3] , nes_joypad_inst|data_shift[1][3], R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[1][4]~feeder , nes_joypad_inst|data_shift[1][4]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[1][4] , nes_joypad_inst|data_shift[1][4], R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[1][5]~feeder , nes_joypad_inst|data_shift[1][5]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[1][5] , nes_joypad_inst|data_shift[1][5], R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[1][6]~feeder , nes_joypad_inst|data_shift[1][6]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[1][6] , nes_joypad_inst|data_shift[1][6], R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[1][6] , nes_joypad_inst|joypad_buttons[1][6], R3_PVP, 1
instance = comp, \nes_joypad_inst|to_cpu~3 , nes_joypad_inst|to_cpu~3, R3_PVP, 1
instance = comp, \nes_joypad_inst|to_cpu[6] , nes_joypad_inst|to_cpu[6], R3_PVP, 1
instance = comp, \Equal0~0 , Equal0~0, R3_PVP, 1
instance = comp, \m_from_jp[6] , m_from_jp[6], R3_PVP, 1
instance = comp, \VGA_MS~0 , VGA_MS~0, R3_PVP, 1
instance = comp, \VGA_MS~1 , VGA_MS~1, R3_PVP, 1
instance = comp, \prev_keyboard_en~feeder , prev_keyboard_en~feeder, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|read_addr~1 , keyboard_inst|rx_queue|read_addr~1, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|read_addr[0] , keyboard_inst|rx_queue|read_addr[0], R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|Add1~0 , keyboard_inst|rx_queue|Add1~0, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|read_addr~0 , keyboard_inst|rx_queue|read_addr~0, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|read_addr[1] , keyboard_inst|rx_queue|read_addr[1], R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|Add1~1 , keyboard_inst|rx_queue|Add1~1, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|read_addr[2] , keyboard_inst|rx_queue|read_addr[2], R3_PVP, 1
instance = comp, \ps2_clk_d~input , ps2_clk_d~input, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|ps2_clk_s~feeder , keyboard_inst|ps2_host_inst|ps2_clk_s~feeder, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|ps2_clk_s , keyboard_inst|ps2_host_inst|ps2_clk_s, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|prev_ps2_clk~feeder , keyboard_inst|ps2_host_inst|prev_ps2_clk~feeder, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|prev_ps2_clk , keyboard_inst|ps2_host_inst|prev_ps2_clk, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_ready~0 , keyboard_inst|ps2_host_inst|tx_ready~0, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|write_addr~1 , keyboard_inst|tx_queue|write_addr~1, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|write_addr[0] , keyboard_inst|tx_queue|write_addr[0], R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|read_addr~2 , keyboard_inst|tx_queue|read_addr~2, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|read_addr[0] , keyboard_inst|tx_queue|read_addr[0], R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|Add1~2 , keyboard_inst|tx_queue|Add1~2, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|read_addr~1 , keyboard_inst|tx_queue|read_addr~1, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|read_addr[1] , keyboard_inst|tx_queue|read_addr[1], R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|Add0~2 , keyboard_inst|tx_queue|Add0~2, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|write_addr~0 , keyboard_inst|tx_queue|write_addr~0, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|write_addr[1] , keyboard_inst|tx_queue|write_addr[1], R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|empty~0 , keyboard_inst|tx_queue|empty~0, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|Add0~1 , keyboard_inst|tx_queue|Add0~1, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|write_addr[2] , keyboard_inst|tx_queue|write_addr[2], R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|Add0~0 , keyboard_inst|tx_queue|Add0~0, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|write_addr[3] , keyboard_inst|tx_queue|write_addr[3], R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|Add1~1 , keyboard_inst|tx_queue|Add1~1, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|read_addr[2] , keyboard_inst|tx_queue|read_addr[2], R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|Add1~0 , keyboard_inst|tx_queue|Add1~0, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|read_addr[3]~0 , keyboard_inst|tx_queue|read_addr[3]~0, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|read_addr[3] , keyboard_inst|tx_queue|read_addr[3], R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|full~0 , keyboard_inst|tx_queue|full~0, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|empty~1 , keyboard_inst|tx_queue|empty~1, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~22feeder , keyboard_inst|tx_queue|queue_mem~22feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~71 , keyboard_inst|tx_queue|queue_mem~71, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~75 , keyboard_inst|tx_queue|queue_mem~75, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~22 , keyboard_inst|tx_queue|queue_mem~22, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~69 , keyboard_inst|tx_queue|queue_mem~69, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~78 , keyboard_inst|tx_queue|queue_mem~78, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~30 , keyboard_inst|tx_queue|queue_mem~30, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~77 , keyboard_inst|tx_queue|queue_mem~77, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~6 , keyboard_inst|tx_queue|queue_mem~6, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~14feeder , keyboard_inst|tx_queue|queue_mem~14feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~76 , keyboard_inst|tx_queue|queue_mem~76, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~14 , keyboard_inst|tx_queue|queue_mem~14, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~106 , keyboard_inst|tx_queue|queue_mem~106, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~107 , keyboard_inst|tx_queue|queue_mem~107, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~54feeder , keyboard_inst|tx_queue|queue_mem~54feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~72 , keyboard_inst|tx_queue|queue_mem~72, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~54 , keyboard_inst|tx_queue|queue_mem~54, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~73 , keyboard_inst|tx_queue|queue_mem~73, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~38 , keyboard_inst|tx_queue|queue_mem~38, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~104 , keyboard_inst|tx_queue|queue_mem~104, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~74 , keyboard_inst|tx_queue|queue_mem~74, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~62 , keyboard_inst|tx_queue|queue_mem~62, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~46feeder , keyboard_inst|tx_queue|queue_mem~46feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~70 , keyboard_inst|tx_queue|queue_mem~70, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~46 , keyboard_inst|tx_queue|queue_mem~46, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~105 , keyboard_inst|tx_queue|queue_mem~105, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~108 , keyboard_inst|tx_queue|queue_mem~108, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|prev_tx_req , keyboard_inst|ps2_host_inst|prev_tx_req, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_hold~0 , keyboard_inst|ps2_host_inst|tx_hold~0, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_hold[6] , keyboard_inst|ps2_host_inst|tx_hold[6], R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~21feeder , keyboard_inst|tx_queue|queue_mem~21feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~21 , keyboard_inst|tx_queue|queue_mem~21, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~29 , keyboard_inst|tx_queue|queue_mem~29, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~5 , keyboard_inst|tx_queue|queue_mem~5, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~13feeder , keyboard_inst|tx_queue|queue_mem~13feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~13 , keyboard_inst|tx_queue|queue_mem~13, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~101 , keyboard_inst|tx_queue|queue_mem~101, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~102 , keyboard_inst|tx_queue|queue_mem~102, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~45feeder , keyboard_inst|tx_queue|queue_mem~45feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~45 , keyboard_inst|tx_queue|queue_mem~45, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~61 , keyboard_inst|tx_queue|queue_mem~61, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~53feeder , keyboard_inst|tx_queue|queue_mem~53feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~53 , keyboard_inst|tx_queue|queue_mem~53, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~37 , keyboard_inst|tx_queue|queue_mem~37, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~99 , keyboard_inst|tx_queue|queue_mem~99, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~100 , keyboard_inst|tx_queue|queue_mem~100, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~103 , keyboard_inst|tx_queue|queue_mem~103, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_hold[5] , keyboard_inst|ps2_host_inst|tx_hold[5], R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~23feeder , keyboard_inst|tx_queue|queue_mem~23feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~23 , keyboard_inst|tx_queue|queue_mem~23, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~31 , keyboard_inst|tx_queue|queue_mem~31, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~15feeder , keyboard_inst|tx_queue|queue_mem~15feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~15 , keyboard_inst|tx_queue|queue_mem~15, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~7 , keyboard_inst|tx_queue|queue_mem~7, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~111 , keyboard_inst|tx_queue|queue_mem~111, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~112 , keyboard_inst|tx_queue|queue_mem~112, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~55feeder , keyboard_inst|tx_queue|queue_mem~55feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~55 , keyboard_inst|tx_queue|queue_mem~55, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~39 , keyboard_inst|tx_queue|queue_mem~39, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~109 , keyboard_inst|tx_queue|queue_mem~109, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~63 , keyboard_inst|tx_queue|queue_mem~63, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~47feeder , keyboard_inst|tx_queue|queue_mem~47feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~47 , keyboard_inst|tx_queue|queue_mem~47, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~110 , keyboard_inst|tx_queue|queue_mem~110, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~113 , keyboard_inst|tx_queue|queue_mem~113, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_hold[7] , keyboard_inst|ps2_host_inst|tx_hold[7], R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~20feeder , keyboard_inst|tx_queue|queue_mem~20feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~20 , keyboard_inst|tx_queue|queue_mem~20, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~28 , keyboard_inst|tx_queue|queue_mem~28, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~4 , keyboard_inst|tx_queue|queue_mem~4, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~12feeder , keyboard_inst|tx_queue|queue_mem~12feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~12 , keyboard_inst|tx_queue|queue_mem~12, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~96 , keyboard_inst|tx_queue|queue_mem~96, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~97 , keyboard_inst|tx_queue|queue_mem~97, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~52feeder , keyboard_inst|tx_queue|queue_mem~52feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~52 , keyboard_inst|tx_queue|queue_mem~52, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~36 , keyboard_inst|tx_queue|queue_mem~36, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~94 , keyboard_inst|tx_queue|queue_mem~94, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~60 , keyboard_inst|tx_queue|queue_mem~60, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~44feeder , keyboard_inst|tx_queue|queue_mem~44feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~44 , keyboard_inst|tx_queue|queue_mem~44, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~95 , keyboard_inst|tx_queue|queue_mem~95, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~98 , keyboard_inst|tx_queue|queue_mem~98, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_hold[4] , keyboard_inst|ps2_host_inst|tx_hold[4], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|WideXnor0~1 , keyboard_inst|ps2_host_inst|WideXnor0~1, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~0 , keyboard_inst|ps2_host_inst|Add0~0, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~2 , keyboard_inst|ps2_host_inst|Add0~2, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|timer[0] , keyboard_inst|ps2_host_inst|timer[0], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~3 , keyboard_inst|ps2_host_inst|Add0~3, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~5 , keyboard_inst|ps2_host_inst|Add0~5, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|timer[1] , keyboard_inst|ps2_host_inst|timer[1], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~6 , keyboard_inst|ps2_host_inst|Add0~6, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~8 , keyboard_inst|ps2_host_inst|Add0~8, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|timer[2] , keyboard_inst|ps2_host_inst|timer[2], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~9 , keyboard_inst|ps2_host_inst|Add0~9, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~11 , keyboard_inst|ps2_host_inst|Add0~11, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|timer[3] , keyboard_inst|ps2_host_inst|timer[3], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~12 , keyboard_inst|ps2_host_inst|Add0~12, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~14 , keyboard_inst|ps2_host_inst|Add0~14, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|timer[4] , keyboard_inst|ps2_host_inst|timer[4], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~15 , keyboard_inst|ps2_host_inst|Add0~15, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~17 , keyboard_inst|ps2_host_inst|Add0~17, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|timer[5] , keyboard_inst|ps2_host_inst|timer[5], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~18 , keyboard_inst|ps2_host_inst|Add0~18, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~20 , keyboard_inst|ps2_host_inst|Add0~20, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|timer[6] , keyboard_inst|ps2_host_inst|timer[6], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~21 , keyboard_inst|ps2_host_inst|Add0~21, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~23 , keyboard_inst|ps2_host_inst|Add0~23, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|timer[7] , keyboard_inst|ps2_host_inst|timer[7], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|WideNor0~1 , keyboard_inst|ps2_host_inst|WideNor0~1, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~24 , keyboard_inst|ps2_host_inst|Add0~24, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~35 , keyboard_inst|ps2_host_inst|Add0~35, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|timer[8] , keyboard_inst|ps2_host_inst|timer[8], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~26 , keyboard_inst|ps2_host_inst|Add0~26, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~36 , keyboard_inst|ps2_host_inst|Add0~36, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|timer[9] , keyboard_inst|ps2_host_inst|timer[9], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~28 , keyboard_inst|ps2_host_inst|Add0~28, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~37 , keyboard_inst|ps2_host_inst|Add0~37, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|timer[10] , keyboard_inst|ps2_host_inst|timer[10], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~30 , keyboard_inst|ps2_host_inst|Add0~30, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~38 , keyboard_inst|ps2_host_inst|Add0~38, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|timer[11] , keyboard_inst|ps2_host_inst|timer[11], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~32 , keyboard_inst|ps2_host_inst|Add0~32, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|Add0~34 , keyboard_inst|ps2_host_inst|Add0~34, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|timer[12] , keyboard_inst|ps2_host_inst|timer[12], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|WideNor0~0 , keyboard_inst|ps2_host_inst|WideNor0~0, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|WideNor0~2 , keyboard_inst|ps2_host_inst|WideNor0~2, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|WideNor0~3 , keyboard_inst|ps2_host_inst|WideNor0~3, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~9feeder , keyboard_inst|tx_queue|queue_mem~9feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~9 , keyboard_inst|tx_queue|queue_mem~9, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~1 , keyboard_inst|tx_queue|queue_mem~1, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~81 , keyboard_inst|tx_queue|queue_mem~81, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~25 , keyboard_inst|tx_queue|queue_mem~25, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~17feeder , keyboard_inst|tx_queue|queue_mem~17feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~17 , keyboard_inst|tx_queue|queue_mem~17, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~82 , keyboard_inst|tx_queue|queue_mem~82, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~41feeder , keyboard_inst|tx_queue|queue_mem~41feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~41 , keyboard_inst|tx_queue|queue_mem~41, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~49feeder , keyboard_inst|tx_queue|queue_mem~49feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~49 , keyboard_inst|tx_queue|queue_mem~49, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~33 , keyboard_inst|tx_queue|queue_mem~33, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~79 , keyboard_inst|tx_queue|queue_mem~79, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~57 , keyboard_inst|tx_queue|queue_mem~57, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~80 , keyboard_inst|tx_queue|queue_mem~80, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~83 , keyboard_inst|tx_queue|queue_mem~83, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_hold[1] , keyboard_inst|ps2_host_inst|tx_hold[1], R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~2 , keyboard_inst|tx_queue|queue_mem~2, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~10feeder , keyboard_inst|tx_queue|queue_mem~10feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~10 , keyboard_inst|tx_queue|queue_mem~10, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~86 , keyboard_inst|tx_queue|queue_mem~86, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~26 , keyboard_inst|tx_queue|queue_mem~26, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~18feeder , keyboard_inst|tx_queue|queue_mem~18feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~18 , keyboard_inst|tx_queue|queue_mem~18, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~87 , keyboard_inst|tx_queue|queue_mem~87, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~50feeder , keyboard_inst|tx_queue|queue_mem~50feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~50 , keyboard_inst|tx_queue|queue_mem~50, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~34 , keyboard_inst|tx_queue|queue_mem~34, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~84 , keyboard_inst|tx_queue|queue_mem~84, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~58 , keyboard_inst|tx_queue|queue_mem~58, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~42feeder , keyboard_inst|tx_queue|queue_mem~42feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~42 , keyboard_inst|tx_queue|queue_mem~42, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~85 , keyboard_inst|tx_queue|queue_mem~85, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~88 , keyboard_inst|tx_queue|queue_mem~88, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_hold[2] , keyboard_inst|ps2_host_inst|tx_hold[2], R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~3 , keyboard_inst|tx_queue|queue_mem~3, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~11feeder , keyboard_inst|tx_queue|queue_mem~11feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~11 , keyboard_inst|tx_queue|queue_mem~11, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~91 , keyboard_inst|tx_queue|queue_mem~91, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~27 , keyboard_inst|tx_queue|queue_mem~27, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~19feeder , keyboard_inst|tx_queue|queue_mem~19feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~19 , keyboard_inst|tx_queue|queue_mem~19, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~92 , keyboard_inst|tx_queue|queue_mem~92, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~51feeder , keyboard_inst|tx_queue|queue_mem~51feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~51 , keyboard_inst|tx_queue|queue_mem~51, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~35 , keyboard_inst|tx_queue|queue_mem~35, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~89 , keyboard_inst|tx_queue|queue_mem~89, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~59 , keyboard_inst|tx_queue|queue_mem~59, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~43feeder , keyboard_inst|tx_queue|queue_mem~43feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~43 , keyboard_inst|tx_queue|queue_mem~43, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~90 , keyboard_inst|tx_queue|queue_mem~90, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~93 , keyboard_inst|tx_queue|queue_mem~93, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_hold[3] , keyboard_inst|ps2_host_inst|tx_hold[3], R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~0 , keyboard_inst|tx_queue|queue_mem~0, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~8feeder , keyboard_inst|tx_queue|queue_mem~8feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~8 , keyboard_inst|tx_queue|queue_mem~8, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~66 , keyboard_inst|tx_queue|queue_mem~66, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~16feeder , keyboard_inst|tx_queue|queue_mem~16feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~16 , keyboard_inst|tx_queue|queue_mem~16, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~24 , keyboard_inst|tx_queue|queue_mem~24, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~67 , keyboard_inst|tx_queue|queue_mem~67, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~40feeder , keyboard_inst|tx_queue|queue_mem~40feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~40 , keyboard_inst|tx_queue|queue_mem~40, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~56 , keyboard_inst|tx_queue|queue_mem~56, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~32 , keyboard_inst|tx_queue|queue_mem~32, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~48feeder , keyboard_inst|tx_queue|queue_mem~48feeder, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~48 , keyboard_inst|tx_queue|queue_mem~48, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~64 , keyboard_inst|tx_queue|queue_mem~64, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~65 , keyboard_inst|tx_queue|queue_mem~65, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|queue_mem~68 , keyboard_inst|tx_queue|queue_mem~68, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_hold[0] , keyboard_inst|ps2_host_inst|tx_hold[0], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|WideXnor0~0 , keyboard_inst|ps2_host_inst|WideXnor0~0, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg~11 , keyboard_inst|ps2_host_inst|tx_shift_reg~11, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg~12 , keyboard_inst|ps2_host_inst|tx_shift_reg~12, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg[9] , keyboard_inst|ps2_host_inst|tx_shift_reg[9], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg~10 , keyboard_inst|ps2_host_inst|tx_shift_reg~10, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg[8] , keyboard_inst|ps2_host_inst|tx_shift_reg[8], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg~9 , keyboard_inst|ps2_host_inst|tx_shift_reg~9, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg[7] , keyboard_inst|ps2_host_inst|tx_shift_reg[7], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg~8 , keyboard_inst|ps2_host_inst|tx_shift_reg~8, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg[6] , keyboard_inst|ps2_host_inst|tx_shift_reg[6], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg~7 , keyboard_inst|ps2_host_inst|tx_shift_reg~7, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg[5] , keyboard_inst|ps2_host_inst|tx_shift_reg[5], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg~6 , keyboard_inst|ps2_host_inst|tx_shift_reg~6, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg[4] , keyboard_inst|ps2_host_inst|tx_shift_reg[4], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|WideAnd0~1 , keyboard_inst|ps2_host_inst|WideAnd0~1, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg~5 , keyboard_inst|ps2_host_inst|tx_shift_reg~5, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg[3] , keyboard_inst|ps2_host_inst|tx_shift_reg[3], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg~4 , keyboard_inst|ps2_host_inst|tx_shift_reg~4, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg[2] , keyboard_inst|ps2_host_inst|tx_shift_reg[2], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg~3 , keyboard_inst|ps2_host_inst|tx_shift_reg~3, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg[1] , keyboard_inst|ps2_host_inst|tx_shift_reg[1], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg~2 , keyboard_inst|ps2_host_inst|tx_shift_reg~2, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_shift_reg[0] , keyboard_inst|ps2_host_inst|tx_shift_reg[0], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|WideAnd0~0 , keyboard_inst|ps2_host_inst|WideAnd0~0, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|WideAnd0~2 , keyboard_inst|ps2_host_inst|WideAnd0~2, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|prev_tx_last , keyboard_inst|ps2_host_inst|prev_tx_last, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_done~0 , keyboard_inst|ps2_host_inst|tx_done~0, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_done , keyboard_inst|ps2_host_inst|tx_done, R3_PVP, 1
instance = comp, \ps2_data_d~input , ps2_data_d~input, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|ps2_data_s~feeder , keyboard_inst|ps2_host_inst|ps2_data_s~feeder, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|ps2_data_s , keyboard_inst|ps2_host_inst|ps2_data_s, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_ready~1 , keyboard_inst|ps2_host_inst|tx_ready~1, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|tx_ready , keyboard_inst|ps2_host_inst|tx_ready, R3_PVP, 1
instance = comp, \keyboard_inst|tx_active~0 , keyboard_inst|tx_active~0, R3_PVP, 1
instance = comp, \keyboard_inst|tx_active , keyboard_inst|tx_active, R3_PVP, 1
instance = comp, \keyboard_inst|tx_req , keyboard_inst|tx_req, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_inhibit~0 , keyboard_inst|ps2_host_inst|rx_inhibit~0, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_inhibit , keyboard_inst|ps2_host_inst|rx_inhibit, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg~6 , keyboard_inst|ps2_host_inst|rx_shift_reg~6, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg[7] , keyboard_inst|ps2_host_inst|rx_shift_reg[7], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg~7 , keyboard_inst|ps2_host_inst|rx_shift_reg~7, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg[6] , keyboard_inst|ps2_host_inst|rx_shift_reg[6], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg~11 , keyboard_inst|ps2_host_inst|rx_shift_reg~11, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg[5] , keyboard_inst|ps2_host_inst|rx_shift_reg[5], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg~12 , keyboard_inst|ps2_host_inst|rx_shift_reg~12, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg[4] , keyboard_inst|ps2_host_inst|rx_shift_reg[4], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg~10 , keyboard_inst|ps2_host_inst|rx_shift_reg~10, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg[3] , keyboard_inst|ps2_host_inst|rx_shift_reg[3], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg~5 , keyboard_inst|ps2_host_inst|rx_shift_reg~5, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg[2] , keyboard_inst|ps2_host_inst|rx_shift_reg[2], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg~4 , keyboard_inst|ps2_host_inst|rx_shift_reg~4, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg[1] , keyboard_inst|ps2_host_inst|rx_shift_reg[1], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg~15 , keyboard_inst|ps2_host_inst|rx_shift_reg~15, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg[0] , keyboard_inst|ps2_host_inst|rx_shift_reg[0], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|always0~0 , keyboard_inst|ps2_host_inst|always0~0, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg~14 , keyboard_inst|ps2_host_inst|rx_shift_reg~14, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg[11] , keyboard_inst|ps2_host_inst|rx_shift_reg[11], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg~13 , keyboard_inst|ps2_host_inst|rx_shift_reg~13, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg[10] , keyboard_inst|ps2_host_inst|rx_shift_reg[10], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg~8 , keyboard_inst|ps2_host_inst|rx_shift_reg~8, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg[9] , keyboard_inst|ps2_host_inst|rx_shift_reg[9], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg~9 , keyboard_inst|ps2_host_inst|rx_shift_reg~9, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_shift_reg[8] , keyboard_inst|ps2_host_inst|rx_shift_reg[8], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_data~4 , keyboard_inst|ps2_host_inst|rx_data~4, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_data~1 , keyboard_inst|ps2_host_inst|rx_data~1, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_data[6] , keyboard_inst|ps2_host_inst|rx_data[6], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_ready~0 , keyboard_inst|ps2_host_inst|rx_ready~0, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_ready , keyboard_inst|ps2_host_inst|rx_ready, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|write_addr[0]~4 , keyboard_inst|rx_queue|write_addr[0]~4, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|write_addr[0] , keyboard_inst|rx_queue|write_addr[0], R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|write_addr[1]~6 , keyboard_inst|rx_queue|write_addr[1]~6, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|write_addr[1] , keyboard_inst|rx_queue|write_addr[1], R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|write_addr[2]~8 , keyboard_inst|rx_queue|write_addr[2]~8, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|write_addr[2] , keyboard_inst|rx_queue|write_addr[2], R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~99 , keyboard_inst|rx_queue|queue_mem~99, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~106 , keyboard_inst|rx_queue|queue_mem~106, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~54 , keyboard_inst|rx_queue|queue_mem~54, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~107 , keyboard_inst|rx_queue|queue_mem~107, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~38 , keyboard_inst|rx_queue|queue_mem~38, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~77 , keyboard_inst|rx_queue|queue_mem~77, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~101 , keyboard_inst|rx_queue|queue_mem~101, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~108 , keyboard_inst|rx_queue|queue_mem~108, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~62 , keyboard_inst|rx_queue|queue_mem~62, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~105 , keyboard_inst|rx_queue|queue_mem~105, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~46 , keyboard_inst|rx_queue|queue_mem~46, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~78 , keyboard_inst|rx_queue|queue_mem~78, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~103 , keyboard_inst|rx_queue|queue_mem~103, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~6 , keyboard_inst|rx_queue|queue_mem~6, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~102 , keyboard_inst|rx_queue|queue_mem~102, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~14 , keyboard_inst|rx_queue|queue_mem~14, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~79 , keyboard_inst|rx_queue|queue_mem~79, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~104 , keyboard_inst|rx_queue|queue_mem~104, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~30 , keyboard_inst|rx_queue|queue_mem~30, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~100 , keyboard_inst|rx_queue|queue_mem~100, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~22 , keyboard_inst|rx_queue|queue_mem~22, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~80 , keyboard_inst|rx_queue|queue_mem~80, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~81 , keyboard_inst|rx_queue|queue_mem~81, R3_PVP, 1
instance = comp, \keyboard_inst|to_CPU[6] , keyboard_inst|to_CPU[6], R3_PVP, 1
instance = comp, \WideOr0~0 , WideOr0~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add2~0 , VGA_inst|VDG|Add2~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_line_count~1 , VGA_inst|VDG|next_line_count~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add1~0 , VGA_inst|VDG|Add1~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|pixel_count[0] , VGA_inst|VDG|pixel_count[0], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add1~2 , VGA_inst|VDG|Add1~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|pixel_count[1] , VGA_inst|VDG|pixel_count[1], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add1~4 , VGA_inst|VDG|Add1~4, R3_PVP, 1
instance = comp, \VGA_inst|VDG|pixel_count[2] , VGA_inst|VDG|pixel_count[2], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add1~6 , VGA_inst|VDG|Add1~6, R3_PVP, 1
instance = comp, \VGA_inst|VDG|pixel_count[3] , VGA_inst|VDG|pixel_count[3], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add1~8 , VGA_inst|VDG|Add1~8, R3_PVP, 1
instance = comp, \VGA_inst|VDG|pixel_count[4] , VGA_inst|VDG|pixel_count[4], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add1~10 , VGA_inst|VDG|Add1~10, R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_pixel_count[5]~0 , VGA_inst|VDG|next_pixel_count[5]~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|pixel_count[5] , VGA_inst|VDG|pixel_count[5], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add1~12 , VGA_inst|VDG|Add1~12, R3_PVP, 1
instance = comp, \VGA_inst|VDG|pixel_count[6] , VGA_inst|VDG|pixel_count[6], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add1~14 , VGA_inst|VDG|Add1~14, R3_PVP, 1
instance = comp, \VGA_inst|VDG|pixel_count[7] , VGA_inst|VDG|pixel_count[7], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add1~16 , VGA_inst|VDG|Add1~16, R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_pixel_count[8]~2 , VGA_inst|VDG|next_pixel_count[8]~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|pixel_count[8] , VGA_inst|VDG|pixel_count[8], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add1~18 , VGA_inst|VDG|Add1~18, R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_pixel_count[9]~1 , VGA_inst|VDG|next_pixel_count[9]~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|pixel_count[9] , VGA_inst|VDG|pixel_count[9], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Equal3~0 , VGA_inst|VDG|Equal3~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Equal3~1 , VGA_inst|VDG|Equal3~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Equal3~2 , VGA_inst|VDG|Equal3~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|line_count~0 , VGA_inst|VDG|line_count~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|line_count[0] , VGA_inst|VDG|line_count[0], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add2~2 , VGA_inst|VDG|Add2~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|line_count[1] , VGA_inst|VDG|line_count[1], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add2~8 , VGA_inst|VDG|Add2~8, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add2~10 , VGA_inst|VDG|Add2~10, R3_PVP, 1
instance = comp, \VGA_inst|VDG|line_count[5] , VGA_inst|VDG|line_count[5], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Equal4~0 , VGA_inst|VDG|Equal4~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add2~12 , VGA_inst|VDG|Add2~12, R3_PVP, 1
instance = comp, \VGA_inst|VDG|line_count[6] , VGA_inst|VDG|line_count[6], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add2~14 , VGA_inst|VDG|Add2~14, R3_PVP, 1
instance = comp, \VGA_inst|VDG|line_count[7] , VGA_inst|VDG|line_count[7], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add2~16 , VGA_inst|VDG|Add2~16, R3_PVP, 1
instance = comp, \VGA_inst|VDG|line_count[8] , VGA_inst|VDG|line_count[8], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Equal4~1 , VGA_inst|VDG|Equal4~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add2~18 , VGA_inst|VDG|Add2~18, R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_line_count~3 , VGA_inst|VDG|next_line_count~3, R3_PVP, 1
instance = comp, \VGA_inst|VDG|line_count[9] , VGA_inst|VDG|line_count[9], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add2~4 , VGA_inst|VDG|Add2~4, R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_line_count~2 , VGA_inst|VDG|next_line_count~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|line_count[2] , VGA_inst|VDG|line_count[2], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Equal4~2 , VGA_inst|VDG|Equal4~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add2~6 , VGA_inst|VDG|Add2~6, R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_line_count~0 , VGA_inst|VDG|next_line_count~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|line_count[3] , VGA_inst|VDG|line_count[3], R3_PVP, 1
instance = comp, \VGA_inst|VDG|line_count[4] , VGA_inst|VDG|line_count[4], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Equal8~0 , VGA_inst|VDG|Equal8~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Equal8~1 , VGA_inst|VDG|Equal8~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Equal7~0 , VGA_inst|VDG|Equal7~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Equal8~2 , VGA_inst|VDG|Equal8~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_active_rows~0 , VGA_inst|VDG|next_active_rows~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|active_rows , VGA_inst|VDG|active_rows, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Equal10~0 , VGA_inst|VDG|Equal10~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_active_area~0 , VGA_inst|VDG|next_active_area~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_active_area~1 , VGA_inst|VDG|next_active_area~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|active_area , VGA_inst|VDG|active_area, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add3~0 , VGA_inst|VDG|Add3~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|col_count~4 , VGA_inst|VDG|col_count~4, R3_PVP, 1
instance = comp, \VGA_inst|VDG|horiz_scaler~2 , VGA_inst|VDG|horiz_scaler~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|horiz_scaler[1] , VGA_inst|VDG|horiz_scaler[1], R3_PVP, 1
instance = comp, \VGA_inst|VDG|horiz_scaler~1 , VGA_inst|VDG|horiz_scaler~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|horiz_scaler[2] , VGA_inst|VDG|horiz_scaler[2], R3_PVP, 1
instance = comp, \VGA_inst|VDG|horiz_scaler~0 , VGA_inst|VDG|horiz_scaler~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|horiz_scaler[0] , VGA_inst|VDG|horiz_scaler[0], R3_PVP, 1
instance = comp, \VGA_inst|VDG|col_count~0 , VGA_inst|VDG|col_count~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|col_count~2 , VGA_inst|VDG|col_count~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|col_count[0] , VGA_inst|VDG|col_count[0], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add3~2 , VGA_inst|VDG|Add3~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|col_count~3 , VGA_inst|VDG|col_count~3, R3_PVP, 1
instance = comp, \VGA_inst|VDG|col_count[1] , VGA_inst|VDG|col_count[1], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add3~4 , VGA_inst|VDG|Add3~4, R3_PVP, 1
instance = comp, \VGA_inst|VDG|col_count~1 , VGA_inst|VDG|col_count~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|col_count[2] , VGA_inst|VDG|col_count[2], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add3~6 , VGA_inst|VDG|Add3~6, R3_PVP, 1
instance = comp, \VGA_inst|VDG|col_count~5 , VGA_inst|VDG|col_count~5, R3_PVP, 1
instance = comp, \VGA_inst|VDG|col_count[3] , VGA_inst|VDG|col_count[3], R3_PVP, 1
instance = comp, \VGA_inst|VDG|DA[0]~feeder , VGA_inst|VDG|DA[0]~feeder, R3_PVP, 1
instance = comp, \VGA_inst|VDG|DA[0] , VGA_inst|VDG|DA[0], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add3~8 , VGA_inst|VDG|Add3~8, R3_PVP, 1
instance = comp, \VGA_inst|VDG|col_count~6 , VGA_inst|VDG|col_count~6, R3_PVP, 1
instance = comp, \VGA_inst|VDG|col_count[4] , VGA_inst|VDG|col_count[4], R3_PVP, 1
instance = comp, \VGA_inst|VDG|DA[1]~feeder , VGA_inst|VDG|DA[1]~feeder, R3_PVP, 1
instance = comp, \VGA_inst|VDG|DA[1] , VGA_inst|VDG|DA[1], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add3~10 , VGA_inst|VDG|Add3~10, R3_PVP, 1
instance = comp, \VGA_inst|VDG|col_count~7 , VGA_inst|VDG|col_count~7, R3_PVP, 1
instance = comp, \VGA_inst|VDG|col_count[5] , VGA_inst|VDG|col_count[5], R3_PVP, 1
instance = comp, \VGA_inst|VDG|DA[2]~feeder , VGA_inst|VDG|DA[2]~feeder, R3_PVP, 1
instance = comp, \VGA_inst|VDG|DA[2] , VGA_inst|VDG|DA[2], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add3~12 , VGA_inst|VDG|Add3~12, R3_PVP, 1
instance = comp, \VGA_inst|VDG|col_count~8 , VGA_inst|VDG|col_count~8, R3_PVP, 1
instance = comp, \VGA_inst|VDG|col_count[6] , VGA_inst|VDG|col_count[6], R3_PVP, 1
instance = comp, \VGA_inst|VDG|DA[3]~feeder , VGA_inst|VDG|DA[3]~feeder, R3_PVP, 1
instance = comp, \VGA_inst|VDG|DA[3] , VGA_inst|VDG|DA[3], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add3~14 , VGA_inst|VDG|Add3~14, R3_PVP, 1
instance = comp, \VGA_inst|VDG|col_count~9 , VGA_inst|VDG|col_count~9, R3_PVP, 1
instance = comp, \VGA_inst|VDG|col_count[7] , VGA_inst|VDG|col_count[7], R3_PVP, 1
instance = comp, \VGA_inst|VDG|DA[4]~feeder , VGA_inst|VDG|DA[4]~feeder, R3_PVP, 1
instance = comp, \VGA_inst|VDG|DA[4] , VGA_inst|VDG|DA[4], R3_PVP, 1
instance = comp, \VGA_inst|VDG|active_area_s~feeder , VGA_inst|VDG|active_area_s~feeder, R3_PVP, 1
instance = comp, \VGA_inst|VDG|active_area_s , VGA_inst|VDG|active_area_s, R3_PVP, 1
instance = comp, \VGA_inst|VDG|vert_scaler~1 , VGA_inst|VDG|vert_scaler~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|vert_scaler~0 , VGA_inst|VDG|vert_scaler~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|vert_scaler~2 , VGA_inst|VDG|vert_scaler~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|vert_scaler[1] , VGA_inst|VDG|vert_scaler[1], R3_PVP, 1
instance = comp, \VGA_inst|VDG|vert_scaler~3 , VGA_inst|VDG|vert_scaler~3, R3_PVP, 1
instance = comp, \VGA_inst|VDG|vert_scaler~4 , VGA_inst|VDG|vert_scaler~4, R3_PVP, 1
instance = comp, \VGA_inst|VDG|vert_scaler[2] , VGA_inst|VDG|vert_scaler[2], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Equal12~0 , VGA_inst|VDG|Equal12~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|vert_scaler~5 , VGA_inst|VDG|vert_scaler~5, R3_PVP, 1
instance = comp, \VGA_inst|VDG|vert_scaler[0] , VGA_inst|VDG|vert_scaler[0], R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_row_count~0 , VGA_inst|VDG|next_row_count~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add5~0 , VGA_inst|VDG|Add5~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|row_count~9 , VGA_inst|VDG|row_count~9, R3_PVP, 1
instance = comp, \VGA_inst|VDG|cell_count~0 , VGA_inst|VDG|cell_count~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|row_count~1 , VGA_inst|VDG|row_count~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|row_count[0] , VGA_inst|VDG|row_count[0], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add5~2 , VGA_inst|VDG|Add5~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|row_count~2 , VGA_inst|VDG|row_count~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|row_count[1] , VGA_inst|VDG|row_count[1], R3_PVP, 1
instance = comp, \VGA_inst|VDG|row_count~0 , VGA_inst|VDG|row_count~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|cell_line~3 , VGA_inst|VDG|cell_line~3, R3_PVP, 1
instance = comp, \VGA_inst|VDG|cell_line[0] , VGA_inst|VDG|cell_line[0], R3_PVP, 1
instance = comp, \VGA_inst|VDG|cell_line~1 , VGA_inst|VDG|cell_line~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|cell_line[1] , VGA_inst|VDG|cell_line[1], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Equal15~0 , VGA_inst|VDG|Equal15~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|cell_line~0 , VGA_inst|VDG|cell_line~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|cell_line[3] , VGA_inst|VDG|cell_line[3], R3_PVP, 1
instance = comp, \VGA_inst|VDG|cell_line~2 , VGA_inst|VDG|cell_line~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|cell_line[2] , VGA_inst|VDG|cell_line[2], R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_cell_count~0 , VGA_inst|VDG|next_cell_count~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|cell_count~1 , VGA_inst|VDG|cell_count~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|cell_count[0] , VGA_inst|VDG|cell_count[0], R3_PVP, 1
instance = comp, \VGA_MS~2 , VGA_MS~2, R3_PVP, 1
instance = comp, \VGA_inst|VGA_mode~0 , VGA_inst|VGA_mode~0, R3_PVP, 1
instance = comp, \VGA_inst|VGA_mode , VGA_inst|VGA_mode, R3_PVP, 1
instance = comp, \VGA_inst|VDG|AG_s~feeder , VGA_inst|VDG|AG_s~feeder, R3_PVP, 1
instance = comp, \VGA_inst|VDG|DD_s[3]~0 , VGA_inst|VDG|DD_s[3]~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|AG_s , VGA_inst|VDG|AG_s, R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_DA[5]~0 , VGA_inst|VDG|next_DA[5]~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|DA[5] , VGA_inst|VDG|DA[5], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add5~4 , VGA_inst|VDG|Add5~4, R3_PVP, 1
instance = comp, \VGA_inst|VDG|row_count~3 , VGA_inst|VDG|row_count~3, R3_PVP, 1
instance = comp, \VGA_inst|VDG|row_count[2] , VGA_inst|VDG|row_count[2], R3_PVP, 1
instance = comp, \VGA_inst|VDG|cell_count~2 , VGA_inst|VDG|cell_count~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|cell_count~3 , VGA_inst|VDG|cell_count~3, R3_PVP, 1
instance = comp, \VGA_inst|VDG|cell_count[1] , VGA_inst|VDG|cell_count[1], R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_DA[6]~1 , VGA_inst|VDG|next_DA[6]~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|DA[6] , VGA_inst|VDG|DA[6], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add5~6 , VGA_inst|VDG|Add5~6, R3_PVP, 1
instance = comp, \VGA_inst|VDG|row_count~4 , VGA_inst|VDG|row_count~4, R3_PVP, 1
instance = comp, \VGA_inst|VDG|row_count[3] , VGA_inst|VDG|row_count[3], R3_PVP, 1
instance = comp, \VGA_inst|VDG|cell_count~4 , VGA_inst|VDG|cell_count~4, R3_PVP, 1
instance = comp, \VGA_inst|VDG|cell_count[2] , VGA_inst|VDG|cell_count[2], R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_DA[7]~2 , VGA_inst|VDG|next_DA[7]~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|DA[7] , VGA_inst|VDG|DA[7], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add5~8 , VGA_inst|VDG|Add5~8, R3_PVP, 1
instance = comp, \VGA_inst|VDG|row_count~5 , VGA_inst|VDG|row_count~5, R3_PVP, 1
instance = comp, \VGA_inst|VDG|row_count[4] , VGA_inst|VDG|row_count[4], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add6~0 , VGA_inst|VDG|Add6~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|cell_count~5 , VGA_inst|VDG|cell_count~5, R3_PVP, 1
instance = comp, \VGA_inst|VDG|cell_count[3] , VGA_inst|VDG|cell_count[3], R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_DA[8]~3 , VGA_inst|VDG|next_DA[8]~3, R3_PVP, 1
instance = comp, \VGA_inst|VDG|DA[8] , VGA_inst|VDG|DA[8], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add5~10 , VGA_inst|VDG|Add5~10, R3_PVP, 1
instance = comp, \VGA_inst|VDG|row_count~6 , VGA_inst|VDG|row_count~6, R3_PVP, 1
instance = comp, \VGA_inst|VDG|row_count[5] , VGA_inst|VDG|row_count[5], R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_DA[9]~4 , VGA_inst|VDG|next_DA[9]~4, R3_PVP, 1
instance = comp, \VGA_inst|VDG|DA[9] , VGA_inst|VDG|DA[9], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add5~12 , VGA_inst|VDG|Add5~12, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Equal14~0 , VGA_inst|VDG|Equal14~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Add5~14 , VGA_inst|VDG|Add5~14, R3_PVP, 1
instance = comp, \VGA_inst|VDG|row_count~8 , VGA_inst|VDG|row_count~8, R3_PVP, 1
instance = comp, \VGA_inst|VDG|row_count[7] , VGA_inst|VDG|row_count[7], R3_PVP, 1
instance = comp, \VGA_inst|VDG|Equal14~1 , VGA_inst|VDG|Equal14~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|row_count~7 , VGA_inst|VDG|row_count~7, R3_PVP, 1
instance = comp, \VGA_inst|VDG|row_count[6] , VGA_inst|VDG|row_count[6], R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_DA[10]~5 , VGA_inst|VDG|next_DA[10]~5, R3_PVP, 1
instance = comp, \VGA_inst|VDG|DA[10] , VGA_inst|VDG|DA[10], R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_DA[11]~6 , VGA_inst|VDG|next_DA[11]~6, R3_PVP, 1
instance = comp, \VGA_inst|VDG|DA[11] , VGA_inst|VDG|DA[11], R3_PVP, 1
instance = comp, \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 , VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4, R3_PVP, 1
instance = comp, \to_CPU_left[6]~12 , to_CPU_left[6]~12, R3_PVP, 1
instance = comp, \to_CPU_left[6]~15 , to_CPU_left[6]~15, R3_PVP, 1
instance = comp, \CPU_inst|IV_in[6] , CPU_inst|IV_in[6], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[8] , CPU_inst|decode_unit0|PC_I_field_reg[8], R3_PVP, 1
instance = comp, \CPU_inst|rotate_S01~0 , CPU_inst|rotate_S01~0, R3_PVP, 1
instance = comp, \CPU_inst|rotate_S01[0] , CPU_inst|rotate_S01[0], R3_PVP, 1
instance = comp, \d_cache_inst|Mux0~2 , d_cache_inst|Mux0~2, R3_PVP, 1
instance = comp, \d_cache_inst|Mux0~3 , d_cache_inst|Mux0~3, R3_PVP, 1
instance = comp, \d_cache_inst|Mux0~0 , d_cache_inst|Mux0~0, R3_PVP, 1
instance = comp, \d_cache_inst|Mux0~1 , d_cache_inst|Mux0~1, R3_PVP, 1
instance = comp, \CPU_inst|IV_in[7]~7 , CPU_inst|IV_in[7]~7, R3_PVP, 1
instance = comp, \timer_inst|Mux1~0 , timer_inst|Mux1~0, R3_PVP, 1
instance = comp, \timer_inst|Mux1~1 , timer_inst|Mux1~1, R3_PVP, 1
instance = comp, \timer_inst|to_cpu[7] , timer_inst|to_cpu[7], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_data~3 , serial_inst|UART_inst|rx_data~3, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_data[7] , serial_inst|UART_inst|rx_data[7], R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~23 , serial_inst|rx_queue|queue_mem~23, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~31 , serial_inst|rx_queue|queue_mem~31, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~7 , serial_inst|rx_queue|queue_mem~7, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~15 , serial_inst|rx_queue|queue_mem~15, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~74 , serial_inst|rx_queue|queue_mem~74, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~75 , serial_inst|rx_queue|queue_mem~75, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~47 , serial_inst|rx_queue|queue_mem~47, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~63 , serial_inst|rx_queue|queue_mem~63, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~39 , serial_inst|rx_queue|queue_mem~39, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~55 , serial_inst|rx_queue|queue_mem~55, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~72 , serial_inst|rx_queue|queue_mem~72, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~73 , serial_inst|rx_queue|queue_mem~73, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~76 , serial_inst|rx_queue|queue_mem~76, R3_PVP, 1
instance = comp, \serial_inst|to_CPU[7] , serial_inst|to_CPU[7], R3_PVP, 1
instance = comp, \to_CPU_left[7]~9 , to_CPU_left[7]~9, R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[0][7] , nes_joypad_inst|data_shift[0][7], R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[0][7] , nes_joypad_inst|joypad_buttons[0][7], R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[1][7]~feeder , nes_joypad_inst|data_shift[1][7]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|data_shift[1][7] , nes_joypad_inst|data_shift[1][7], R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[1][7]~feeder , nes_joypad_inst|joypad_buttons[1][7]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[1][7] , nes_joypad_inst|joypad_buttons[1][7], R3_PVP, 1
instance = comp, \nes_joypad_inst|to_cpu~2 , nes_joypad_inst|to_cpu~2, R3_PVP, 1
instance = comp, \nes_joypad_inst|to_cpu[7] , nes_joypad_inst|to_cpu[7], R3_PVP, 1
instance = comp, \m_from_jp[7] , m_from_jp[7], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~feeder , i2c_ri_inst|i2c_phy_inst|rx_frame[8]~feeder, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_frame[8] , i2c_ri_inst|i2c_phy_inst|rx_frame[8], R3_PVP, 1
instance = comp, \i2c_ri_inst|to_CPU~2 , i2c_ri_inst|to_CPU~2, R3_PVP, 1
instance = comp, \i2c_ri_inst|to_CPU[7] , i2c_ri_inst|to_CPU[7], R3_PVP, 1
instance = comp, \intcon_inst|prev_in~2 , intcon_inst|prev_in~2, R3_PVP, 1
instance = comp, \intcon_inst|prev_in[7] , intcon_inst|prev_in[7], R3_PVP, 1
instance = comp, \intcon_inst|status~4 , intcon_inst|status~4, R3_PVP, 1
instance = comp, \intcon_inst|status~5 , intcon_inst|status~5, R3_PVP, 1
instance = comp, \intcon_inst|status[7] , intcon_inst|status[7], R3_PVP, 1
instance = comp, \intcon_inst|control~2 , intcon_inst|control~2, R3_PVP, 1
instance = comp, \intcon_inst|control[7] , intcon_inst|control[7], R3_PVP, 1
instance = comp, \intcon_inst|to_cpu~3 , intcon_inst|to_cpu~3, R3_PVP, 1
instance = comp, \intcon_inst|to_cpu[7] , intcon_inst|to_cpu[7], R3_PVP, 1
instance = comp, \to_CPU_left[7]~10 , to_CPU_left[7]~10, R3_PVP, 1
instance = comp, \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 , VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_data~3 , keyboard_inst|ps2_host_inst|rx_data~3, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_data[7] , keyboard_inst|ps2_host_inst|rx_data[7], R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~7 , keyboard_inst|rx_queue|queue_mem~7, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~15 , keyboard_inst|rx_queue|queue_mem~15, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~74 , keyboard_inst|rx_queue|queue_mem~74, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~31 , keyboard_inst|rx_queue|queue_mem~31, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~23 , keyboard_inst|rx_queue|queue_mem~23, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~75 , keyboard_inst|rx_queue|queue_mem~75, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~55 , keyboard_inst|rx_queue|queue_mem~55, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~39 , keyboard_inst|rx_queue|queue_mem~39, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~72 , keyboard_inst|rx_queue|queue_mem~72, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~63 , keyboard_inst|rx_queue|queue_mem~63, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~47 , keyboard_inst|rx_queue|queue_mem~47, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~73 , keyboard_inst|rx_queue|queue_mem~73, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~76 , keyboard_inst|rx_queue|queue_mem~76, R3_PVP, 1
instance = comp, \keyboard_inst|to_CPU[7] , keyboard_inst|to_CPU[7], R3_PVP, 1
instance = comp, \to_CPU_left[7]~8 , to_CPU_left[7]~8, R3_PVP, 1
instance = comp, \to_CPU_left[7]~11 , to_CPU_left[7]~11, R3_PVP, 1
instance = comp, \CPU_inst|IV_in[7] , CPU_inst|IV_in[7], R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|Mux0~1 , CPU_inst|right_rotate1|Mux0~1, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|rotate_reg[4]~4 , CPU_inst|right_rotate1|rotate_reg[4]~4, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[0][1] , arbiter_inst|port2_from_mem[0][1], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[0][2] , arbiter_inst|port2_from_mem[0][2], R3_PVP, 1
instance = comp, \d_cache_inst|CPU_data_hold[2] , d_cache_inst|CPU_data_hold[2], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[0][3] , arbiter_inst|port2_from_mem[0][3], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[1][1] , arbiter_inst|port2_from_mem[1][1], R3_PVP, 1
instance = comp, \d_cache_inst|CPU_data_hold[1] , d_cache_inst|CPU_data_hold[1], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[1][2] , arbiter_inst|port2_from_mem[1][2], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[2][2] , arbiter_inst|port2_from_mem[2][2], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[2][3] , arbiter_inst|port2_from_mem[2][3], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[3][1] , arbiter_inst|port2_from_mem[3][1], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[3][2] , arbiter_inst|port2_from_mem[3][2], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[4][2] , arbiter_inst|port2_from_mem[4][2], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[4][3] , arbiter_inst|port2_from_mem[4][3], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[5][2] , arbiter_inst|port2_from_mem[5][2], R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[42]~144 , d_cache_inst|cache_d[42]~144, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[42]~208 , d_cache_inst|cache_d[42]~208, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[6][2] , arbiter_inst|port2_from_mem[6][2], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[7][2] , arbiter_inst|port2_from_mem[7][2], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[7][3] , arbiter_inst|port2_from_mem[7][3], R3_PVP, 1
instance = comp, \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1 , d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a1, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[59]~155 , d_cache_inst|cache_d[59]~155, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[59]~219 , d_cache_inst|cache_d[59]~219, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[58]~147 , d_cache_inst|cache_d[58]~147, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[58]~211 , d_cache_inst|cache_d[58]~211, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[51]~153 , d_cache_inst|cache_d[51]~153, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[6][3] , arbiter_inst|port2_from_mem[6][3], R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[51]~217 , d_cache_inst|cache_d[51]~217, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[50]~145 , d_cache_inst|cache_d[50]~145, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[50]~209 , d_cache_inst|cache_d[50]~209, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[43]~152 , d_cache_inst|cache_d[43]~152, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[5][3] , arbiter_inst|port2_from_mem[5][3], R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[43]~216 , d_cache_inst|cache_d[43]~216, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[35]~154 , d_cache_inst|cache_d[35]~154, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[35]~218 , d_cache_inst|cache_d[35]~218, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[34]~146 , d_cache_inst|cache_d[34]~146, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[34]~210 , d_cache_inst|cache_d[34]~210, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[26]~151 , d_cache_inst|cache_d[26]~151, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[26]~215 , d_cache_inst|cache_d[26]~215, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[25]~143 , d_cache_inst|cache_d[25]~143, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[25]~207 , d_cache_inst|cache_d[25]~207, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[19]~156 , d_cache_inst|cache_d[19]~156, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[19]~220 , d_cache_inst|cache_d[19]~220, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[18]~148 , d_cache_inst|cache_d[18]~148, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[18]~212 , d_cache_inst|cache_d[18]~212, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[11]~157 , d_cache_inst|cache_d[11]~157, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[1][3] , arbiter_inst|port2_from_mem[1][3], R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[11]~221 , d_cache_inst|cache_d[11]~221, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[10]~149 , d_cache_inst|cache_d[10]~149, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[10]~213 , d_cache_inst|cache_d[10]~213, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[9]~141 , d_cache_inst|cache_d[9]~141, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[9]~205 , d_cache_inst|cache_d[9]~205, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[3]~158 , d_cache_inst|cache_d[3]~158, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[3]~222 , d_cache_inst|cache_d[3]~222, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[2]~150 , d_cache_inst|cache_d[2]~150, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[2]~214 , d_cache_inst|cache_d[2]~214, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[1]~142 , d_cache_inst|cache_d[1]~142, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[1]~206 , d_cache_inst|cache_d[1]~206, R3_PVP, 1
instance = comp, \d_cache_inst|Mux5~2 , d_cache_inst|Mux5~2, R3_PVP, 1
instance = comp, \d_cache_inst|Mux5~3 , d_cache_inst|Mux5~3, R3_PVP, 1
instance = comp, \d_cache_inst|Mux5~0 , d_cache_inst|Mux5~0, R3_PVP, 1
instance = comp, \d_cache_inst|Mux5~1 , d_cache_inst|Mux5~1, R3_PVP, 1
instance = comp, \CPU_inst|IV_in[2]~2 , CPU_inst|IV_in[2]~2, R3_PVP, 1
instance = comp, \timer_inst|Mux6~0 , timer_inst|Mux6~0, R3_PVP, 1
instance = comp, \timer_inst|Mux6~1 , timer_inst|Mux6~1, R3_PVP, 1
instance = comp, \timer_inst|to_cpu[2] , timer_inst|to_cpu[2], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_data~8 , serial_inst|UART_inst|rx_data~8, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_data[2] , serial_inst|UART_inst|rx_data[2], R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~34 , serial_inst|rx_queue|queue_mem~34, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~50 , serial_inst|rx_queue|queue_mem~50, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~97 , serial_inst|rx_queue|queue_mem~97, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~58 , serial_inst|rx_queue|queue_mem~58, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~42 , serial_inst|rx_queue|queue_mem~42, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~98 , serial_inst|rx_queue|queue_mem~98, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~2 , serial_inst|rx_queue|queue_mem~2, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~10 , serial_inst|rx_queue|queue_mem~10, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~95 , serial_inst|rx_queue|queue_mem~95, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~26 , serial_inst|rx_queue|queue_mem~26, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~18 , serial_inst|rx_queue|queue_mem~18, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~96 , serial_inst|rx_queue|queue_mem~96, R3_PVP, 1
instance = comp, \serial_inst|to_CPU[2]~2 , serial_inst|to_CPU[2]~2, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|Add1~2 , serial_inst|tx_queue|Add1~2, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Add1~0 , serial_inst|UART_inst|Add1~0, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Equal0~0 , serial_inst|UART_inst|Equal0~0, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer~1 , serial_inst|UART_inst|tx_timer~1, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer[0]~feeder , serial_inst|UART_inst|tx_timer[0]~feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_req , serial_inst|tx_req, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|prev_tx_req~feeder , serial_inst|UART_inst|prev_tx_req~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|prev_tx_req , serial_inst|UART_inst|prev_tx_req, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_active~0 , serial_inst|UART_inst|tx_active~0, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_active , serial_inst|UART_inst|tx_active, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer[0] , serial_inst|UART_inst|tx_timer[0], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Add1~2 , serial_inst|UART_inst|Add1~2, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer~0 , serial_inst|UART_inst|tx_timer~0, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer[1]~feeder , serial_inst|UART_inst|tx_timer[1]~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer[1] , serial_inst|UART_inst|tx_timer[1], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Add1~4 , serial_inst|UART_inst|Add1~4, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer[2] , serial_inst|UART_inst|tx_timer[2], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Add1~6 , serial_inst|UART_inst|Add1~6, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer[3] , serial_inst|UART_inst|tx_timer[3], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Add1~8 , serial_inst|UART_inst|Add1~8, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer~3 , serial_inst|UART_inst|tx_timer~3, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer[4]~feeder , serial_inst|UART_inst|tx_timer[4]~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer[4] , serial_inst|UART_inst|tx_timer[4], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Add1~10 , serial_inst|UART_inst|Add1~10, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer~4 , serial_inst|UART_inst|tx_timer~4, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer[5]~feeder , serial_inst|UART_inst|tx_timer[5]~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer[5] , serial_inst|UART_inst|tx_timer[5], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Add1~12 , serial_inst|UART_inst|Add1~12, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer[6] , serial_inst|UART_inst|tx_timer[6], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Add1~14 , serial_inst|UART_inst|Add1~14, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer~5 , serial_inst|UART_inst|tx_timer~5, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer[7]~feeder , serial_inst|UART_inst|tx_timer[7]~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer[7] , serial_inst|UART_inst|tx_timer[7], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Equal0~1 , serial_inst|UART_inst|Equal0~1, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Add1~16 , serial_inst|UART_inst|Add1~16, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer~2 , serial_inst|UART_inst|tx_timer~2, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_timer[8] , serial_inst|UART_inst|tx_timer[8], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|Equal0~2 , serial_inst|UART_inst|Equal0~2, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~47feeder , serial_inst|tx_queue|queue_mem~47feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|write_addr~1 , serial_inst|tx_queue|write_addr~1, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|write_addr[0] , serial_inst|tx_queue|write_addr[0], R3_PVP, 1
instance = comp, \serial_inst|tx_queue|Add0~2 , serial_inst|tx_queue|Add0~2, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|write_addr~0 , serial_inst|tx_queue|write_addr~0, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|write_addr[1] , serial_inst|tx_queue|write_addr[1], R3_PVP, 1
instance = comp, \serial_inst|tx_queue|Add0~1 , serial_inst|tx_queue|Add0~1, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|write_addr[2] , serial_inst|tx_queue|write_addr[2], R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~96 , serial_inst|tx_queue|queue_mem~96, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~97 , serial_inst|tx_queue|queue_mem~97, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~47 , serial_inst|tx_queue|queue_mem~47, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~101 , serial_inst|tx_queue|queue_mem~101, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~63 , serial_inst|tx_queue|queue_mem~63, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~55feeder , serial_inst|tx_queue|queue_mem~55feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~98 , serial_inst|tx_queue|queue_mem~98, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~99 , serial_inst|tx_queue|queue_mem~99, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~55 , serial_inst|tx_queue|queue_mem~55, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~100 , serial_inst|tx_queue|queue_mem~100, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~39 , serial_inst|tx_queue|queue_mem~39, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~92 , serial_inst|tx_queue|queue_mem~92, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~93 , serial_inst|tx_queue|queue_mem~93, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~15feeder , serial_inst|tx_queue|queue_mem~15feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~103 , serial_inst|tx_queue|queue_mem~103, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~15 , serial_inst|tx_queue|queue_mem~15, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~104 , serial_inst|tx_queue|queue_mem~104, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~7 , serial_inst|tx_queue|queue_mem~7, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~94 , serial_inst|tx_queue|queue_mem~94, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~105 , serial_inst|tx_queue|queue_mem~105, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~31 , serial_inst|tx_queue|queue_mem~31, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~23feeder , serial_inst|tx_queue|queue_mem~23feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~102 , serial_inst|tx_queue|queue_mem~102, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~23 , serial_inst|tx_queue|queue_mem~23, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~95 , serial_inst|tx_queue|queue_mem~95, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~25 , serial_inst|UART_inst|tx_frame~25, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|always0~3 , serial_inst|UART_inst|always0~3, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[9]~5 , serial_inst|UART_inst|tx_frame[9]~5, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[9]~6 , serial_inst|UART_inst|tx_frame[9]~6, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[9] , serial_inst|UART_inst|tx_frame[9], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~26 , serial_inst|UART_inst|tx_frame~26, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~27 , serial_inst|UART_inst|tx_frame~27, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[8]~feeder , serial_inst|UART_inst|tx_frame[8]~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[8] , serial_inst|UART_inst|tx_frame[8], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~23 , serial_inst|UART_inst|tx_frame~23, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~46feeder , serial_inst|tx_queue|queue_mem~46feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~46 , serial_inst|tx_queue|queue_mem~46, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~62 , serial_inst|tx_queue|queue_mem~62, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~54feeder , serial_inst|tx_queue|queue_mem~54feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~54 , serial_inst|tx_queue|queue_mem~54, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~38 , serial_inst|tx_queue|queue_mem~38, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~88 , serial_inst|tx_queue|queue_mem~88, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~89 , serial_inst|tx_queue|queue_mem~89, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~22feeder , serial_inst|tx_queue|queue_mem~22feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~22 , serial_inst|tx_queue|queue_mem~22, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~30 , serial_inst|tx_queue|queue_mem~30, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~14feeder , serial_inst|tx_queue|queue_mem~14feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~14 , serial_inst|tx_queue|queue_mem~14, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~6 , serial_inst|tx_queue|queue_mem~6, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~90 , serial_inst|tx_queue|queue_mem~90, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~91 , serial_inst|tx_queue|queue_mem~91, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~22 , serial_inst|UART_inst|tx_frame~22, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~24 , serial_inst|UART_inst|tx_frame~24, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[7]~feeder , serial_inst|UART_inst|tx_frame[7]~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[7] , serial_inst|UART_inst|tx_frame[7], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~20 , serial_inst|UART_inst|tx_frame~20, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~21feeder , serial_inst|tx_queue|queue_mem~21feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~21 , serial_inst|tx_queue|queue_mem~21, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~29 , serial_inst|tx_queue|queue_mem~29, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~13feeder , serial_inst|tx_queue|queue_mem~13feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~13 , serial_inst|tx_queue|queue_mem~13, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~5 , serial_inst|tx_queue|queue_mem~5, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~86 , serial_inst|tx_queue|queue_mem~86, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~87 , serial_inst|tx_queue|queue_mem~87, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~53feeder , serial_inst|tx_queue|queue_mem~53feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~53 , serial_inst|tx_queue|queue_mem~53, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~37 , serial_inst|tx_queue|queue_mem~37, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~84 , serial_inst|tx_queue|queue_mem~84, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~61 , serial_inst|tx_queue|queue_mem~61, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~45feeder , serial_inst|tx_queue|queue_mem~45feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~45 , serial_inst|tx_queue|queue_mem~45, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~85 , serial_inst|tx_queue|queue_mem~85, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~19 , serial_inst|UART_inst|tx_frame~19, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~21 , serial_inst|UART_inst|tx_frame~21, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[6]~feeder , serial_inst|UART_inst|tx_frame[6]~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[6] , serial_inst|UART_inst|tx_frame[6], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~17 , serial_inst|UART_inst|tx_frame~17, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~20feeder , serial_inst|tx_queue|queue_mem~20feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~20 , serial_inst|tx_queue|queue_mem~20, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~28 , serial_inst|tx_queue|queue_mem~28, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~12feeder , serial_inst|tx_queue|queue_mem~12feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~12 , serial_inst|tx_queue|queue_mem~12, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~4 , serial_inst|tx_queue|queue_mem~4, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~82 , serial_inst|tx_queue|queue_mem~82, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~83 , serial_inst|tx_queue|queue_mem~83, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~44feeder , serial_inst|tx_queue|queue_mem~44feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~44 , serial_inst|tx_queue|queue_mem~44, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~52feeder , serial_inst|tx_queue|queue_mem~52feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~52 , serial_inst|tx_queue|queue_mem~52, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~36 , serial_inst|tx_queue|queue_mem~36, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~80 , serial_inst|tx_queue|queue_mem~80, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~60 , serial_inst|tx_queue|queue_mem~60, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~81 , serial_inst|tx_queue|queue_mem~81, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~16 , serial_inst|UART_inst|tx_frame~16, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~18 , serial_inst|UART_inst|tx_frame~18, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[5]~feeder , serial_inst|UART_inst|tx_frame[5]~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[5] , serial_inst|UART_inst|tx_frame[5], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~14 , serial_inst|UART_inst|tx_frame~14, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~51feeder , serial_inst|tx_queue|queue_mem~51feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~51 , serial_inst|tx_queue|queue_mem~51, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~35 , serial_inst|tx_queue|queue_mem~35, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~76 , serial_inst|tx_queue|queue_mem~76, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~59 , serial_inst|tx_queue|queue_mem~59, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~43feeder , serial_inst|tx_queue|queue_mem~43feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~43 , serial_inst|tx_queue|queue_mem~43, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~77 , serial_inst|tx_queue|queue_mem~77, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~11feeder , serial_inst|tx_queue|queue_mem~11feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~11 , serial_inst|tx_queue|queue_mem~11, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~3 , serial_inst|tx_queue|queue_mem~3, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~78 , serial_inst|tx_queue|queue_mem~78, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~27 , serial_inst|tx_queue|queue_mem~27, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~19 , serial_inst|tx_queue|queue_mem~19, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~79 , serial_inst|tx_queue|queue_mem~79, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~13 , serial_inst|UART_inst|tx_frame~13, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~15 , serial_inst|UART_inst|tx_frame~15, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[4]~feeder , serial_inst|UART_inst|tx_frame[4]~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[4] , serial_inst|UART_inst|tx_frame[4], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|always0~1 , serial_inst|UART_inst|always0~1, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~11 , serial_inst|UART_inst|tx_frame~11, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~42feeder , serial_inst|tx_queue|queue_mem~42feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~42 , serial_inst|tx_queue|queue_mem~42, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~58 , serial_inst|tx_queue|queue_mem~58, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~50feeder , serial_inst|tx_queue|queue_mem~50feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~50 , serial_inst|tx_queue|queue_mem~50, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~34 , serial_inst|tx_queue|queue_mem~34, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~72 , serial_inst|tx_queue|queue_mem~72, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~73 , serial_inst|tx_queue|queue_mem~73, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~18 , serial_inst|tx_queue|queue_mem~18, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~26 , serial_inst|tx_queue|queue_mem~26, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~2 , serial_inst|tx_queue|queue_mem~2, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~10feeder , serial_inst|tx_queue|queue_mem~10feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~10 , serial_inst|tx_queue|queue_mem~10, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~74 , serial_inst|tx_queue|queue_mem~74, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~75 , serial_inst|tx_queue|queue_mem~75, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~10 , serial_inst|UART_inst|tx_frame~10, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~12 , serial_inst|UART_inst|tx_frame~12, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[3]~feeder , serial_inst|UART_inst|tx_frame[3]~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[3] , serial_inst|UART_inst|tx_frame[3], R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~40 , serial_inst|tx_queue|queue_mem~40, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~56 , serial_inst|tx_queue|queue_mem~56, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~48feeder , serial_inst|tx_queue|queue_mem~48feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~48 , serial_inst|tx_queue|queue_mem~48, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~32 , serial_inst|tx_queue|queue_mem~32, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~64 , serial_inst|tx_queue|queue_mem~64, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~65 , serial_inst|tx_queue|queue_mem~65, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~16 , serial_inst|tx_queue|queue_mem~16, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~24 , serial_inst|tx_queue|queue_mem~24, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~0 , serial_inst|tx_queue|queue_mem~0, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~8feeder , serial_inst|tx_queue|queue_mem~8feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~8 , serial_inst|tx_queue|queue_mem~8, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~66 , serial_inst|tx_queue|queue_mem~66, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~67 , serial_inst|tx_queue|queue_mem~67, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~2 , serial_inst|UART_inst|tx_frame~2, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~49feeder , serial_inst|tx_queue|queue_mem~49feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~49 , serial_inst|tx_queue|queue_mem~49, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~33 , serial_inst|tx_queue|queue_mem~33, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~68 , serial_inst|tx_queue|queue_mem~68, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~57 , serial_inst|tx_queue|queue_mem~57, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~41feeder , serial_inst|tx_queue|queue_mem~41feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~41 , serial_inst|tx_queue|queue_mem~41, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~69 , serial_inst|tx_queue|queue_mem~69, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~9feeder , serial_inst|tx_queue|queue_mem~9feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~9 , serial_inst|tx_queue|queue_mem~9, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~1 , serial_inst|tx_queue|queue_mem~1, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~70 , serial_inst|tx_queue|queue_mem~70, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~25 , serial_inst|tx_queue|queue_mem~25, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~17feeder , serial_inst|tx_queue|queue_mem~17feeder, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~17 , serial_inst|tx_queue|queue_mem~17, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|queue_mem~71 , serial_inst|tx_queue|queue_mem~71, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~7 , serial_inst|UART_inst|tx_frame~7, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~8 , serial_inst|UART_inst|tx_frame~8, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~9 , serial_inst|UART_inst|tx_frame~9, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[2]~feeder , serial_inst|UART_inst|tx_frame[2]~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[2] , serial_inst|UART_inst|tx_frame[2], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~3 , serial_inst|UART_inst|tx_frame~3, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~4 , serial_inst|UART_inst|tx_frame~4, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[1]~feeder , serial_inst|UART_inst|tx_frame[1]~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[1] , serial_inst|UART_inst|tx_frame[1], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|always0~0 , serial_inst|UART_inst|always0~0, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|always0~2 , serial_inst|UART_inst|always0~2, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_ready~0 , serial_inst|UART_inst|tx_ready~0, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_ready , serial_inst|UART_inst|tx_ready, R3_PVP, 1
instance = comp, \serial_inst|tx_active~0 , serial_inst|tx_active~0, R3_PVP, 1
instance = comp, \serial_inst|tx_active , serial_inst|tx_active, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|read_addr~1 , serial_inst|tx_queue|read_addr~1, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|read_addr[1] , serial_inst|tx_queue|read_addr[1], R3_PVP, 1
instance = comp, \serial_inst|tx_queue|empty~0 , serial_inst|tx_queue|empty~0, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|Add1~0 , serial_inst|tx_queue|Add1~0, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|read_addr[3]~0 , serial_inst|tx_queue|read_addr[3]~0, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|read_addr[3] , serial_inst|tx_queue|read_addr[3], R3_PVP, 1
instance = comp, \serial_inst|tx_queue|Add0~0 , serial_inst|tx_queue|Add0~0, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|write_addr[3] , serial_inst|tx_queue|write_addr[3], R3_PVP, 1
instance = comp, \serial_inst|tx_queue|full~0 , serial_inst|tx_queue|full~0, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|empty~1 , serial_inst|tx_queue|empty~1, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|read_addr~2 , serial_inst|tx_queue|read_addr~2, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|read_addr[0] , serial_inst|tx_queue|read_addr[0], R3_PVP, 1
instance = comp, \serial_inst|tx_queue|Add1~1 , serial_inst|tx_queue|Add1~1, R3_PVP, 1
instance = comp, \serial_inst|tx_queue|read_addr[2] , serial_inst|tx_queue|read_addr[2], R3_PVP, 1
instance = comp, \serial_inst|tx_queue|full , serial_inst|tx_queue|full, R3_PVP, 1
instance = comp, \serial_inst|to_CPU[2] , serial_inst|to_CPU[2], R3_PVP, 1
instance = comp, \to_CPU_left[2]~29 , to_CPU_left[2]~29, R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[0][2] , nes_joypad_inst|joypad_buttons[0][2], R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[1][2]~feeder , nes_joypad_inst|joypad_buttons[1][2]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[1][2] , nes_joypad_inst|joypad_buttons[1][2], R3_PVP, 1
instance = comp, \nes_joypad_inst|to_cpu~7 , nes_joypad_inst|to_cpu~7, R3_PVP, 1
instance = comp, \nes_joypad_inst|to_cpu[2] , nes_joypad_inst|to_cpu[2], R3_PVP, 1
instance = comp, \m_from_jp[2] , m_from_jp[2], R3_PVP, 1
instance = comp, \i2c_ri_inst|to_CPU~7 , i2c_ri_inst|to_CPU~7, R3_PVP, 1
instance = comp, \i2c_ri_inst|to_CPU[2] , i2c_ri_inst|to_CPU[2], R3_PVP, 1
instance = comp, \intcon_inst|control~5 , intcon_inst|control~5, R3_PVP, 1
instance = comp, \intcon_inst|control[2] , intcon_inst|control[2], R3_PVP, 1
instance = comp, \VGA_inst|VDG|always1~2 , VGA_inst|VDG|always1~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|always1~3 , VGA_inst|VDG|always1~3, R3_PVP, 1
instance = comp, \VGA_inst|VDG|VSYNC , VGA_inst|VDG|VSYNC, R3_PVP, 1
instance = comp, \intcon_inst|prev_in~4 , intcon_inst|prev_in~4, R3_PVP, 1
instance = comp, \intcon_inst|prev_in[2] , intcon_inst|prev_in[2], R3_PVP, 1
instance = comp, \intcon_inst|status~8 , intcon_inst|status~8, R3_PVP, 1
instance = comp, \intcon_inst|status~9 , intcon_inst|status~9, R3_PVP, 1
instance = comp, \intcon_inst|status[2] , intcon_inst|status[2], R3_PVP, 1
instance = comp, \intcon_inst|to_cpu~8 , intcon_inst|to_cpu~8, R3_PVP, 1
instance = comp, \intcon_inst|to_cpu[2] , intcon_inst|to_cpu[2], R3_PVP, 1
instance = comp, \to_CPU_left[2]~30 , to_CPU_left[2]~30, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_data~8 , keyboard_inst|ps2_host_inst|rx_data~8, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_data[2] , keyboard_inst|ps2_host_inst|rx_data[2], R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~18 , keyboard_inst|rx_queue|queue_mem~18, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~26 , keyboard_inst|rx_queue|queue_mem~26, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~2 , keyboard_inst|rx_queue|queue_mem~2, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~10 , keyboard_inst|rx_queue|queue_mem~10, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~95 , keyboard_inst|rx_queue|queue_mem~95, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~96 , keyboard_inst|rx_queue|queue_mem~96, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~50 , keyboard_inst|rx_queue|queue_mem~50, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~34 , keyboard_inst|rx_queue|queue_mem~34, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~97 , keyboard_inst|rx_queue|queue_mem~97, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~58 , keyboard_inst|rx_queue|queue_mem~58, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~42 , keyboard_inst|rx_queue|queue_mem~42, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~98 , keyboard_inst|rx_queue|queue_mem~98, R3_PVP, 1
instance = comp, \keyboard_inst|to_CPU[2]~2 , keyboard_inst|to_CPU[2]~2, R3_PVP, 1
instance = comp, \keyboard_inst|tx_queue|full , keyboard_inst|tx_queue|full, R3_PVP, 1
instance = comp, \keyboard_inst|to_CPU[2] , keyboard_inst|to_CPU[2], R3_PVP, 1
instance = comp, \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 , VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2, R3_PVP, 1
instance = comp, \to_CPU_left[2]~28 , to_CPU_left[2]~28, R3_PVP, 1
instance = comp, \to_CPU_left[2]~31 , to_CPU_left[2]~31, R3_PVP, 1
instance = comp, \CPU_inst|IV_in[2] , CPU_inst|IV_in[2], R3_PVP, 1
instance = comp, \d_cache_inst|Mux4~2 , d_cache_inst|Mux4~2, R3_PVP, 1
instance = comp, \d_cache_inst|Mux4~3 , d_cache_inst|Mux4~3, R3_PVP, 1
instance = comp, \d_cache_inst|Mux4~0 , d_cache_inst|Mux4~0, R3_PVP, 1
instance = comp, \d_cache_inst|Mux4~1 , d_cache_inst|Mux4~1, R3_PVP, 1
instance = comp, \CPU_inst|IV_in[3]~3 , CPU_inst|IV_in[3]~3, R3_PVP, 1
instance = comp, \timer_inst|Mux5~0 , timer_inst|Mux5~0, R3_PVP, 1
instance = comp, \timer_inst|Mux5~1 , timer_inst|Mux5~1, R3_PVP, 1
instance = comp, \timer_inst|to_cpu[3] , timer_inst|to_cpu[3], R3_PVP, 1
instance = comp, \serial_inst|rx_queue|full~1 , serial_inst|rx_queue|full~1, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|Add1~2 , serial_inst|rx_queue|Add1~2, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|read_addr[3] , serial_inst|rx_queue|read_addr[3], R3_PVP, 1
instance = comp, \serial_inst|rx_queue|write_addr[3]~10 , serial_inst|rx_queue|write_addr[3]~10, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|write_addr[3] , serial_inst|rx_queue|write_addr[3], R3_PVP, 1
instance = comp, \serial_inst|rx_queue|full~0 , serial_inst|rx_queue|full~0, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|empty~0 , serial_inst|rx_queue|empty~0, R3_PVP, 1
instance = comp, \serial_inst|to_CPU[3]~feeder , serial_inst|to_CPU[3]~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_data~7 , serial_inst|UART_inst|rx_data~7, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_data[3] , serial_inst|UART_inst|rx_data[3], R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~19 , serial_inst|rx_queue|queue_mem~19, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~27 , serial_inst|rx_queue|queue_mem~27, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~3 , serial_inst|rx_queue|queue_mem~3, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~11 , serial_inst|rx_queue|queue_mem~11, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~92 , serial_inst|rx_queue|queue_mem~92, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~93 , serial_inst|rx_queue|queue_mem~93, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~43 , serial_inst|rx_queue|queue_mem~43, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~59 , serial_inst|rx_queue|queue_mem~59, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~51 , serial_inst|rx_queue|queue_mem~51, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~35 , serial_inst|rx_queue|queue_mem~35, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~90 , serial_inst|rx_queue|queue_mem~90, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~91 , serial_inst|rx_queue|queue_mem~91, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~94 , serial_inst|rx_queue|queue_mem~94, R3_PVP, 1
instance = comp, \serial_inst|to_CPU[3] , serial_inst|to_CPU[3], R3_PVP, 1
instance = comp, \to_CPU_left[3]~25 , to_CPU_left[3]~25, R3_PVP, 1
instance = comp, \i2c_ri_inst|to_CPU~6 , i2c_ri_inst|to_CPU~6, R3_PVP, 1
instance = comp, \i2c_ri_inst|to_CPU[3] , i2c_ri_inst|to_CPU[3], R3_PVP, 1
instance = comp, \intcon_inst|prev_in~5 , intcon_inst|prev_in~5, R3_PVP, 1
instance = comp, \intcon_inst|prev_in[3] , intcon_inst|prev_in[3], R3_PVP, 1
instance = comp, \intcon_inst|status~10 , intcon_inst|status~10, R3_PVP, 1
instance = comp, \intcon_inst|status~11 , intcon_inst|status~11, R3_PVP, 1
instance = comp, \intcon_inst|status[3] , intcon_inst|status[3], R3_PVP, 1
instance = comp, \intcon_inst|control~6 , intcon_inst|control~6, R3_PVP, 1
instance = comp, \intcon_inst|control[3] , intcon_inst|control[3], R3_PVP, 1
instance = comp, \intcon_inst|to_cpu~7 , intcon_inst|to_cpu~7, R3_PVP, 1
instance = comp, \intcon_inst|to_cpu[3] , intcon_inst|to_cpu[3], R3_PVP, 1
instance = comp, \to_CPU_left[3]~26 , to_CPU_left[3]~26, R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[1][3]~feeder , nes_joypad_inst|joypad_buttons[1][3]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[1][3] , nes_joypad_inst|joypad_buttons[1][3], R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[0][3] , nes_joypad_inst|joypad_buttons[0][3], R3_PVP, 1
instance = comp, \nes_joypad_inst|to_cpu~6 , nes_joypad_inst|to_cpu~6, R3_PVP, 1
instance = comp, \nes_joypad_inst|to_cpu[3] , nes_joypad_inst|to_cpu[3], R3_PVP, 1
instance = comp, \m_from_jp[3] , m_from_jp[3], R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|write_addr[3]~10 , keyboard_inst|rx_queue|write_addr[3]~10, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|write_addr[3] , keyboard_inst|rx_queue|write_addr[3], R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|Add1~2 , keyboard_inst|rx_queue|Add1~2, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|read_addr[3] , keyboard_inst|rx_queue|read_addr[3], R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|full~0 , keyboard_inst|rx_queue|full~0, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|full~1 , keyboard_inst|rx_queue|full~1, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|empty~0 , keyboard_inst|rx_queue|empty~0, R3_PVP, 1
instance = comp, \keyboard_inst|to_CPU[3]~feeder , keyboard_inst|to_CPU[3]~feeder, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_data~7 , keyboard_inst|ps2_host_inst|rx_data~7, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_data[3] , keyboard_inst|ps2_host_inst|rx_data[3], R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~19 , keyboard_inst|rx_queue|queue_mem~19, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~27 , keyboard_inst|rx_queue|queue_mem~27, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~11 , keyboard_inst|rx_queue|queue_mem~11, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~3 , keyboard_inst|rx_queue|queue_mem~3, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~92 , keyboard_inst|rx_queue|queue_mem~92, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~93 , keyboard_inst|rx_queue|queue_mem~93, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~43 , keyboard_inst|rx_queue|queue_mem~43, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~59 , keyboard_inst|rx_queue|queue_mem~59, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~51 , keyboard_inst|rx_queue|queue_mem~51, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~35 , keyboard_inst|rx_queue|queue_mem~35, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~90 , keyboard_inst|rx_queue|queue_mem~90, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~91 , keyboard_inst|rx_queue|queue_mem~91, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~94 , keyboard_inst|rx_queue|queue_mem~94, R3_PVP, 1
instance = comp, \keyboard_inst|to_CPU[3] , keyboard_inst|to_CPU[3], R3_PVP, 1
instance = comp, \to_CPU_left[3]~24 , to_CPU_left[3]~24, R3_PVP, 1
instance = comp, \to_CPU_left[3]~27 , to_CPU_left[3]~27, R3_PVP, 1
instance = comp, \CPU_inst|IV_in[3] , CPU_inst|IV_in[3], R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|Mux0~3 , CPU_inst|right_rotate1|Mux0~3, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|Mux0~2 , CPU_inst|right_rotate1|Mux0~2, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|rotate_reg[0]~0 , CPU_inst|right_rotate1|rotate_reg[0]~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[10]~feeder , CPU_inst|decode_unit0|PC_I_field_reg[10]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[10] , CPU_inst|decode_unit0|PC_I_field_reg[10], R3_PVP, 1
instance = comp, \CPU_inst|rotate_S01~2 , CPU_inst|rotate_S01~2, R3_PVP, 1
instance = comp, \CPU_inst|rotate_S01[2] , CPU_inst|rotate_S01[2], R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|rotate_reg[4] , CPU_inst|right_rotate1|rotate_reg[4], R3_PVP, 1
instance = comp, \CPU_inst|mask0|mask_reg~0 , CPU_inst|mask0|mask_reg~0, R3_PVP, 1
instance = comp, \CPU_inst|mask0|mask_reg[4] , CPU_inst|mask0|mask_reg[4], R3_PVP, 1
instance = comp, \CPU_inst|alu_a_mux_out[4]~0 , CPU_inst|alu_a_mux_out[4]~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[3] , CPU_inst|decode_unit0|PC_I_field_reg[3], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field1~1 , CPU_inst|alu_I_field1~1, R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field1[3] , CPU_inst|alu_I_field1[3], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field2~1 , CPU_inst|alu_I_field2~1, R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field2[3] , CPU_inst|alu_I_field2[3], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field3[3] , CPU_inst|alu_I_field3[3], R3_PVP, 1
instance = comp, \CPU_inst|alu_b_mux_out[3]~2 , CPU_inst|alu_b_mux_out[3]~2, R3_PVP, 1
instance = comp, \CPU_inst|alu_b_mux_out[3]~3 , CPU_inst|alu_b_mux_out[3]~3, R3_PVP, 1
instance = comp, \d_cache_inst|Mux2~0 , d_cache_inst|Mux2~0, R3_PVP, 1
instance = comp, \d_cache_inst|Mux2~1 , d_cache_inst|Mux2~1, R3_PVP, 1
instance = comp, \d_cache_inst|Mux2~2 , d_cache_inst|Mux2~2, R3_PVP, 1
instance = comp, \d_cache_inst|Mux2~3 , d_cache_inst|Mux2~3, R3_PVP, 1
instance = comp, \CPU_inst|IV_in[5]~5 , CPU_inst|IV_in[5]~5, R3_PVP, 1
instance = comp, \VGA_inst|VDG|always1~0 , VGA_inst|VDG|always1~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|always1~1 , VGA_inst|VDG|always1~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|HSYNC , VGA_inst|VDG|HSYNC, R3_PVP, 1
instance = comp, \timer_inst|Mux3~0 , timer_inst|Mux3~0, R3_PVP, 1
instance = comp, \timer_inst|Mux3~1 , timer_inst|Mux3~1, R3_PVP, 1
instance = comp, \timer_inst|to_cpu[5] , timer_inst|to_cpu[5], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_data~0 , serial_inst|UART_inst|rx_data~0, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_data[5] , serial_inst|UART_inst|rx_data[5], R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~37 , serial_inst|rx_queue|queue_mem~37, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~53 , serial_inst|rx_queue|queue_mem~53, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~66 , serial_inst|rx_queue|queue_mem~66, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~61 , serial_inst|rx_queue|queue_mem~61, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~45 , serial_inst|rx_queue|queue_mem~45, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~67 , serial_inst|rx_queue|queue_mem~67, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~5 , serial_inst|rx_queue|queue_mem~5, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~13 , serial_inst|rx_queue|queue_mem~13, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~64 , serial_inst|rx_queue|queue_mem~64, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~29 , serial_inst|rx_queue|queue_mem~29, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~21 , serial_inst|rx_queue|queue_mem~21, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~65 , serial_inst|rx_queue|queue_mem~65, R3_PVP, 1
instance = comp, \serial_inst|to_CPU[5]~4 , serial_inst|to_CPU[5]~4, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|full~2 , serial_inst|rx_queue|full~2, R3_PVP, 1
instance = comp, \serial_inst|to_CPU[5] , serial_inst|to_CPU[5], R3_PVP, 1
instance = comp, \to_CPU_left[5]~1 , to_CPU_left[5]~1, R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[0][5] , nes_joypad_inst|joypad_buttons[0][5], R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[1][5]~feeder , nes_joypad_inst|joypad_buttons[1][5]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[1][5] , nes_joypad_inst|joypad_buttons[1][5], R3_PVP, 1
instance = comp, \nes_joypad_inst|to_cpu~0 , nes_joypad_inst|to_cpu~0, R3_PVP, 1
instance = comp, \nes_joypad_inst|to_cpu[5] , nes_joypad_inst|to_cpu[5], R3_PVP, 1
instance = comp, \m_from_jp[5] , m_from_jp[5], R3_PVP, 1
instance = comp, \i2c_ri_inst|to_CPU~0 , i2c_ri_inst|to_CPU~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|to_CPU[5] , i2c_ri_inst|to_CPU[5], R3_PVP, 1
instance = comp, \intcon_inst|prev_in~7 , intcon_inst|prev_in~7, R3_PVP, 1
instance = comp, \intcon_inst|prev_in[5] , intcon_inst|prev_in[5], R3_PVP, 1
instance = comp, \intcon_inst|status~14 , intcon_inst|status~14, R3_PVP, 1
instance = comp, \intcon_inst|status~15 , intcon_inst|status~15, R3_PVP, 1
instance = comp, \intcon_inst|status[5] , intcon_inst|status[5], R3_PVP, 1
instance = comp, \intcon_inst|control~8 , intcon_inst|control~8, R3_PVP, 1
instance = comp, \intcon_inst|control[5] , intcon_inst|control[5], R3_PVP, 1
instance = comp, \intcon_inst|to_cpu~0 , intcon_inst|to_cpu~0, R3_PVP, 1
instance = comp, \intcon_inst|to_cpu[5] , intcon_inst|to_cpu[5], R3_PVP, 1
instance = comp, \to_CPU_left[5]~2 , to_CPU_left[5]~2, R3_PVP, 1
instance = comp, \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 , VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_data~0 , keyboard_inst|ps2_host_inst|rx_data~0, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_data[5] , keyboard_inst|ps2_host_inst|rx_data[5], R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~21 , keyboard_inst|rx_queue|queue_mem~21, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~29 , keyboard_inst|rx_queue|queue_mem~29, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~5 , keyboard_inst|rx_queue|queue_mem~5, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~13 , keyboard_inst|rx_queue|queue_mem~13, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~64 , keyboard_inst|rx_queue|queue_mem~64, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~65 , keyboard_inst|rx_queue|queue_mem~65, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~45 , keyboard_inst|rx_queue|queue_mem~45, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~61 , keyboard_inst|rx_queue|queue_mem~61, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~53 , keyboard_inst|rx_queue|queue_mem~53, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~37 , keyboard_inst|rx_queue|queue_mem~37, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~66 , keyboard_inst|rx_queue|queue_mem~66, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~67 , keyboard_inst|rx_queue|queue_mem~67, R3_PVP, 1
instance = comp, \keyboard_inst|to_CPU[5]~4 , keyboard_inst|to_CPU[5]~4, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|full~2 , keyboard_inst|rx_queue|full~2, R3_PVP, 1
instance = comp, \keyboard_inst|to_CPU[5] , keyboard_inst|to_CPU[5], R3_PVP, 1
instance = comp, \to_CPU_left[5]~0 , to_CPU_left[5]~0, R3_PVP, 1
instance = comp, \to_CPU_left[5]~3 , to_CPU_left[5]~3, R3_PVP, 1
instance = comp, \CPU_inst|IV_in[5] , CPU_inst|IV_in[5], R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|Mux0~5 , CPU_inst|right_rotate1|Mux0~5, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|Mux0~4 , CPU_inst|right_rotate1|Mux0~4, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|rotate_reg[3]~3 , CPU_inst|right_rotate1|rotate_reg[3]~3, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|rotate_reg[3] , CPU_inst|right_rotate1|rotate_reg[3], R3_PVP, 1
instance = comp, \CPU_inst|mask0|mask_reg~1 , CPU_inst|mask0|mask_reg~1, R3_PVP, 1
instance = comp, \CPU_inst|mask0|mask_reg[3] , CPU_inst|mask0|mask_reg[3], R3_PVP, 1
instance = comp, \CPU_inst|alu_a_mux_out[3]~1 , CPU_inst|alu_a_mux_out[3]~1, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|aux[2] , CPU_inst|reg_file0|aux[2], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[2]~feeder , CPU_inst|decode_unit0|PC_I_field_reg[2]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[2] , CPU_inst|decode_unit0|PC_I_field_reg[2], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field1~2 , CPU_inst|alu_I_field1~2, R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field1[2] , CPU_inst|alu_I_field1[2], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field2~2 , CPU_inst|alu_I_field2~2, R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field2[2] , CPU_inst|alu_I_field2[2], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field3[2] , CPU_inst|alu_I_field3[2], R3_PVP, 1
instance = comp, \CPU_inst|alu_b_mux_out[2]~4 , CPU_inst|alu_b_mux_out[2]~4, R3_PVP, 1
instance = comp, \CPU_inst|alu_b_mux_out[2]~5 , CPU_inst|alu_b_mux_out[2]~5, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~0 , CPU_inst|right_rotate0|Mux0~0, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_data[0]~13 , CPU_inst|reg_file0|a_data[0]~13, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~1 , CPU_inst|right_rotate0|Mux0~1, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r5[7]~feeder , CPU_inst|reg_file0|r5[7]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r5[7] , CPU_inst|reg_file0|r5[7], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r6[7] , CPU_inst|reg_file0|r6[7], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r4[7] , CPU_inst|reg_file0|r4[7], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux0~2 , CPU_inst|reg_file0|Mux0~2, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux0~3 , CPU_inst|reg_file0|Mux0~3, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r1[7] , CPU_inst|reg_file0|r1[7], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux0~4 , CPU_inst|reg_file0|Mux0~4, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r2[7] , CPU_inst|reg_file0|r2[7], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r3[7]~feeder , CPU_inst|reg_file0|r3[7]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r3[7] , CPU_inst|reg_file0|r3[7], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux0~5 , CPU_inst|reg_file0|Mux0~5, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux0~6 , CPU_inst|reg_file0|Mux0~6, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r15[7]~feeder , CPU_inst|reg_file0|r15[7]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r15[7] , CPU_inst|reg_file0|r15[7], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r14[7] , CPU_inst|reg_file0|r14[7], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux0~7 , CPU_inst|reg_file0|Mux0~7, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r16[7] , CPU_inst|reg_file0|r16[7], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux0~8 , CPU_inst|reg_file0|Mux0~8, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r13[7]~feeder , CPU_inst|reg_file0|r13[7]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r13[7] , CPU_inst|reg_file0|r13[7], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r11[7] , CPU_inst|reg_file0|r11[7], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux0~0 , CPU_inst|reg_file0|Mux0~0, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r12[7] , CPU_inst|reg_file0|r12[7], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux0~1 , CPU_inst|reg_file0|Mux0~1, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux0~9 , CPU_inst|reg_file0|Mux0~9, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_reg[7] , CPU_inst|reg_file0|a_reg[7], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_w_data[7]~feeder , CPU_inst|reg_file0|prev_w_data[7]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_w_data[7] , CPU_inst|reg_file0|prev_w_data[7], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_data[7]~4 , CPU_inst|reg_file0|a_data[7]~4, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_data[7]~5 , CPU_inst|reg_file0|a_data[7]~5, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~16 , CPU_inst|right_rotate0|Mux0~16, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|rotate_reg[2]~2 , CPU_inst|right_rotate0|rotate_reg[2]~2, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|rotate_reg[2] , CPU_inst|right_rotate0|rotate_reg[2], R3_PVP, 1
instance = comp, \CPU_inst|alu_a_mux_out[2]~2 , CPU_inst|alu_a_mux_out[2]~2, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|rotate_reg[1] , CPU_inst|right_rotate0|rotate_reg[1], R3_PVP, 1
instance = comp, \CPU_inst|alu_a_mux_out[1]~3 , CPU_inst|alu_a_mux_out[1]~3, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[1] , CPU_inst|decode_unit0|PC_I_field_reg[1], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field1~3 , CPU_inst|alu_I_field1~3, R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field1[1] , CPU_inst|alu_I_field1[1], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field2~3 , CPU_inst|alu_I_field2~3, R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field2[1] , CPU_inst|alu_I_field2[1], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field3[1] , CPU_inst|alu_I_field3[1], R3_PVP, 1
instance = comp, \CPU_inst|alu_b_mux_out[1]~6 , CPU_inst|alu_b_mux_out[1]~6, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|aux[1] , CPU_inst|reg_file0|aux[1], R3_PVP, 1
instance = comp, \CPU_inst|alu_b_mux_out[1]~7 , CPU_inst|alu_b_mux_out[1]~7, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[0]~feeder , CPU_inst|decode_unit0|PC_I_field_reg[0]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[0] , CPU_inst|decode_unit0|PC_I_field_reg[0], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field1~4 , CPU_inst|alu_I_field1~4, R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field1[0] , CPU_inst|alu_I_field1[0], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field2~4 , CPU_inst|alu_I_field2~4, R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field2[0] , CPU_inst|alu_I_field2[0], R3_PVP, 1
instance = comp, \CPU_inst|alu_I_field3[0] , CPU_inst|alu_I_field3[0], R3_PVP, 1
instance = comp, \CPU_inst|alu_b_mux_out[0]~8 , CPU_inst|alu_b_mux_out[0]~8, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|aux[0] , CPU_inst|reg_file0|aux[0], R3_PVP, 1
instance = comp, \CPU_inst|alu_b_mux_out[0]~9 , CPU_inst|alu_b_mux_out[0]~9, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|rotate_reg[0] , CPU_inst|right_rotate1|rotate_reg[0], R3_PVP, 1
instance = comp, \CPU_inst|mask0|mask_reg[0] , CPU_inst|mask0|mask_reg[0], R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~2 , CPU_inst|right_rotate0|Mux0~2, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|rotate_reg[0]~0 , CPU_inst|right_rotate0|rotate_reg[0]~0, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~5 , CPU_inst|right_rotate0|Mux0~5, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~6 , CPU_inst|right_rotate0|Mux0~6, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~8 , CPU_inst|right_rotate0|Mux0~8, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|rotate_reg[0] , CPU_inst|right_rotate0|rotate_reg[0], R3_PVP, 1
instance = comp, \CPU_inst|alu_a_mux_out[0]~4 , CPU_inst|alu_a_mux_out[0]~4, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|add_result[0]~0 , CPU_inst|ALU0|add_result[0]~0, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|add_result[1]~2 , CPU_inst|ALU0|add_result[1]~2, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|add_result[2]~4 , CPU_inst|ALU0|add_result[2]~4, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|add_result[3]~6 , CPU_inst|ALU0|add_result[3]~6, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|add_result[4]~8 , CPU_inst|ALU0|add_result[4]~8, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|add_result[5]~10 , CPU_inst|ALU0|add_result[5]~10, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|add_result[6]~12 , CPU_inst|ALU0|add_result[6]~12, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|alu_op_reg~1 , CPU_inst|decode_unit0|alu_op_reg~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|alu_op_reg[2] , CPU_inst|decode_unit0|alu_op_reg[2], R3_PVP, 1
instance = comp, \CPU_inst|alu_op1~1 , CPU_inst|alu_op1~1, R3_PVP, 1
instance = comp, \CPU_inst|alu_op1[2] , CPU_inst|alu_op1[2], R3_PVP, 1
instance = comp, \CPU_inst|alu_op2~1 , CPU_inst|alu_op2~1, R3_PVP, 1
instance = comp, \CPU_inst|alu_op2[2] , CPU_inst|alu_op2[2], R3_PVP, 1
instance = comp, \CPU_inst|alu_op3[2]~feeder , CPU_inst|alu_op3[2]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|alu_op3[2] , CPU_inst|alu_op3[2], R3_PVP, 1
instance = comp, \CPU_inst|ALU0|Mux1~0 , CPU_inst|ALU0|Mux1~0, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|Mux1~1 , CPU_inst|ALU0|Mux1~1, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg[6] , CPU_inst|ALU0|alu_reg[6], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r5[6]~feeder , CPU_inst|reg_file0|r5[6]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r5[6] , CPU_inst|reg_file0|r5[6], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r15[6]~feeder , CPU_inst|reg_file0|r15[6]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r15[6] , CPU_inst|reg_file0|r15[6], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r11[6]~feeder , CPU_inst|reg_file0|r11[6]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r11[6] , CPU_inst|reg_file0|r11[6], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r1[6] , CPU_inst|reg_file0|r1[6], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux1~0 , CPU_inst|reg_file0|Mux1~0, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux1~1 , CPU_inst|reg_file0|Mux1~1, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r13[6]~feeder , CPU_inst|reg_file0|r13[6]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r13[6] , CPU_inst|reg_file0|r13[6], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r3[6] , CPU_inst|reg_file0|r3[6], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux1~7 , CPU_inst|reg_file0|Mux1~7, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux1~8 , CPU_inst|reg_file0|Mux1~8, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r12[6] , CPU_inst|reg_file0|r12[6], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r16[6] , CPU_inst|reg_file0|r16[6], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r2[6] , CPU_inst|reg_file0|r2[6], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r6[6]~feeder , CPU_inst|reg_file0|r6[6]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r6[6] , CPU_inst|reg_file0|r6[6], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux1~2 , CPU_inst|reg_file0|Mux1~2, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux1~3 , CPU_inst|reg_file0|Mux1~3, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r14[6] , CPU_inst|reg_file0|r14[6], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r4[6] , CPU_inst|reg_file0|r4[6], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux1~4 , CPU_inst|reg_file0|Mux1~4, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux1~5 , CPU_inst|reg_file0|Mux1~5, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux1~6 , CPU_inst|reg_file0|Mux1~6, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux1~9 , CPU_inst|reg_file0|Mux1~9, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_reg[6] , CPU_inst|reg_file0|a_reg[6], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_w_data[6] , CPU_inst|reg_file0|prev_w_data[6], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_data[6]~6 , CPU_inst|reg_file0|a_data[6]~6, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_data[6]~7 , CPU_inst|reg_file0|a_data[6]~7, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~20 , CPU_inst|right_rotate0|Mux0~20, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|rotate_reg[1]~1 , CPU_inst|right_rotate0|rotate_reg[1]~1, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~24 , CPU_inst|right_rotate0|Mux0~24, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|rotate_reg[5] , CPU_inst|right_rotate0|rotate_reg[5], R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|rotate_reg[5]~5 , CPU_inst|right_rotate1|rotate_reg[5]~5, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|rotate_reg[5] , CPU_inst|right_rotate1|rotate_reg[5], R3_PVP, 1
instance = comp, \CPU_inst|mask0|mask_reg~4 , CPU_inst|mask0|mask_reg~4, R3_PVP, 1
instance = comp, \CPU_inst|mask0|mask_reg[5] , CPU_inst|mask0|mask_reg[5], R3_PVP, 1
instance = comp, \CPU_inst|alu_a_mux_out[5]~5 , CPU_inst|alu_a_mux_out[5]~5, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg~26 , CPU_inst|ALU0|alu_reg~26, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg~27 , CPU_inst|ALU0|alu_reg~27, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg[5]~5 , CPU_inst|ALU0|alu_reg[5]~5, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|Mux2~0 , CPU_inst|ALU0|Mux2~0, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|Mux2~1 , CPU_inst|ALU0|Mux2~1, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg[5] , CPU_inst|ALU0|alu_reg[5], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r5[5] , CPU_inst|reg_file0|r5[5], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r6[5]~feeder , CPU_inst|reg_file0|r6[5]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r6[5] , CPU_inst|reg_file0|r6[5], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r4[5] , CPU_inst|reg_file0|r4[5], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux2~2 , CPU_inst|reg_file0|Mux2~2, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux2~3 , CPU_inst|reg_file0|Mux2~3, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r3[5]~feeder , CPU_inst|reg_file0|r3[5]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r3[5] , CPU_inst|reg_file0|r3[5], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r2[5] , CPU_inst|reg_file0|r2[5], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r1[5] , CPU_inst|reg_file0|r1[5], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux2~4 , CPU_inst|reg_file0|Mux2~4, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux2~5 , CPU_inst|reg_file0|Mux2~5, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux2~6 , CPU_inst|reg_file0|Mux2~6, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r16[5] , CPU_inst|reg_file0|r16[5], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r14[5] , CPU_inst|reg_file0|r14[5], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r15[5]~feeder , CPU_inst|reg_file0|r15[5]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r15[5] , CPU_inst|reg_file0|r15[5], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux2~7 , CPU_inst|reg_file0|Mux2~7, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux2~8 , CPU_inst|reg_file0|Mux2~8, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r13[5]~feeder , CPU_inst|reg_file0|r13[5]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r13[5] , CPU_inst|reg_file0|r13[5], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r11[5] , CPU_inst|reg_file0|r11[5], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux2~0 , CPU_inst|reg_file0|Mux2~0, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r12[5] , CPU_inst|reg_file0|r12[5], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux2~1 , CPU_inst|reg_file0|Mux2~1, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux2~9 , CPU_inst|reg_file0|Mux2~9, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_reg[5] , CPU_inst|reg_file0|a_reg[5], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_w_data[5] , CPU_inst|reg_file0|prev_w_data[5], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_data[5]~8 , CPU_inst|reg_file0|a_data[5]~8, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_data[5]~9 , CPU_inst|reg_file0|a_data[5]~9, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~18 , CPU_inst|right_rotate0|Mux0~18, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~19 , CPU_inst|right_rotate0|Mux0~19, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~25 , CPU_inst|right_rotate0|Mux0~25, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|rotate_reg[6] , CPU_inst|right_rotate0|rotate_reg[6], R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|rotate_reg[6]~6 , CPU_inst|right_rotate1|rotate_reg[6]~6, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|rotate_reg[6] , CPU_inst|right_rotate1|rotate_reg[6], R3_PVP, 1
instance = comp, \CPU_inst|mask0|mask_reg~5 , CPU_inst|mask0|mask_reg~5, R3_PVP, 1
instance = comp, \CPU_inst|mask0|mask_reg[6] , CPU_inst|mask0|mask_reg[6], R3_PVP, 1
instance = comp, \CPU_inst|alu_a_mux_out[6]~6 , CPU_inst|alu_a_mux_out[6]~6, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|add_result[7]~14 , CPU_inst|ALU0|add_result[7]~14, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|Add0~0 , CPU_inst|ALU0|Add0~0, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|OVF_reg~0 , CPU_inst|ALU0|OVF_reg~0, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|OVF_reg~1 , CPU_inst|ALU0|OVF_reg~1, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|OVF_reg , CPU_inst|ALU0|OVF_reg, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~10 , CPU_inst|right_rotate0|Mux0~10, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~11 , CPU_inst|right_rotate0|Mux0~11, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~12 , CPU_inst|right_rotate0|Mux0~12, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|rotate_reg[3]~3 , CPU_inst|right_rotate0|rotate_reg[3]~3, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~13 , CPU_inst|right_rotate0|Mux0~13, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~14 , CPU_inst|right_rotate0|Mux0~14, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~15 , CPU_inst|right_rotate0|Mux0~15, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|rotate_reg[3] , CPU_inst|right_rotate0|rotate_reg[3], R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg~37 , CPU_inst|ALU0|alu_reg~37, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg~36 , CPU_inst|ALU0|alu_reg~36, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg[3]~3 , CPU_inst|ALU0|alu_reg[3]~3, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|Mux4~0 , CPU_inst|ALU0|Mux4~0, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|Mux4~1 , CPU_inst|ALU0|Mux4~1, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg[3] , CPU_inst|ALU0|alu_reg[3], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivr_reg[3] , CPU_inst|reg_file0|ivr_reg[3], R3_PVP, 1
instance = comp, \d_cache_inst|cache_address[0]~0 , d_cache_inst|cache_address[0]~0, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[1][0] , arbiter_inst|port2_from_mem[1][0], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[2][0] , arbiter_inst|port2_from_mem[2][0], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[2][1] , arbiter_inst|port2_from_mem[2][1], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[3][0] , arbiter_inst|port2_from_mem[3][0], R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[24]~135 , d_cache_inst|cache_d[24]~135, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[24]~199 , d_cache_inst|cache_d[24]~199, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[4][0] , arbiter_inst|port2_from_mem[4][0], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[4][1] , arbiter_inst|port2_from_mem[4][1], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[5][0] , arbiter_inst|port2_from_mem[5][0], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[6][0] , arbiter_inst|port2_from_mem[6][0], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[6][1] , arbiter_inst|port2_from_mem[6][1], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[7][0] , arbiter_inst|port2_from_mem[7][0], R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[7][1] , arbiter_inst|port2_from_mem[7][1], R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[57]~139 , d_cache_inst|cache_d[57]~139, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[57]~203 , d_cache_inst|cache_d[57]~203, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~3 , d_cache_inst|CPU_address_hold~3, R3_PVP, 1
instance = comp, \d_cache_inst|Add0~18 , d_cache_inst|Add0~18, R3_PVP, 1
instance = comp, \d_cache_inst|WideAnd0~0 , d_cache_inst|WideAnd0~0, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~4 , d_cache_inst|CPU_address_hold~4, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~5 , d_cache_inst|CPU_address_hold~5, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold[12] , d_cache_inst|CPU_address_hold[12], R3_PVP, 1
instance = comp, \d_cache_inst|Add0~20 , d_cache_inst|Add0~20, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~7 , d_cache_inst|CPU_address_hold~7, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~8 , d_cache_inst|CPU_address_hold~8, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold[13] , d_cache_inst|CPU_address_hold[13], R3_PVP, 1
instance = comp, \d_cache_inst|Add0~22 , d_cache_inst|Add0~22, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~10 , d_cache_inst|CPU_address_hold~10, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~11 , d_cache_inst|CPU_address_hold~11, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold[14] , d_cache_inst|CPU_address_hold[14], R3_PVP, 1
instance = comp, \d_cache_inst|Add0~24 , d_cache_inst|Add0~24, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~13 , d_cache_inst|CPU_address_hold~13, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~14 , d_cache_inst|CPU_address_hold~14, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold[15] , d_cache_inst|CPU_address_hold[15], R3_PVP, 1
instance = comp, \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 , d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[56]~131 , d_cache_inst|cache_d[56]~131, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[56]~195 , d_cache_inst|cache_d[56]~195, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[49]~137 , d_cache_inst|cache_d[49]~137, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[49]~201 , d_cache_inst|cache_d[49]~201, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[48]~129 , d_cache_inst|cache_d[48]~129, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[48]~193 , d_cache_inst|cache_d[48]~193, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[41]~136 , d_cache_inst|cache_d[41]~136, R3_PVP, 1
instance = comp, \arbiter_inst|port2_from_mem[5][1] , arbiter_inst|port2_from_mem[5][1], R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[41]~200 , d_cache_inst|cache_d[41]~200, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[40]~128 , d_cache_inst|cache_d[40]~128, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[40]~192 , d_cache_inst|cache_d[40]~192, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[33]~138 , d_cache_inst|cache_d[33]~138, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[33]~202 , d_cache_inst|cache_d[33]~202, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[32]~130 , d_cache_inst|cache_d[32]~130, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[32]~194 , d_cache_inst|cache_d[32]~194, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[17]~140 , d_cache_inst|cache_d[17]~140, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[17]~204 , d_cache_inst|cache_d[17]~204, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[16]~132 , d_cache_inst|cache_d[16]~132, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[16]~196 , d_cache_inst|cache_d[16]~196, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[8]~133 , d_cache_inst|cache_d[8]~133, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[8]~197 , d_cache_inst|cache_d[8]~197, R3_PVP, 1
instance = comp, \d_cache_inst|Mux6~2 , d_cache_inst|Mux6~2, R3_PVP, 1
instance = comp, \d_cache_inst|Mux6~3 , d_cache_inst|Mux6~3, R3_PVP, 1
instance = comp, \d_cache_inst|Mux6~0 , d_cache_inst|Mux6~0, R3_PVP, 1
instance = comp, \d_cache_inst|Mux6~1 , d_cache_inst|Mux6~1, R3_PVP, 1
instance = comp, \CPU_inst|IV_in[1]~1 , CPU_inst|IV_in[1]~1, R3_PVP, 1
instance = comp, \i2c_ri_inst|to_CPU~4 , i2c_ri_inst|to_CPU~4, R3_PVP, 1
instance = comp, \i2c_ri_inst|to_CPU[1] , i2c_ri_inst|to_CPU[1], R3_PVP, 1
instance = comp, \intcon_inst|control~4 , intcon_inst|control~4, R3_PVP, 1
instance = comp, \intcon_inst|control[1] , intcon_inst|control[1], R3_PVP, 1
instance = comp, \intcon_inst|to_cpu~5 , intcon_inst|to_cpu~5, R3_PVP, 1
instance = comp, \intcon_inst|to_cpu[1] , intcon_inst|to_cpu[1], R3_PVP, 1
instance = comp, \to_CPU_left[1]~18 , to_CPU_left[1]~18, R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[0][1] , nes_joypad_inst|joypad_buttons[0][1], R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[1][1]~feeder , nes_joypad_inst|joypad_buttons[1][1]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[1][1] , nes_joypad_inst|joypad_buttons[1][1], R3_PVP, 1
instance = comp, \nes_joypad_inst|to_cpu~4 , nes_joypad_inst|to_cpu~4, R3_PVP, 1
instance = comp, \nes_joypad_inst|to_cpu[1] , nes_joypad_inst|to_cpu[1], R3_PVP, 1
instance = comp, \m_from_jp[1] , m_from_jp[1], R3_PVP, 1
instance = comp, \timer_inst|Mux7~0 , timer_inst|Mux7~0, R3_PVP, 1
instance = comp, \timer_inst|Mux7~1 , timer_inst|Mux7~1, R3_PVP, 1
instance = comp, \timer_inst|to_cpu[1] , timer_inst|to_cpu[1], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_data~5 , serial_inst|UART_inst|rx_data~5, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_data[1] , serial_inst|UART_inst|rx_data[1], R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~33 , serial_inst|rx_queue|queue_mem~33, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~49 , serial_inst|rx_queue|queue_mem~49, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~84 , serial_inst|rx_queue|queue_mem~84, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~57 , serial_inst|rx_queue|queue_mem~57, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~41 , serial_inst|rx_queue|queue_mem~41, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~85 , serial_inst|rx_queue|queue_mem~85, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~9 , serial_inst|rx_queue|queue_mem~9, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~1 , serial_inst|rx_queue|queue_mem~1, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~82 , serial_inst|rx_queue|queue_mem~82, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~25 , serial_inst|rx_queue|queue_mem~25, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~17 , serial_inst|rx_queue|queue_mem~17, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~83 , serial_inst|rx_queue|queue_mem~83, R3_PVP, 1
instance = comp, \serial_inst|to_CPU[1]~1 , serial_inst|to_CPU[1]~1, R3_PVP, 1
instance = comp, \serial_inst|rx_overwrite~0 , serial_inst|rx_overwrite~0, R3_PVP, 1
instance = comp, \serial_inst|rx_overwrite~1 , serial_inst|rx_overwrite~1, R3_PVP, 1
instance = comp, \serial_inst|rx_overwrite , serial_inst|rx_overwrite, R3_PVP, 1
instance = comp, \serial_inst|to_CPU[1] , serial_inst|to_CPU[1], R3_PVP, 1
instance = comp, \to_CPU_left[1]~17 , to_CPU_left[1]~17, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_data~5 , keyboard_inst|ps2_host_inst|rx_data~5, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_data[1] , keyboard_inst|ps2_host_inst|rx_data[1], R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~1 , keyboard_inst|rx_queue|queue_mem~1, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~9 , keyboard_inst|rx_queue|queue_mem~9, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~82 , keyboard_inst|rx_queue|queue_mem~82, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~25 , keyboard_inst|rx_queue|queue_mem~25, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~17 , keyboard_inst|rx_queue|queue_mem~17, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~83 , keyboard_inst|rx_queue|queue_mem~83, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~49 , keyboard_inst|rx_queue|queue_mem~49, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~33 , keyboard_inst|rx_queue|queue_mem~33, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~84 , keyboard_inst|rx_queue|queue_mem~84, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~57 , keyboard_inst|rx_queue|queue_mem~57, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~41 , keyboard_inst|rx_queue|queue_mem~41, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~85 , keyboard_inst|rx_queue|queue_mem~85, R3_PVP, 1
instance = comp, \keyboard_inst|to_CPU[1]~1 , keyboard_inst|to_CPU[1]~1, R3_PVP, 1
instance = comp, \keyboard_inst|rx_overwrite~0 , keyboard_inst|rx_overwrite~0, R3_PVP, 1
instance = comp, \keyboard_inst|rx_overwrite~1 , keyboard_inst|rx_overwrite~1, R3_PVP, 1
instance = comp, \keyboard_inst|rx_overwrite , keyboard_inst|rx_overwrite, R3_PVP, 1
instance = comp, \keyboard_inst|to_CPU[1] , keyboard_inst|to_CPU[1], R3_PVP, 1
instance = comp, \to_CPU_left[1]~16 , to_CPU_left[1]~16, R3_PVP, 1
instance = comp, \to_CPU_left[1]~19 , to_CPU_left[1]~19, R3_PVP, 1
instance = comp, \CPU_inst|IV_in[1] , CPU_inst|IV_in[1], R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|Mux0~7 , CPU_inst|right_rotate1|Mux0~7, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|rotate_reg[1]~1 , CPU_inst|right_rotate1|rotate_reg[1]~1, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|rotate_reg[1] , CPU_inst|right_rotate1|rotate_reg[1], R3_PVP, 1
instance = comp, \CPU_inst|mask0|mask_reg~3 , CPU_inst|mask0|mask_reg~3, R3_PVP, 1
instance = comp, \CPU_inst|mask0|mask_reg[1] , CPU_inst|mask0|mask_reg[1], R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg~39 , CPU_inst|ALU0|alu_reg~39, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg~40 , CPU_inst|ALU0|alu_reg~40, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg[1]~1 , CPU_inst|ALU0|alu_reg[1]~1, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|Mux6~0 , CPU_inst|ALU0|Mux6~0, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|Mux6~1 , CPU_inst|ALU0|Mux6~1, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg[1] , CPU_inst|ALU0|alu_reg[1], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivr_reg[1] , CPU_inst|reg_file0|ivr_reg[1], R3_PVP, 1
instance = comp, \d_cache_inst|byte_address[1] , d_cache_inst|byte_address[1], R3_PVP, 1
instance = comp, \d_cache_inst|Decoder62~6 , d_cache_inst|Decoder62~6, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[0]~134 , d_cache_inst|cache_d[0]~134, R3_PVP, 1
instance = comp, \d_cache_inst|cache_d[0]~198 , d_cache_inst|cache_d[0]~198, R3_PVP, 1
instance = comp, \d_cache_inst|Mux7~0 , d_cache_inst|Mux7~0, R3_PVP, 1
instance = comp, \d_cache_inst|Mux7~1 , d_cache_inst|Mux7~1, R3_PVP, 1
instance = comp, \d_cache_inst|Mux7~2 , d_cache_inst|Mux7~2, R3_PVP, 1
instance = comp, \d_cache_inst|Mux7~3 , d_cache_inst|Mux7~3, R3_PVP, 1
instance = comp, \CPU_inst|IV_in[0]~0 , CPU_inst|IV_in[0]~0, R3_PVP, 1
instance = comp, \button[2]~input , button[2]~input, R3_PVP, 1
instance = comp, \debounce_inst|button_s[2]~3 , debounce_inst|button_s[2]~3, R3_PVP, 1
instance = comp, \debounce_inst|button_s[2] , debounce_inst|button_s[2], R3_PVP, 1
instance = comp, \debounce_inst|button_2_count[3]~18 , debounce_inst|button_2_count[3]~18, R3_PVP, 1
instance = comp, \debounce_inst|Add5~1 , debounce_inst|Add5~1, R3_PVP, 1
instance = comp, \debounce_inst|button_2_count[2]~19 , debounce_inst|button_2_count[2]~19, R3_PVP, 1
instance = comp, \debounce_inst|button_2_count[2]~20 , debounce_inst|button_2_count[2]~20, R3_PVP, 1
instance = comp, \debounce_inst|button_2_count[2]~1 , debounce_inst|button_2_count[2]~1, R3_PVP, 1
instance = comp, \debounce_inst|button_2_count[3]~24 , debounce_inst|button_2_count[3]~24, R3_PVP, 1
instance = comp, \debounce_inst|button_2_count[2] , debounce_inst|button_2_count[2], R3_PVP, 1
instance = comp, \debounce_inst|WideNor2 , debounce_inst|WideNor2, R3_PVP, 1
instance = comp, \debounce_inst|button_2_count[3]~17 , debounce_inst|button_2_count[3]~17, R3_PVP, 1
instance = comp, \debounce_inst|button_2_count[0]~21 , debounce_inst|button_2_count[0]~21, R3_PVP, 1
instance = comp, \debounce_inst|button_2_count[0] , debounce_inst|button_2_count[0], R3_PVP, 1
instance = comp, \debounce_inst|button_2_count[1]~22 , debounce_inst|button_2_count[1]~22, R3_PVP, 1
instance = comp, \debounce_inst|button_2_count[1]~23 , debounce_inst|button_2_count[1]~23, R3_PVP, 1
instance = comp, \debounce_inst|Add6~1 , debounce_inst|Add6~1, R3_PVP, 1
instance = comp, \debounce_inst|button_2_count[1]~2 , debounce_inst|button_2_count[1]~2, R3_PVP, 1
instance = comp, \debounce_inst|button_2_count[1] , debounce_inst|button_2_count[1], R3_PVP, 1
instance = comp, \debounce_inst|Add6~0 , debounce_inst|Add6~0, R3_PVP, 1
instance = comp, \debounce_inst|button_2_count[3]~16 , debounce_inst|button_2_count[3]~16, R3_PVP, 1
instance = comp, \debounce_inst|button_2_count[3]~15 , debounce_inst|button_2_count[3]~15, R3_PVP, 1
instance = comp, \debounce_inst|Add5~0 , debounce_inst|Add5~0, R3_PVP, 1
instance = comp, \debounce_inst|button_2_count[3]~0 , debounce_inst|button_2_count[3]~0, R3_PVP, 1
instance = comp, \debounce_inst|button_2_count[3] , debounce_inst|button_2_count[3], R3_PVP, 1
instance = comp, \debounce_inst|button_out~6 , debounce_inst|button_out~6, R3_PVP, 1
instance = comp, \debounce_inst|button_out~7 , debounce_inst|button_out~7, R3_PVP, 1
instance = comp, \debounce_inst|button_out[2] , debounce_inst|button_out[2], R3_PVP, 1
instance = comp, \intcon_inst|prev_in~6 , intcon_inst|prev_in~6, R3_PVP, 1
instance = comp, \intcon_inst|prev_in[0] , intcon_inst|prev_in[0], R3_PVP, 1
instance = comp, \intcon_inst|status~12 , intcon_inst|status~12, R3_PVP, 1
instance = comp, \intcon_inst|status~13 , intcon_inst|status~13, R3_PVP, 1
instance = comp, \intcon_inst|status[0] , intcon_inst|status[0], R3_PVP, 1
instance = comp, \intcon_inst|control~7 , intcon_inst|control~7, R3_PVP, 1
instance = comp, \intcon_inst|control[0] , intcon_inst|control[0], R3_PVP, 1
instance = comp, \intcon_inst|to_cpu~6 , intcon_inst|to_cpu~6, R3_PVP, 1
instance = comp, \intcon_inst|to_cpu[0] , intcon_inst|to_cpu[0], R3_PVP, 1
instance = comp, \i2c_ri_inst|to_CPU~5 , i2c_ri_inst|to_CPU~5, R3_PVP, 1
instance = comp, \i2c_ri_inst|to_CPU[0] , i2c_ri_inst|to_CPU[0], R3_PVP, 1
instance = comp, \to_CPU_left[0]~22 , to_CPU_left[0]~22, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_data~6 , serial_inst|UART_inst|rx_data~6, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_data[0] , serial_inst|UART_inst|rx_data[0], R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~32 , serial_inst|rx_queue|queue_mem~32, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~48 , serial_inst|rx_queue|queue_mem~48, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~88 , serial_inst|rx_queue|queue_mem~88, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~56 , serial_inst|rx_queue|queue_mem~56, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~40 , serial_inst|rx_queue|queue_mem~40, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~89 , serial_inst|rx_queue|queue_mem~89, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~0 , serial_inst|rx_queue|queue_mem~0, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~8 , serial_inst|rx_queue|queue_mem~8, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~86 , serial_inst|rx_queue|queue_mem~86, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~24 , serial_inst|rx_queue|queue_mem~24, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~16 , serial_inst|rx_queue|queue_mem~16, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~87 , serial_inst|rx_queue|queue_mem~87, R3_PVP, 1
instance = comp, \serial_inst|to_CPU[0]~0 , serial_inst|to_CPU[0]~0, R3_PVP, 1
instance = comp, \serial_inst|tx_overwrite~0 , serial_inst|tx_overwrite~0, R3_PVP, 1
instance = comp, \serial_inst|tx_overwrite~1 , serial_inst|tx_overwrite~1, R3_PVP, 1
instance = comp, \serial_inst|tx_overwrite , serial_inst|tx_overwrite, R3_PVP, 1
instance = comp, \serial_inst|to_CPU[0] , serial_inst|to_CPU[0], R3_PVP, 1
instance = comp, \timer_inst|Mux8~0 , timer_inst|Mux8~0, R3_PVP, 1
instance = comp, \timer_inst|Mux8~1 , timer_inst|Mux8~1, R3_PVP, 1
instance = comp, \timer_inst|to_cpu[0] , timer_inst|to_cpu[0], R3_PVP, 1
instance = comp, \to_CPU_left[0]~21 , to_CPU_left[0]~21, R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[0][0] , nes_joypad_inst|joypad_buttons[0][0], R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[1][0]~feeder , nes_joypad_inst|joypad_buttons[1][0]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[1][0] , nes_joypad_inst|joypad_buttons[1][0], R3_PVP, 1
instance = comp, \nes_joypad_inst|to_cpu~5 , nes_joypad_inst|to_cpu~5, R3_PVP, 1
instance = comp, \nes_joypad_inst|to_cpu[0] , nes_joypad_inst|to_cpu[0], R3_PVP, 1
instance = comp, \m_from_jp[0] , m_from_jp[0], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_data~6 , keyboard_inst|ps2_host_inst|rx_data~6, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_data[0] , keyboard_inst|ps2_host_inst|rx_data[0], R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~0 , keyboard_inst|rx_queue|queue_mem~0, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~8 , keyboard_inst|rx_queue|queue_mem~8, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~86 , keyboard_inst|rx_queue|queue_mem~86, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~24 , keyboard_inst|rx_queue|queue_mem~24, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~16 , keyboard_inst|rx_queue|queue_mem~16, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~87 , keyboard_inst|rx_queue|queue_mem~87, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~40 , keyboard_inst|rx_queue|queue_mem~40, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~56 , keyboard_inst|rx_queue|queue_mem~56, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~48 , keyboard_inst|rx_queue|queue_mem~48, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~32 , keyboard_inst|rx_queue|queue_mem~32, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~88 , keyboard_inst|rx_queue|queue_mem~88, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~89 , keyboard_inst|rx_queue|queue_mem~89, R3_PVP, 1
instance = comp, \keyboard_inst|to_CPU[0]~0 , keyboard_inst|to_CPU[0]~0, R3_PVP, 1
instance = comp, \keyboard_inst|tx_overwrite~0 , keyboard_inst|tx_overwrite~0, R3_PVP, 1
instance = comp, \keyboard_inst|tx_overwrite~1 , keyboard_inst|tx_overwrite~1, R3_PVP, 1
instance = comp, \keyboard_inst|tx_overwrite , keyboard_inst|tx_overwrite, R3_PVP, 1
instance = comp, \keyboard_inst|to_CPU[0] , keyboard_inst|to_CPU[0], R3_PVP, 1
instance = comp, \to_CPU_left[0]~20 , to_CPU_left[0]~20, R3_PVP, 1
instance = comp, \to_CPU_left[0]~23 , to_CPU_left[0]~23, R3_PVP, 1
instance = comp, \CPU_inst|IV_in[0] , CPU_inst|IV_in[0], R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|Mux0~6 , CPU_inst|right_rotate1|Mux0~6, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|rotate_reg[7]~7 , CPU_inst|right_rotate1|rotate_reg[7]~7, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|rotate_reg[7] , CPU_inst|right_rotate1|rotate_reg[7], R3_PVP, 1
instance = comp, \CPU_inst|mask0|mask_reg~6 , CPU_inst|mask0|mask_reg~6, R3_PVP, 1
instance = comp, \CPU_inst|mask0|mask_reg[7] , CPU_inst|mask0|mask_reg[7], R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~26 , CPU_inst|right_rotate0|Mux0~26, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|rotate_reg[7] , CPU_inst|right_rotate0|rotate_reg[7], R3_PVP, 1
instance = comp, \CPU_inst|alu_a_mux_out[7]~7 , CPU_inst|alu_a_mux_out[7]~7, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg~30 , CPU_inst|ALU0|alu_reg~30, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg~31 , CPU_inst|ALU0|alu_reg~31, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg[7]~7 , CPU_inst|ALU0|alu_reg[7]~7, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|Mux0~0 , CPU_inst|ALU0|Mux0~0, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|Mux0~1 , CPU_inst|ALU0|Mux0~1, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg[7] , CPU_inst|ALU0|alu_reg[7], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivl_reg[7]~feeder , CPU_inst|reg_file0|ivl_reg[7]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivl_reg[7] , CPU_inst|reg_file0|ivl_reg[7], R3_PVP, 1
instance = comp, \d_cache_inst|CPU_tag[3] , d_cache_inst|CPU_tag[3], R3_PVP, 1
instance = comp, \d_cache_inst|CPU_tag[2] , d_cache_inst|CPU_tag[2], R3_PVP, 1
instance = comp, \d_cache_inst|Equal0~1 , d_cache_inst|Equal0~1, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_tag[1] , d_cache_inst|CPU_tag[1], R3_PVP, 1
instance = comp, \d_cache_inst|CPU_tag[0] , d_cache_inst|CPU_tag[0], R3_PVP, 1
instance = comp, \d_cache_inst|Equal0~0 , d_cache_inst|Equal0~0, R3_PVP, 1
instance = comp, \d_cache_inst|d_miss~0 , d_cache_inst|d_miss~0, R3_PVP, 1
instance = comp, \d_cache_inst|always0~4 , d_cache_inst|always0~4, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_wren_hold~0 , d_cache_inst|CPU_wren_hold~0, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_wren_hold , d_cache_inst|CPU_wren_hold, R3_PVP, 1
instance = comp, \d_cache_inst|cache_wren~1 , d_cache_inst|cache_wren~1, R3_PVP, 1
instance = comp, \d_cache_inst|Mux3~0 , d_cache_inst|Mux3~0, R3_PVP, 1
instance = comp, \d_cache_inst|Mux3~1 , d_cache_inst|Mux3~1, R3_PVP, 1
instance = comp, \d_cache_inst|Mux3~2 , d_cache_inst|Mux3~2, R3_PVP, 1
instance = comp, \d_cache_inst|Mux3~3 , d_cache_inst|Mux3~3, R3_PVP, 1
instance = comp, \CPU_inst|IV_in[4]~4 , CPU_inst|IV_in[4]~4, R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[0][4] , nes_joypad_inst|joypad_buttons[0][4], R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[1][4]~feeder , nes_joypad_inst|joypad_buttons[1][4]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|joypad_buttons[1][4] , nes_joypad_inst|joypad_buttons[1][4], R3_PVP, 1
instance = comp, \nes_joypad_inst|to_cpu~1 , nes_joypad_inst|to_cpu~1, R3_PVP, 1
instance = comp, \nes_joypad_inst|to_cpu[4] , nes_joypad_inst|to_cpu[4], R3_PVP, 1
instance = comp, \m_from_jp[4] , m_from_jp[4], R3_PVP, 1
instance = comp, \intcon_inst|prev_in~0 , intcon_inst|prev_in~0, R3_PVP, 1
instance = comp, \intcon_inst|prev_in[4] , intcon_inst|prev_in[4], R3_PVP, 1
instance = comp, \intcon_inst|status~0 , intcon_inst|status~0, R3_PVP, 1
instance = comp, \intcon_inst|status~1 , intcon_inst|status~1, R3_PVP, 1
instance = comp, \intcon_inst|status[4] , intcon_inst|status[4], R3_PVP, 1
instance = comp, \intcon_inst|control~0 , intcon_inst|control~0, R3_PVP, 1
instance = comp, \intcon_inst|control[4] , intcon_inst|control[4], R3_PVP, 1
instance = comp, \intcon_inst|to_cpu~2 , intcon_inst|to_cpu~2, R3_PVP, 1
instance = comp, \intcon_inst|to_cpu[4] , intcon_inst|to_cpu[4], R3_PVP, 1
instance = comp, \i2c_ri_inst|always0~2 , i2c_ri_inst|always0~2, R3_PVP, 1
instance = comp, \i2c_ri_inst|master_ack~0 , i2c_ri_inst|master_ack~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|master_ack , i2c_ri_inst|master_ack, R3_PVP, 1
instance = comp, \i2c_ri_inst|to_CPU~1 , i2c_ri_inst|to_CPU~1, R3_PVP, 1
instance = comp, \i2c_ri_inst|to_CPU[4] , i2c_ri_inst|to_CPU[4], R3_PVP, 1
instance = comp, \to_CPU_left[4]~6 , to_CPU_left[4]~6, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_data~2 , serial_inst|UART_inst|rx_data~2, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|rx_data[4] , serial_inst|UART_inst|rx_data[4], R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~44 , serial_inst|rx_queue|queue_mem~44, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~60 , serial_inst|rx_queue|queue_mem~60, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~36 , serial_inst|rx_queue|queue_mem~36, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~52 , serial_inst|rx_queue|queue_mem~52, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~70 , serial_inst|rx_queue|queue_mem~70, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~71 , serial_inst|rx_queue|queue_mem~71, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~20 , serial_inst|rx_queue|queue_mem~20, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~28 , serial_inst|rx_queue|queue_mem~28, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~4 , serial_inst|rx_queue|queue_mem~4, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~12 , serial_inst|rx_queue|queue_mem~12, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~68 , serial_inst|rx_queue|queue_mem~68, R3_PVP, 1
instance = comp, \serial_inst|rx_queue|queue_mem~69 , serial_inst|rx_queue|queue_mem~69, R3_PVP, 1
instance = comp, \serial_inst|to_CPU[4]~3 , serial_inst|to_CPU[4]~3, R3_PVP, 1
instance = comp, \serial_inst|to_CPU[4] , serial_inst|to_CPU[4], R3_PVP, 1
instance = comp, \timer_inst|Mux4~0 , timer_inst|Mux4~0, R3_PVP, 1
instance = comp, \timer_inst|Mux4~1 , timer_inst|Mux4~1, R3_PVP, 1
instance = comp, \timer_inst|to_cpu[4] , timer_inst|to_cpu[4], R3_PVP, 1
instance = comp, \to_CPU_left[4]~5 , to_CPU_left[4]~5, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_data~2 , keyboard_inst|ps2_host_inst|rx_data~2, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|rx_data[4] , keyboard_inst|ps2_host_inst|rx_data[4], R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~4 , keyboard_inst|rx_queue|queue_mem~4, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~12 , keyboard_inst|rx_queue|queue_mem~12, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~68 , keyboard_inst|rx_queue|queue_mem~68, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~28 , keyboard_inst|rx_queue|queue_mem~28, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~20 , keyboard_inst|rx_queue|queue_mem~20, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~69 , keyboard_inst|rx_queue|queue_mem~69, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~44 , keyboard_inst|rx_queue|queue_mem~44, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~60 , keyboard_inst|rx_queue|queue_mem~60, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~52 , keyboard_inst|rx_queue|queue_mem~52, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~36 , keyboard_inst|rx_queue|queue_mem~36, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~70 , keyboard_inst|rx_queue|queue_mem~70, R3_PVP, 1
instance = comp, \keyboard_inst|rx_queue|queue_mem~71 , keyboard_inst|rx_queue|queue_mem~71, R3_PVP, 1
instance = comp, \keyboard_inst|to_CPU[4]~3 , keyboard_inst|to_CPU[4]~3, R3_PVP, 1
instance = comp, \keyboard_inst|to_CPU[4] , keyboard_inst|to_CPU[4], R3_PVP, 1
instance = comp, \to_CPU_left[4]~4 , to_CPU_left[4]~4, R3_PVP, 1
instance = comp, \to_CPU_left[4]~7 , to_CPU_left[4]~7, R3_PVP, 1
instance = comp, \CPU_inst|IV_in[4] , CPU_inst|IV_in[4], R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|Mux0~0 , CPU_inst|right_rotate1|Mux0~0, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|rotate_reg[2]~2 , CPU_inst|right_rotate1|rotate_reg[2]~2, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate1|rotate_reg[2] , CPU_inst|right_rotate1|rotate_reg[2], R3_PVP, 1
instance = comp, \CPU_inst|mask0|mask_reg~2 , CPU_inst|mask0|mask_reg~2, R3_PVP, 1
instance = comp, \CPU_inst|mask0|mask_reg[2] , CPU_inst|mask0|mask_reg[2], R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg~34 , CPU_inst|ALU0|alu_reg~34, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg~35 , CPU_inst|ALU0|alu_reg~35, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg[2]~2 , CPU_inst|ALU0|alu_reg[2]~2, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|Mux5~0 , CPU_inst|ALU0|Mux5~0, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|Mux5~1 , CPU_inst|ALU0|Mux5~1, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg[2] , CPU_inst|ALU0|alu_reg[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r14[2] , CPU_inst|reg_file0|r14[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r4[2] , CPU_inst|reg_file0|r4[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux5~4 , CPU_inst|reg_file0|Mux5~4, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux5~5 , CPU_inst|reg_file0|Mux5~5, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r2[2] , CPU_inst|reg_file0|r2[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r6[2] , CPU_inst|reg_file0|r6[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux5~2 , CPU_inst|reg_file0|Mux5~2, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r12[2] , CPU_inst|reg_file0|r12[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r16[2] , CPU_inst|reg_file0|r16[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux5~3 , CPU_inst|reg_file0|Mux5~3, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux5~6 , CPU_inst|reg_file0|Mux5~6, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r15[2]~feeder , CPU_inst|reg_file0|r15[2]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r15[2] , CPU_inst|reg_file0|r15[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r11[2]~feeder , CPU_inst|reg_file0|r11[2]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r11[2] , CPU_inst|reg_file0|r11[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r1[2] , CPU_inst|reg_file0|r1[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux5~0 , CPU_inst|reg_file0|Mux5~0, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r5[2]~feeder , CPU_inst|reg_file0|r5[2]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r5[2] , CPU_inst|reg_file0|r5[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux5~1 , CPU_inst|reg_file0|Mux5~1, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r13[2]~feeder , CPU_inst|reg_file0|r13[2]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r13[2] , CPU_inst|reg_file0|r13[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r3[2] , CPU_inst|reg_file0|r3[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux5~7 , CPU_inst|reg_file0|Mux5~7, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux5~8 , CPU_inst|reg_file0|Mux5~8, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux5~9 , CPU_inst|reg_file0|Mux5~9, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_reg[2] , CPU_inst|reg_file0|a_reg[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_w_data[2] , CPU_inst|reg_file0|prev_w_data[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_data[2]~1 , CPU_inst|reg_file0|a_data[2]~1, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_data[2]~15 , CPU_inst|reg_file0|a_data[2]~15, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_next_I[10] , CPU_inst|PC0|A_next_I[10], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate~6 , CPU_inst|PC0|A_current_I_alternate~6, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate[10] , CPU_inst|PC0|A_current_I_alternate[10], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~8 , CPU_inst|PC0|A_current_I~8, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~9 , CPU_inst|PC0|A_current_I~9, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I[10] , CPU_inst|PC0|A_current_I[10], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0~4 , CPU_inst|PC0|A_pipe0~4, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0[10] , CPU_inst|PC0|A_pipe0[10], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1~1 , CPU_inst|PC0|A_pipe1~1, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1[10] , CPU_inst|PC0|A_pipe1[10], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2~1 , CPU_inst|PC0|A_pipe2~1, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2[10] , CPU_inst|PC0|A_pipe2[10], R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[10]~1 , CPU_inst|PC0|PC_reg[10]~1, R3_PVP, 1
instance = comp, \CPU_inst|PC0|stack_in[10]~1 , CPU_inst|PC0|stack_in[10]~1, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|input_buf[10] , CPU_inst|PC0|cstack0|input_buf[10], R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~26feeder , CPU_inst|PC0|cstack0|stack_mem~26feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~26 , CPU_inst|PC0|cstack0|stack_mem~26, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~154 , CPU_inst|PC0|cstack0|stack_mem~154, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~138feeder , CPU_inst|PC0|cstack0|stack_mem~138feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~138 , CPU_inst|PC0|cstack0|stack_mem~138, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~10 , CPU_inst|PC0|cstack0|stack_mem~10, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~270 , CPU_inst|PC0|cstack0|stack_mem~270, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~271 , CPU_inst|PC0|cstack0|stack_mem~271, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~90 , CPU_inst|PC0|cstack0|stack_mem~90, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~74 , CPU_inst|PC0|cstack0|stack_mem~74, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~268 , CPU_inst|PC0|cstack0|stack_mem~268, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~202feeder , CPU_inst|PC0|cstack0|stack_mem~202feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~202 , CPU_inst|PC0|cstack0|stack_mem~202, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~218 , CPU_inst|PC0|cstack0|stack_mem~218, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~269 , CPU_inst|PC0|cstack0|stack_mem~269, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~272 , CPU_inst|PC0|cstack0|stack_mem~272, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~42 , CPU_inst|PC0|cstack0|stack_mem~42, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~170 , CPU_inst|PC0|cstack0|stack_mem~170, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~266 , CPU_inst|PC0|cstack0|stack_mem~266, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~58 , CPU_inst|PC0|cstack0|stack_mem~58, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~186feeder , CPU_inst|PC0|cstack0|stack_mem~186feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~186 , CPU_inst|PC0|cstack0|stack_mem~186, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~267 , CPU_inst|PC0|cstack0|stack_mem~267, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~234 , CPU_inst|PC0|cstack0|stack_mem~234, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~250 , CPU_inst|PC0|cstack0|stack_mem~250, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~122feeder , CPU_inst|PC0|cstack0|stack_mem~122feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~122 , CPU_inst|PC0|cstack0|stack_mem~122, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~106 , CPU_inst|PC0|cstack0|stack_mem~106, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~273 , CPU_inst|PC0|cstack0|stack_mem~273, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~274 , CPU_inst|PC0|cstack0|stack_mem~274, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~275 , CPU_inst|PC0|cstack0|stack_mem~275, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|output_buf[10] , CPU_inst|PC0|cstack0|output_buf[10], R3_PVP, 1
instance = comp, \CPU_inst|PC0|xec_return_addr[10] , CPU_inst|PC0|xec_return_addr[10], R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~42 , CPU_inst|PC0|Add1~42, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~43 , CPU_inst|PC0|Add1~43, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~44 , CPU_inst|PC0|Add1~44, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_next_I[8] , CPU_inst|PC0|A_next_I[8], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate~14 , CPU_inst|PC0|A_current_I_alternate~14, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate[8] , CPU_inst|PC0|A_current_I_alternate[8], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~24 , CPU_inst|PC0|A_current_I~24, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~25 , CPU_inst|PC0|A_current_I~25, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I[8] , CPU_inst|PC0|A_current_I[8], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0~12 , CPU_inst|PC0|A_pipe0~12, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0[8] , CPU_inst|PC0|A_pipe0[8], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1~12 , CPU_inst|PC0|A_pipe1~12, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1[8] , CPU_inst|PC0|A_pipe1[8], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2~7 , CPU_inst|PC0|A_pipe2~7, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2[8] , CPU_inst|PC0|A_pipe2[8], R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[8]~12 , CPU_inst|PC0|PC_reg[8]~12, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~32 , CPU_inst|PC0|Add1~32, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss_next[8] , CPU_inst|PC0|A_miss_next[8], R3_PVP, 1
instance = comp, \CPU_inst|PC0|stack_in[8]~12 , CPU_inst|PC0|stack_in[8]~12, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|input_buf[8] , CPU_inst|PC0|cstack0|input_buf[8], R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~88feeder , CPU_inst|PC0|cstack0|stack_mem~88feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~88 , CPU_inst|PC0|cstack0|stack_mem~88, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~120 , CPU_inst|PC0|cstack0|stack_mem~120, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~24 , CPU_inst|PC0|cstack0|stack_mem~24, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~56 , CPU_inst|PC0|cstack0|stack_mem~56, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~378 , CPU_inst|PC0|cstack0|stack_mem~378, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~379 , CPU_inst|PC0|cstack0|stack_mem~379, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~72feeder , CPU_inst|PC0|cstack0|stack_mem~72feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~72 , CPU_inst|PC0|cstack0|stack_mem~72, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~104 , CPU_inst|PC0|cstack0|stack_mem~104, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~40 , CPU_inst|PC0|cstack0|stack_mem~40, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~8 , CPU_inst|PC0|cstack0|stack_mem~8, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~380 , CPU_inst|PC0|cstack0|stack_mem~380, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~381 , CPU_inst|PC0|cstack0|stack_mem~381, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~382 , CPU_inst|PC0|cstack0|stack_mem~382, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~232 , CPU_inst|PC0|cstack0|stack_mem~232, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~168 , CPU_inst|PC0|cstack0|stack_mem~168, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~136 , CPU_inst|PC0|cstack0|stack_mem~136, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~200feeder , CPU_inst|PC0|cstack0|stack_mem~200feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~200 , CPU_inst|PC0|cstack0|stack_mem~200, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~376 , CPU_inst|PC0|cstack0|stack_mem~376, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~377 , CPU_inst|PC0|cstack0|stack_mem~377, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~184feeder , CPU_inst|PC0|cstack0|stack_mem~184feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~184 , CPU_inst|PC0|cstack0|stack_mem~184, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~216feeder , CPU_inst|PC0|cstack0|stack_mem~216feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~216 , CPU_inst|PC0|cstack0|stack_mem~216, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~152 , CPU_inst|PC0|cstack0|stack_mem~152, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~383 , CPU_inst|PC0|cstack0|stack_mem~383, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~248 , CPU_inst|PC0|cstack0|stack_mem~248, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~384 , CPU_inst|PC0|cstack0|stack_mem~384, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~385 , CPU_inst|PC0|cstack0|stack_mem~385, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|output_buf[8] , CPU_inst|PC0|cstack0|output_buf[8], R3_PVP, 1
instance = comp, \CPU_inst|PC0|xec_return_addr[8] , CPU_inst|PC0|xec_return_addr[8], R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~76 , CPU_inst|PC0|Add1~76, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~77 , CPU_inst|PC0|Add1~77, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~78 , CPU_inst|PC0|Add1~78, R3_PVP, 1
instance = comp, \CPU_inst|PC0|always2~2 , CPU_inst|PC0|always2~2, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~79 , CPU_inst|PC0|Add1~79, R3_PVP, 1
instance = comp, \CPU_inst|PC0|always2~4 , CPU_inst|PC0|always2~4, R3_PVP, 1
instance = comp, \CPU_inst|PC0|prev_XEC , CPU_inst|PC0|prev_XEC, R3_PVP, 1
instance = comp, \CPU_inst|PC0|always2~5 , CPU_inst|PC0|always2~5, R3_PVP, 1
instance = comp, \CPU_inst|PC0|always2~6 , CPU_inst|PC0|always2~6, R3_PVP, 1
instance = comp, \CPU_inst|PC0|always2~7 , CPU_inst|PC0|always2~7, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[8] , CPU_inst|PC0|PC_reg[8], R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~34 , CPU_inst|PC0|Add1~34, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~40 , CPU_inst|PC0|Add1~40, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~45 , CPU_inst|PC0|Add1~45, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[10] , CPU_inst|PC0|PC_reg[10], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss_next[10] , CPU_inst|PC0|A_miss_next[10], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[10] , CPU_inst|PC0|A_miss[10], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A[10]~1 , CPU_inst|PC0|A[10]~1, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[10]~32 , p_cache_inst|CPU_address_hold[10]~32, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold~31 , p_cache_inst|CPU_address_hold~31, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[10] , p_cache_inst|CPU_address_hold[10], R3_PVP, 1
instance = comp, \p_cache_inst|cache_address[8]~8 , p_cache_inst|cache_address[8]~8, R3_PVP, 1
instance = comp, \p_cache_inst|Mux7~0 , p_cache_inst|Mux7~0, R3_PVP, 1
instance = comp, \p_cache_inst|Mux7~1 , p_cache_inst|Mux7~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate~10 , CPU_inst|decode_unit0|I_alternate~10, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate[8] , CPU_inst|decode_unit0|I_alternate[8], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg~25 , CPU_inst|decode_unit0|I_reg~25, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[8]~8 , CPU_inst|decode_unit0|I_reg[8]~8, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[8] , CPU_inst|decode_unit0|I_reg[8], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|src_raddr_reg~0 , CPU_inst|decode_unit0|src_raddr_reg~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|src_raddr_reg[1] , CPU_inst|decode_unit0|src_raddr_reg[1], R3_PVP, 1
instance = comp, \CPU_inst|src_raddr1[1] , CPU_inst|src_raddr1[1], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r16[1] , CPU_inst|reg_file0|r16[1], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r14[1] , CPU_inst|reg_file0|r14[1], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r15[1]~feeder , CPU_inst|reg_file0|r15[1]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r15[1] , CPU_inst|reg_file0|r15[1], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux6~7 , CPU_inst|reg_file0|Mux6~7, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux6~8 , CPU_inst|reg_file0|Mux6~8, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r2[1]~feeder , CPU_inst|reg_file0|r2[1]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r2[1] , CPU_inst|reg_file0|r2[1], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r3[1]~feeder , CPU_inst|reg_file0|r3[1]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r3[1] , CPU_inst|reg_file0|r3[1], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r1[1] , CPU_inst|reg_file0|r1[1], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux6~4 , CPU_inst|reg_file0|Mux6~4, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux6~5 , CPU_inst|reg_file0|Mux6~5, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r4[1] , CPU_inst|reg_file0|r4[1], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r6[1] , CPU_inst|reg_file0|r6[1], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux6~2 , CPU_inst|reg_file0|Mux6~2, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r5[1]~feeder , CPU_inst|reg_file0|r5[1]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r5[1] , CPU_inst|reg_file0|r5[1], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux6~3 , CPU_inst|reg_file0|Mux6~3, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux6~6 , CPU_inst|reg_file0|Mux6~6, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r13[1]~feeder , CPU_inst|reg_file0|r13[1]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r13[1] , CPU_inst|reg_file0|r13[1], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r11[1] , CPU_inst|reg_file0|r11[1], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux6~0 , CPU_inst|reg_file0|Mux6~0, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r12[1] , CPU_inst|reg_file0|r12[1], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux6~1 , CPU_inst|reg_file0|Mux6~1, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux6~9 , CPU_inst|reg_file0|Mux6~9, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_reg[1] , CPU_inst|reg_file0|a_reg[1], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|prev_w_data[1] , CPU_inst|reg_file0|prev_w_data[1], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_data[1]~0 , CPU_inst|reg_file0|a_data[1]~0, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_data[1]~12 , CPU_inst|reg_file0|a_data[1]~12, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[9]~0 , CPU_inst|PC0|PC_reg[9]~0, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss_next[9] , CPU_inst|PC0|A_miss_next[9], R3_PVP, 1
instance = comp, \CPU_inst|PC0|stack_in[9]~0 , CPU_inst|PC0|stack_in[9]~0, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|input_buf[9] , CPU_inst|PC0|cstack0|input_buf[9], R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~137 , CPU_inst|PC0|cstack0|stack_mem~137, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~201 , CPU_inst|PC0|cstack0|stack_mem~201, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~256 , CPU_inst|PC0|cstack0|stack_mem~256, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~169 , CPU_inst|PC0|cstack0|stack_mem~169, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~233feeder , CPU_inst|PC0|cstack0|stack_mem~233feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~233 , CPU_inst|PC0|cstack0|stack_mem~233, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~257 , CPU_inst|PC0|cstack0|stack_mem~257, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~217feeder , CPU_inst|PC0|cstack0|stack_mem~217feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~217 , CPU_inst|PC0|cstack0|stack_mem~217, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~153 , CPU_inst|PC0|cstack0|stack_mem~153, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~263 , CPU_inst|PC0|cstack0|stack_mem~263, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~249 , CPU_inst|PC0|cstack0|stack_mem~249, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~185feeder , CPU_inst|PC0|cstack0|stack_mem~185feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~185 , CPU_inst|PC0|cstack0|stack_mem~185, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~264 , CPU_inst|PC0|cstack0|stack_mem~264, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~41feeder , CPU_inst|PC0|cstack0|stack_mem~41feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~41 , CPU_inst|PC0|cstack0|stack_mem~41, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~9 , CPU_inst|PC0|cstack0|stack_mem~9, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~260 , CPU_inst|PC0|cstack0|stack_mem~260, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~105 , CPU_inst|PC0|cstack0|stack_mem~105, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~73 , CPU_inst|PC0|cstack0|stack_mem~73, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~261 , CPU_inst|PC0|cstack0|stack_mem~261, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~89feeder , CPU_inst|PC0|cstack0|stack_mem~89feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~89 , CPU_inst|PC0|cstack0|stack_mem~89, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~121 , CPU_inst|PC0|cstack0|stack_mem~121, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~57feeder , CPU_inst|PC0|cstack0|stack_mem~57feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~57 , CPU_inst|PC0|cstack0|stack_mem~57, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~25 , CPU_inst|PC0|cstack0|stack_mem~25, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~258 , CPU_inst|PC0|cstack0|stack_mem~258, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~259 , CPU_inst|PC0|cstack0|stack_mem~259, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~262 , CPU_inst|PC0|cstack0|stack_mem~262, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~265 , CPU_inst|PC0|cstack0|stack_mem~265, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|output_buf[9] , CPU_inst|PC0|cstack0|output_buf[9], R3_PVP, 1
instance = comp, \CPU_inst|PC0|xec_return_addr[9] , CPU_inst|PC0|xec_return_addr[9], R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~36 , CPU_inst|PC0|Add1~36, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~37 , CPU_inst|PC0|Add1~37, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~38 , CPU_inst|PC0|Add1~38, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~39 , CPU_inst|PC0|Add1~39, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[9] , CPU_inst|PC0|PC_reg[9], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[9] , CPU_inst|PC0|A_miss[9], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A[9]~0 , CPU_inst|PC0|A[9]~0, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[9] , p_cache_inst|CPU_address_hold[9], R3_PVP, 1
instance = comp, \p_cache_inst|cache_address[7]~7 , p_cache_inst|cache_address[7]~7, R3_PVP, 1
instance = comp, \p_cache_inst|Mux10~0 , p_cache_inst|Mux10~0, R3_PVP, 1
instance = comp, \p_cache_inst|Mux10~1 , p_cache_inst|Mux10~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate~14 , CPU_inst|decode_unit0|I_alternate~14, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate[5] , CPU_inst|decode_unit0|I_alternate[5], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg~29 , CPU_inst|decode_unit0|I_reg~29, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[5]~5 , CPU_inst|decode_unit0|I_reg[5]~5, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[5] , CPU_inst|decode_unit0|I_reg[5], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|always0~3 , CPU_inst|decode_unit0|always0~3, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|always0~2 , CPU_inst|decode_unit0|always0~2, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|always0~1 , CPU_inst|decode_unit0|always0~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|always0~4 , CPU_inst|decode_unit0|always0~4, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|always0~5 , CPU_inst|decode_unit0|always0~5, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|Mux0~0 , CPU_inst|decode_unit0|Mux0~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|Mux1~1 , CPU_inst|decode_unit0|Mux1~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|rotate_source_reg~0 , CPU_inst|decode_unit0|rotate_source_reg~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|rotate_source_reg , CPU_inst|decode_unit0|rotate_source_reg, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|alu_op_reg~2 , CPU_inst|decode_unit0|alu_op_reg~2, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|alu_op_reg~3 , CPU_inst|decode_unit0|alu_op_reg~3, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|alu_op_reg[1] , CPU_inst|decode_unit0|alu_op_reg[1], R3_PVP, 1
instance = comp, \CPU_inst|alu_op1~2 , CPU_inst|alu_op1~2, R3_PVP, 1
instance = comp, \CPU_inst|alu_op1[1] , CPU_inst|alu_op1[1], R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|hazard~1 , CPU_inst|hazard_unit0|hazard~1, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|hazard~2 , CPU_inst|hazard_unit0|hazard~2, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|hazard~3 , CPU_inst|hazard_unit0|hazard~3, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|hazard~4 , CPU_inst|hazard_unit0|hazard~4, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|merge_D0_reg[1]~0 , CPU_inst|decode_unit0|merge_D0_reg[1]~0, R3_PVP, 1
instance = comp, \button[1]~input , button[1]~input, R3_PVP, 1
instance = comp, \debounce_inst|button_s[1]~2 , debounce_inst|button_s[1]~2, R3_PVP, 1
instance = comp, \debounce_inst|button_s[1] , debounce_inst|button_s[1], R3_PVP, 1
instance = comp, \debounce_inst|button_1_count[3]~18 , debounce_inst|button_1_count[3]~18, R3_PVP, 1
instance = comp, \debounce_inst|button_1_count[3]~17 , debounce_inst|button_1_count[3]~17, R3_PVP, 1
instance = comp, \debounce_inst|button_1_count[0]~21 , debounce_inst|button_1_count[0]~21, R3_PVP, 1
instance = comp, \debounce_inst|button_1_count[0] , debounce_inst|button_1_count[0], R3_PVP, 1
instance = comp, \debounce_inst|button_1_count[2]~20 , debounce_inst|button_1_count[2]~20, R3_PVP, 1
instance = comp, \debounce_inst|button_1_count[2]~19 , debounce_inst|button_1_count[2]~19, R3_PVP, 1
instance = comp, \debounce_inst|Add3~1 , debounce_inst|Add3~1, R3_PVP, 1
instance = comp, \debounce_inst|button_1_count[2]~1 , debounce_inst|button_1_count[2]~1, R3_PVP, 1
instance = comp, \debounce_inst|button_1_count[3]~24 , debounce_inst|button_1_count[3]~24, R3_PVP, 1
instance = comp, \debounce_inst|button_1_count[2] , debounce_inst|button_1_count[2], R3_PVP, 1
instance = comp, \debounce_inst|button_out~4 , debounce_inst|button_out~4, R3_PVP, 1
instance = comp, \debounce_inst|button_1_count[1]~23 , debounce_inst|button_1_count[1]~23, R3_PVP, 1
instance = comp, \debounce_inst|button_1_count[1]~22 , debounce_inst|button_1_count[1]~22, R3_PVP, 1
instance = comp, \debounce_inst|Add4~1 , debounce_inst|Add4~1, R3_PVP, 1
instance = comp, \debounce_inst|button_1_count[1]~2 , debounce_inst|button_1_count[1]~2, R3_PVP, 1
instance = comp, \debounce_inst|button_1_count[1] , debounce_inst|button_1_count[1], R3_PVP, 1
instance = comp, \debounce_inst|Add4~0 , debounce_inst|Add4~0, R3_PVP, 1
instance = comp, \debounce_inst|button_1_count[3]~15 , debounce_inst|button_1_count[3]~15, R3_PVP, 1
instance = comp, \debounce_inst|button_1_count[3]~16 , debounce_inst|button_1_count[3]~16, R3_PVP, 1
instance = comp, \debounce_inst|Add3~0 , debounce_inst|Add3~0, R3_PVP, 1
instance = comp, \debounce_inst|button_1_count[3]~0 , debounce_inst|button_1_count[3]~0, R3_PVP, 1
instance = comp, \debounce_inst|button_1_count[3] , debounce_inst|button_1_count[3], R3_PVP, 1
instance = comp, \debounce_inst|WideNor1 , debounce_inst|WideNor1, R3_PVP, 1
instance = comp, \debounce_inst|button_out~5 , debounce_inst|button_out~5, R3_PVP, 1
instance = comp, \debounce_inst|button_out[1] , debounce_inst|button_out[1], R3_PVP, 1
instance = comp, \CPU_inst|HALT , CPU_inst|HALT, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|hazard~0 , CPU_inst|hazard_unit0|hazard~0, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|latch_hazard~0 , CPU_inst|hazard_unit0|latch_hazard~0, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|latch_hazard~1 , CPU_inst|hazard_unit0|latch_hazard~1, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|hazard~5 , CPU_inst|hazard_unit0|hazard~5, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|IO_hazard2~0 , CPU_inst|hazard_unit0|IO_hazard2~0, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|IO_hazard1~0 , CPU_inst|hazard_unit0|IO_hazard1~0, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|hazard~6 , CPU_inst|hazard_unit0|hazard~6, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|IO_hazard6~0 , CPU_inst|hazard_unit0|IO_hazard6~0, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|IO_hazard5~0 , CPU_inst|hazard_unit0|IO_hazard5~0, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|IO_hazard3~0 , CPU_inst|hazard_unit0|IO_hazard3~0, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|hazard~7 , CPU_inst|hazard_unit0|hazard~7, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|hazard~8 , CPU_inst|hazard_unit0|hazard~8, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|merge_D0_reg[1]~1 , CPU_inst|decode_unit0|merge_D0_reg[1]~1, R3_PVP, 1
instance = comp, \d_cache_inst|prev_cache_wren , d_cache_inst|prev_cache_wren, R3_PVP, 1
instance = comp, \d_cache_inst|d_cache_miss , d_cache_inst|d_cache_miss, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|merge_D0_reg[1]~2 , CPU_inst|decode_unit0|merge_D0_reg[1]~2, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|merge_D0_reg[1]~3 , CPU_inst|decode_unit0|merge_D0_reg[1]~3, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|rotate_R_reg[2] , CPU_inst|decode_unit0|rotate_R_reg[2], R3_PVP, 1
instance = comp, \CPU_inst|rotate_R1~2 , CPU_inst|rotate_R1~2, R3_PVP, 1
instance = comp, \CPU_inst|rotate_R1[2] , CPU_inst|rotate_R1[2], R3_PVP, 1
instance = comp, \CPU_inst|rotate_R2~2 , CPU_inst|rotate_R2~2, R3_PVP, 1
instance = comp, \CPU_inst|rotate_R2[2] , CPU_inst|rotate_R2[2], R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|Mux0~9 , CPU_inst|right_rotate0|Mux0~9, R3_PVP, 1
instance = comp, \CPU_inst|right_rotate0|rotate_reg[4] , CPU_inst|right_rotate0|rotate_reg[4], R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg~33 , CPU_inst|ALU0|alu_reg~33, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg~32 , CPU_inst|ALU0|alu_reg~32, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg[4]~4 , CPU_inst|ALU0|alu_reg[4]~4, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|Mux3~0 , CPU_inst|ALU0|Mux3~0, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|Mux3~1 , CPU_inst|ALU0|Mux3~1, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg[4] , CPU_inst|ALU0|alu_reg[4], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivr_reg[4] , CPU_inst|reg_file0|ivr_reg[4], R3_PVP, 1
instance = comp, \MSC_inst|p2_control_enable~0 , MSC_inst|p2_control_enable~0, R3_PVP, 1
instance = comp, \MSC_inst|p1_control_enable~0 , MSC_inst|p1_control_enable~0, R3_PVP, 1
instance = comp, \MSC_inst|p1_control_enable , MSC_inst|p1_control_enable, R3_PVP, 1
instance = comp, \MSC_inst|p1_reset_reg~0 , MSC_inst|p1_reset_reg~0, R3_PVP, 1
instance = comp, \MSC_inst|p1_reset_reg~1 , MSC_inst|p1_reset_reg~1, R3_PVP, 1
instance = comp, \MSC_inst|p1_reset_reg , MSC_inst|p1_reset_reg, R3_PVP, 1
instance = comp, \MSC_inst|prev_p1_reset_reg~feeder , MSC_inst|prev_p1_reset_reg~feeder, R3_PVP, 1
instance = comp, \MSC_inst|prev_p1_reset_reg , MSC_inst|prev_p1_reset_reg, R3_PVP, 1
instance = comp, \MSC_inst|p1_reset_req~0 , MSC_inst|p1_reset_req~0, R3_PVP, 1
instance = comp, \MSC_inst|p1_reset_req , MSC_inst|p1_reset_req, R3_PVP, 1
instance = comp, \MSC_inst|p1_reset , MSC_inst|p1_reset, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[7] , p_cache_inst|CPU_address_hold[7], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[8] , CPU_inst|PC0|A_miss[8], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A[8]~12 , CPU_inst|PC0|A[8]~12, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[8] , p_cache_inst|CPU_address_hold[8], R3_PVP, 1
instance = comp, \p_cache_inst|cache_address[6]~6 , p_cache_inst|cache_address[6]~6, R3_PVP, 1
instance = comp, \p_cache_inst|Mux8~0 , p_cache_inst|Mux8~0, R3_PVP, 1
instance = comp, \p_cache_inst|Mux8~1 , p_cache_inst|Mux8~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate~16 , CPU_inst|decode_unit0|I_alternate~16, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate[7] , CPU_inst|decode_unit0|I_alternate[7], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg~31 , CPU_inst|decode_unit0|I_reg~31, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[7]~7 , CPU_inst|decode_unit0|I_reg[7]~7, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[7] , CPU_inst|decode_unit0|I_reg[7], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[7]~feeder , CPU_inst|decode_unit0|PC_I_field_reg[7]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[7] , CPU_inst|decode_unit0|PC_I_field_reg[7], R3_PVP, 1
instance = comp, \CPU_inst|PC0|xec_return_addr[7] , CPU_inst|PC0|xec_return_addr[7], R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~24 , CPU_inst|PC0|PC_reg~24, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~25 , CPU_inst|PC0|PC_reg~25, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[7]~11 , CPU_inst|PC0|PC_reg[7]~11, R3_PVP, 1
instance = comp, \CPU_inst|PC_I_field1[7]~feeder , CPU_inst|PC_I_field1[7]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC_I_field1[7] , CPU_inst|PC_I_field1[7], R3_PVP, 1
instance = comp, \CPU_inst|PC_I_field2[7] , CPU_inst|PC_I_field2[7], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_data[7]~16 , CPU_inst|reg_file0|a_data[7]~16, R3_PVP, 1
instance = comp, \CPU_inst|PC0|adder_out~21 , CPU_inst|PC0|adder_out~21, R3_PVP, 1
instance = comp, \CPU_inst|PC0|adder_out~18 , CPU_inst|PC0|adder_out~18, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[6]~feeder , CPU_inst|decode_unit0|PC_I_field_reg[6]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[6] , CPU_inst|decode_unit0|PC_I_field_reg[6], R3_PVP, 1
instance = comp, \CPU_inst|PC_I_field1[6] , CPU_inst|PC_I_field1[6], R3_PVP, 1
instance = comp, \CPU_inst|PC_I_field2[6] , CPU_inst|PC_I_field2[6], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[5]~feeder , CPU_inst|decode_unit0|PC_I_field_reg[5]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[5] , CPU_inst|decode_unit0|PC_I_field_reg[5], R3_PVP, 1
instance = comp, \CPU_inst|PC_I_field1[5]~feeder , CPU_inst|PC_I_field1[5]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC_I_field1[5] , CPU_inst|PC_I_field1[5], R3_PVP, 1
instance = comp, \CPU_inst|PC_I_field2[5] , CPU_inst|PC_I_field2[5], R3_PVP, 1
instance = comp, \CPU_inst|PC0|adder_out~15 , CPU_inst|PC0|adder_out~15, R3_PVP, 1
instance = comp, \CPU_inst|PC0|adder_out~12 , CPU_inst|PC0|adder_out~12, R3_PVP, 1
instance = comp, \CPU_inst|PC_I_field1[4] , CPU_inst|PC_I_field1[4], R3_PVP, 1
instance = comp, \CPU_inst|PC_I_field2[4] , CPU_inst|PC_I_field2[4], R3_PVP, 1
instance = comp, \CPU_inst|PC0|adder_out~0 , CPU_inst|PC0|adder_out~0, R3_PVP, 1
instance = comp, \CPU_inst|PC_I_field1[3] , CPU_inst|PC_I_field1[3], R3_PVP, 1
instance = comp, \CPU_inst|PC_I_field2[3] , CPU_inst|PC_I_field2[3], R3_PVP, 1
instance = comp, \CPU_inst|PC0|adder_out~1 , CPU_inst|PC0|adder_out~1, R3_PVP, 1
instance = comp, \CPU_inst|PC_I_field1[2] , CPU_inst|PC_I_field1[2], R3_PVP, 1
instance = comp, \CPU_inst|PC_I_field2[2] , CPU_inst|PC_I_field2[2], R3_PVP, 1
instance = comp, \CPU_inst|PC0|adder_out~2 , CPU_inst|PC0|adder_out~2, R3_PVP, 1
instance = comp, \CPU_inst|PC_I_field1[1] , CPU_inst|PC_I_field1[1], R3_PVP, 1
instance = comp, \CPU_inst|PC_I_field2[1] , CPU_inst|PC_I_field2[1], R3_PVP, 1
instance = comp, \CPU_inst|PC0|adder_out~3 , CPU_inst|PC0|adder_out~3, R3_PVP, 1
instance = comp, \CPU_inst|PC_I_field1[0] , CPU_inst|PC_I_field1[0], R3_PVP, 1
instance = comp, \CPU_inst|PC_I_field2[0] , CPU_inst|PC_I_field2[0], R3_PVP, 1
instance = comp, \CPU_inst|PC0|adder_out[0]~4 , CPU_inst|PC0|adder_out[0]~4, R3_PVP, 1
instance = comp, \CPU_inst|PC0|adder_out[1]~6 , CPU_inst|PC0|adder_out[1]~6, R3_PVP, 1
instance = comp, \CPU_inst|PC0|adder_out[2]~8 , CPU_inst|PC0|adder_out[2]~8, R3_PVP, 1
instance = comp, \CPU_inst|PC0|adder_out[3]~10 , CPU_inst|PC0|adder_out[3]~10, R3_PVP, 1
instance = comp, \CPU_inst|PC0|adder_out[4]~13 , CPU_inst|PC0|adder_out[4]~13, R3_PVP, 1
instance = comp, \CPU_inst|PC0|adder_out[5]~16 , CPU_inst|PC0|adder_out[5]~16, R3_PVP, 1
instance = comp, \CPU_inst|PC0|adder_out[6]~19 , CPU_inst|PC0|adder_out[6]~19, R3_PVP, 1
instance = comp, \CPU_inst|PC0|adder_out[7]~22 , CPU_inst|PC0|adder_out[7]~22, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[7] , CPU_inst|PC0|PC_reg[7], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[7] , CPU_inst|PC0|A_miss[7], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A[7]~11 , CPU_inst|PC0|A[7]~11, R3_PVP, 1
instance = comp, \p_cache_inst|cache_address[5]~5 , p_cache_inst|cache_address[5]~5, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[1][4]~feeder , arbiter_inst|port1_from_mem[1][4]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[1][4] , arbiter_inst|port1_from_mem[1][4], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[1][7]~feeder , arbiter_inst|port1_from_mem[1][7]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[1][7] , arbiter_inst|port1_from_mem[1][7], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[3][3]~feeder , arbiter_inst|port1_from_mem[3][3]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[3][3] , arbiter_inst|port1_from_mem[3][3], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[3][4]~feeder , arbiter_inst|port1_from_mem[3][4]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[3][4] , arbiter_inst|port1_from_mem[3][4], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[3][7]~feeder , arbiter_inst|port1_from_mem[3][7]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[3][7] , arbiter_inst|port1_from_mem[3][7], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[5][3]~feeder , arbiter_inst|port1_from_mem[5][3]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[5][3] , arbiter_inst|port1_from_mem[5][3], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[5][4]~feeder , arbiter_inst|port1_from_mem[5][4]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[5][4] , arbiter_inst|port1_from_mem[5][4], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[5][6]~feeder , arbiter_inst|port1_from_mem[5][6]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[5][6] , arbiter_inst|port1_from_mem[5][6], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[5][7]~feeder , arbiter_inst|port1_from_mem[5][7]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[5][7] , arbiter_inst|port1_from_mem[5][7], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[7][3]~feeder , arbiter_inst|port1_from_mem[7][3]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[7][3] , arbiter_inst|port1_from_mem[7][3], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[7][4]~feeder , arbiter_inst|port1_from_mem[7][4]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[7][4] , arbiter_inst|port1_from_mem[7][4], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[7][7]~feeder , arbiter_inst|port1_from_mem[7][7]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[7][7] , arbiter_inst|port1_from_mem[7][7], R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[11]~34 , p_cache_inst|CPU_address_hold[11]~34, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_next_I[11] , CPU_inst|PC0|A_next_I[11], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate~7 , CPU_inst|PC0|A_current_I_alternate~7, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate[11] , CPU_inst|PC0|A_current_I_alternate[11], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~10 , CPU_inst|PC0|A_current_I~10, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~11 , CPU_inst|PC0|A_current_I~11, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I[11] , CPU_inst|PC0|A_current_I[11], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0~5 , CPU_inst|PC0|A_pipe0~5, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0[11] , CPU_inst|PC0|A_pipe0[11], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1~2 , CPU_inst|PC0|A_pipe1~2, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1[11] , CPU_inst|PC0|A_pipe1[11], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2~2 , CPU_inst|PC0|A_pipe2~2, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2[11] , CPU_inst|PC0|A_pipe2[11], R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[11]~2 , CPU_inst|PC0|PC_reg[11]~2, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~46 , CPU_inst|PC0|Add1~46, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss_next[11] , CPU_inst|PC0|A_miss_next[11], R3_PVP, 1
instance = comp, \CPU_inst|PC0|stack_in[11]~2 , CPU_inst|PC0|stack_in[11]~2, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|input_buf[11] , CPU_inst|PC0|cstack0|input_buf[11], R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~203 , CPU_inst|PC0|cstack0|stack_mem~203, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~235 , CPU_inst|PC0|cstack0|stack_mem~235, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~171 , CPU_inst|PC0|cstack0|stack_mem~171, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~139 , CPU_inst|PC0|cstack0|stack_mem~139, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~278 , CPU_inst|PC0|cstack0|stack_mem~278, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~279 , CPU_inst|PC0|cstack0|stack_mem~279, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~11 , CPU_inst|PC0|cstack0|stack_mem~11, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~43feeder , CPU_inst|PC0|cstack0|stack_mem~43feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~43 , CPU_inst|PC0|cstack0|stack_mem~43, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~280 , CPU_inst|PC0|cstack0|stack_mem~280, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~107 , CPU_inst|PC0|cstack0|stack_mem~107, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~75 , CPU_inst|PC0|cstack0|stack_mem~75, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~281 , CPU_inst|PC0|cstack0|stack_mem~281, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~282 , CPU_inst|PC0|cstack0|stack_mem~282, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~27 , CPU_inst|PC0|cstack0|stack_mem~27, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~91feeder , CPU_inst|PC0|cstack0|stack_mem~91feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~91 , CPU_inst|PC0|cstack0|stack_mem~91, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~276 , CPU_inst|PC0|cstack0|stack_mem~276, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~123 , CPU_inst|PC0|cstack0|stack_mem~123, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~59 , CPU_inst|PC0|cstack0|stack_mem~59, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~277 , CPU_inst|PC0|cstack0|stack_mem~277, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~219feeder , CPU_inst|PC0|cstack0|stack_mem~219feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~219 , CPU_inst|PC0|cstack0|stack_mem~219, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~251 , CPU_inst|PC0|cstack0|stack_mem~251, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~187feeder , CPU_inst|PC0|cstack0|stack_mem~187feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~187 , CPU_inst|PC0|cstack0|stack_mem~187, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~155 , CPU_inst|PC0|cstack0|stack_mem~155, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~283 , CPU_inst|PC0|cstack0|stack_mem~283, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~284 , CPU_inst|PC0|cstack0|stack_mem~284, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~285 , CPU_inst|PC0|cstack0|stack_mem~285, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|output_buf[11] , CPU_inst|PC0|cstack0|output_buf[11], R3_PVP, 1
instance = comp, \CPU_inst|PC0|xec_return_addr[11] , CPU_inst|PC0|xec_return_addr[11], R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~48 , CPU_inst|PC0|Add1~48, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~49 , CPU_inst|PC0|Add1~49, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~50 , CPU_inst|PC0|Add1~50, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~51 , CPU_inst|PC0|Add1~51, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[11] , CPU_inst|PC0|PC_reg[11], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[11] , CPU_inst|PC0|A_miss[11], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A[11]~2 , CPU_inst|PC0|A[11]~2, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[11] , p_cache_inst|CPU_address_hold[11], R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[12]~36 , p_cache_inst|CPU_address_hold[12]~36, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_next_I[12] , CPU_inst|PC0|A_next_I[12], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate~9 , CPU_inst|PC0|A_current_I_alternate~9, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate[12] , CPU_inst|PC0|A_current_I_alternate[12], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~14 , CPU_inst|PC0|A_current_I~14, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~15 , CPU_inst|PC0|A_current_I~15, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I[12] , CPU_inst|PC0|A_current_I[12], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0~7 , CPU_inst|PC0|A_pipe0~7, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0[12] , CPU_inst|PC0|A_pipe0[12], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1~4 , CPU_inst|PC0|A_pipe1~4, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1[12] , CPU_inst|PC0|A_pipe1[12], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2~3 , CPU_inst|PC0|A_pipe2~3, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2[12] , CPU_inst|PC0|A_pipe2[12], R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[12]~4 , CPU_inst|PC0|PC_reg[12]~4, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~52 , CPU_inst|PC0|Add1~52, R3_PVP, 1
instance = comp, \CPU_inst|PC0|stack_in[12]~4 , CPU_inst|PC0|stack_in[12]~4, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|input_buf[12] , CPU_inst|PC0|cstack0|input_buf[12], R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~44 , CPU_inst|PC0|cstack0|stack_mem~44, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~12 , CPU_inst|PC0|cstack0|stack_mem~12, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~300 , CPU_inst|PC0|cstack0|stack_mem~300, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~76 , CPU_inst|PC0|cstack0|stack_mem~76, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~108 , CPU_inst|PC0|cstack0|stack_mem~108, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~301 , CPU_inst|PC0|cstack0|stack_mem~301, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~60feeder , CPU_inst|PC0|cstack0|stack_mem~60feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~60 , CPU_inst|PC0|cstack0|stack_mem~60, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~28 , CPU_inst|PC0|cstack0|stack_mem~28, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~298 , CPU_inst|PC0|cstack0|stack_mem~298, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~124 , CPU_inst|PC0|cstack0|stack_mem~124, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~92feeder , CPU_inst|PC0|cstack0|stack_mem~92feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~92 , CPU_inst|PC0|cstack0|stack_mem~92, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~299 , CPU_inst|PC0|cstack0|stack_mem~299, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~302 , CPU_inst|PC0|cstack0|stack_mem~302, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~140 , CPU_inst|PC0|cstack0|stack_mem~140, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~204feeder , CPU_inst|PC0|cstack0|stack_mem~204feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~204 , CPU_inst|PC0|cstack0|stack_mem~204, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~296 , CPU_inst|PC0|cstack0|stack_mem~296, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~172 , CPU_inst|PC0|cstack0|stack_mem~172, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~236 , CPU_inst|PC0|cstack0|stack_mem~236, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~297 , CPU_inst|PC0|cstack0|stack_mem~297, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~156 , CPU_inst|PC0|cstack0|stack_mem~156, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~220feeder , CPU_inst|PC0|cstack0|stack_mem~220feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~220 , CPU_inst|PC0|cstack0|stack_mem~220, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~303 , CPU_inst|PC0|cstack0|stack_mem~303, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~252 , CPU_inst|PC0|cstack0|stack_mem~252, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~188feeder , CPU_inst|PC0|cstack0|stack_mem~188feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~188 , CPU_inst|PC0|cstack0|stack_mem~188, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~304 , CPU_inst|PC0|cstack0|stack_mem~304, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~305 , CPU_inst|PC0|cstack0|stack_mem~305, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|output_buf[12] , CPU_inst|PC0|cstack0|output_buf[12], R3_PVP, 1
instance = comp, \CPU_inst|PC0|xec_return_addr[12] , CPU_inst|PC0|xec_return_addr[12], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[12]~feeder , CPU_inst|decode_unit0|PC_I_field_reg[12]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|PC_I_field_reg[12] , CPU_inst|decode_unit0|PC_I_field_reg[12], R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~54 , CPU_inst|PC0|Add1~54, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~55 , CPU_inst|PC0|Add1~55, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~56 , CPU_inst|PC0|Add1~56, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~57 , CPU_inst|PC0|Add1~57, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[12] , CPU_inst|PC0|PC_reg[12], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss_next[12] , CPU_inst|PC0|A_miss_next[12], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[12] , CPU_inst|PC0|A_miss[12], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A[12]~4 , CPU_inst|PC0|A[12]~4, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[12] , p_cache_inst|CPU_address_hold[12], R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[13]~38 , p_cache_inst|CPU_address_hold[13]~38, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_next_I[13] , CPU_inst|PC0|A_next_I[13], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate~0 , CPU_inst|PC0|A_current_I_alternate~0, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate[13] , CPU_inst|PC0|A_current_I_alternate[13], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~0 , CPU_inst|PC0|A_current_I~0, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~1 , CPU_inst|PC0|A_current_I~1, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I[13] , CPU_inst|PC0|A_current_I[13], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0~0 , CPU_inst|PC0|A_pipe0~0, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0[13] , CPU_inst|PC0|A_pipe0[13], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1~6 , CPU_inst|PC0|A_pipe1~6, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1[13] , CPU_inst|PC0|A_pipe1[13], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2~4 , CPU_inst|PC0|A_pipe2~4, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2[13] , CPU_inst|PC0|A_pipe2[13], R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[13]~6 , CPU_inst|PC0|PC_reg[13]~6, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss_next[13] , CPU_inst|PC0|A_miss_next[13], R3_PVP, 1
instance = comp, \CPU_inst|PC0|xec_return_addr[13] , CPU_inst|PC0|xec_return_addr[13], R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~60 , CPU_inst|PC0|Add1~60, R3_PVP, 1
instance = comp, \CPU_inst|PC0|stack_in[13]~6 , CPU_inst|PC0|stack_in[13]~6, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|input_buf[13] , CPU_inst|PC0|cstack0|input_buf[13], R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~125feeder , CPU_inst|PC0|cstack0|stack_mem~125feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~125 , CPU_inst|PC0|cstack0|stack_mem~125, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~61 , CPU_inst|PC0|cstack0|stack_mem~61, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~29 , CPU_inst|PC0|cstack0|stack_mem~29, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~93feeder , CPU_inst|PC0|cstack0|stack_mem~93feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~93 , CPU_inst|PC0|cstack0|stack_mem~93, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~316 , CPU_inst|PC0|cstack0|stack_mem~316, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~317 , CPU_inst|PC0|cstack0|stack_mem~317, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~221feeder , CPU_inst|PC0|cstack0|stack_mem~221feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~221 , CPU_inst|PC0|cstack0|stack_mem~221, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~189feeder , CPU_inst|PC0|cstack0|stack_mem~189feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~189 , CPU_inst|PC0|cstack0|stack_mem~189, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~157 , CPU_inst|PC0|cstack0|stack_mem~157, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~323 , CPU_inst|PC0|cstack0|stack_mem~323, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~253 , CPU_inst|PC0|cstack0|stack_mem~253, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~324 , CPU_inst|PC0|cstack0|stack_mem~324, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~173feeder , CPU_inst|PC0|cstack0|stack_mem~173feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~173 , CPU_inst|PC0|cstack0|stack_mem~173, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~141 , CPU_inst|PC0|cstack0|stack_mem~141, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~318 , CPU_inst|PC0|cstack0|stack_mem~318, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~237 , CPU_inst|PC0|cstack0|stack_mem~237, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~205 , CPU_inst|PC0|cstack0|stack_mem~205, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~319 , CPU_inst|PC0|cstack0|stack_mem~319, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~45 , CPU_inst|PC0|cstack0|stack_mem~45, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~13 , CPU_inst|PC0|cstack0|stack_mem~13, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~320 , CPU_inst|PC0|cstack0|stack_mem~320, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~109 , CPU_inst|PC0|cstack0|stack_mem~109, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~77 , CPU_inst|PC0|cstack0|stack_mem~77, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~321 , CPU_inst|PC0|cstack0|stack_mem~321, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~322 , CPU_inst|PC0|cstack0|stack_mem~322, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~325 , CPU_inst|PC0|cstack0|stack_mem~325, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|output_buf[13] , CPU_inst|PC0|cstack0|output_buf[13], R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~61 , CPU_inst|PC0|Add1~61, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~62 , CPU_inst|PC0|Add1~62, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~58 , CPU_inst|PC0|Add1~58, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~63 , CPU_inst|PC0|Add1~63, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[13] , CPU_inst|PC0|PC_reg[13], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[13]~feeder , CPU_inst|PC0|A_miss[13]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[13] , CPU_inst|PC0|A_miss[13], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A[13]~6 , CPU_inst|PC0|A[13]~6, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[13] , p_cache_inst|CPU_address_hold[13], R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[14]~40 , p_cache_inst|CPU_address_hold[14]~40, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_next_I[14] , CPU_inst|PC0|A_next_I[14], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate~3 , CPU_inst|PC0|A_current_I_alternate~3, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate[14] , CPU_inst|PC0|A_current_I_alternate[14], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~2 , CPU_inst|PC0|A_current_I~2, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~3 , CPU_inst|PC0|A_current_I~3, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I[14] , CPU_inst|PC0|A_current_I[14], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0~1 , CPU_inst|PC0|A_pipe0~1, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0[14] , CPU_inst|PC0|A_pipe0[14], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1~8 , CPU_inst|PC0|A_pipe1~8, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1[14] , CPU_inst|PC0|A_pipe1[14], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2~5 , CPU_inst|PC0|A_pipe2~5, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2[14] , CPU_inst|PC0|A_pipe2[14], R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[14]~8 , CPU_inst|PC0|PC_reg[14]~8, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss_next[14] , CPU_inst|PC0|A_miss_next[14], R3_PVP, 1
instance = comp, \CPU_inst|PC0|xec_return_addr[14] , CPU_inst|PC0|xec_return_addr[14], R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~66 , CPU_inst|PC0|Add1~66, R3_PVP, 1
instance = comp, \CPU_inst|PC0|stack_in[14]~8 , CPU_inst|PC0|stack_in[14]~8, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|input_buf[14] , CPU_inst|PC0|cstack0|input_buf[14], R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~142 , CPU_inst|PC0|cstack0|stack_mem~142, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~206feeder , CPU_inst|PC0|cstack0|stack_mem~206feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~206 , CPU_inst|PC0|cstack0|stack_mem~206, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~336 , CPU_inst|PC0|cstack0|stack_mem~336, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~174 , CPU_inst|PC0|cstack0|stack_mem~174, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~238feeder , CPU_inst|PC0|cstack0|stack_mem~238feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~238 , CPU_inst|PC0|cstack0|stack_mem~238, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~337 , CPU_inst|PC0|cstack0|stack_mem~337, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~14 , CPU_inst|PC0|cstack0|stack_mem~14, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~46feeder , CPU_inst|PC0|cstack0|stack_mem~46feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~46 , CPU_inst|PC0|cstack0|stack_mem~46, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~340 , CPU_inst|PC0|cstack0|stack_mem~340, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~78 , CPU_inst|PC0|cstack0|stack_mem~78, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~110 , CPU_inst|PC0|cstack0|stack_mem~110, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~341 , CPU_inst|PC0|cstack0|stack_mem~341, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~62feeder , CPU_inst|PC0|cstack0|stack_mem~62feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~62 , CPU_inst|PC0|cstack0|stack_mem~62, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~30 , CPU_inst|PC0|cstack0|stack_mem~30, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~338 , CPU_inst|PC0|cstack0|stack_mem~338, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~126 , CPU_inst|PC0|cstack0|stack_mem~126, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~94 , CPU_inst|PC0|cstack0|stack_mem~94, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~339 , CPU_inst|PC0|cstack0|stack_mem~339, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~342 , CPU_inst|PC0|cstack0|stack_mem~342, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~222feeder , CPU_inst|PC0|cstack0|stack_mem~222feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~222 , CPU_inst|PC0|cstack0|stack_mem~222, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~158 , CPU_inst|PC0|cstack0|stack_mem~158, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~343 , CPU_inst|PC0|cstack0|stack_mem~343, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~254 , CPU_inst|PC0|cstack0|stack_mem~254, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~190feeder , CPU_inst|PC0|cstack0|stack_mem~190feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~190 , CPU_inst|PC0|cstack0|stack_mem~190, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~344 , CPU_inst|PC0|cstack0|stack_mem~344, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~345 , CPU_inst|PC0|cstack0|stack_mem~345, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|output_buf[14] , CPU_inst|PC0|cstack0|output_buf[14], R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~67 , CPU_inst|PC0|Add1~67, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~68 , CPU_inst|PC0|Add1~68, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~64 , CPU_inst|PC0|Add1~64, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~69 , CPU_inst|PC0|Add1~69, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[14] , CPU_inst|PC0|PC_reg[14], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[14]~feeder , CPU_inst|PC0|A_miss[14]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[14] , CPU_inst|PC0|A_miss[14], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A[14]~8 , CPU_inst|PC0|A[14]~8, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[14] , p_cache_inst|CPU_address_hold[14], R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[15]~42 , p_cache_inst|CPU_address_hold[15]~42, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_next_I[15] , CPU_inst|PC0|A_next_I[15], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate~4 , CPU_inst|PC0|A_current_I_alternate~4, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate[15] , CPU_inst|PC0|A_current_I_alternate[15], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~4 , CPU_inst|PC0|A_current_I~4, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~5 , CPU_inst|PC0|A_current_I~5, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I[15] , CPU_inst|PC0|A_current_I[15], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0~2 , CPU_inst|PC0|A_pipe0~2, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0[15] , CPU_inst|PC0|A_pipe0[15], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1~10 , CPU_inst|PC0|A_pipe1~10, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1[15] , CPU_inst|PC0|A_pipe1[15], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2~6 , CPU_inst|PC0|A_pipe2~6, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2[15] , CPU_inst|PC0|A_pipe2[15], R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[15]~10 , CPU_inst|PC0|PC_reg[15]~10, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~70 , CPU_inst|PC0|Add1~70, R3_PVP, 1
instance = comp, \CPU_inst|PC0|stack_in[15]~10 , CPU_inst|PC0|stack_in[15]~10, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|input_buf[15] , CPU_inst|PC0|cstack0|input_buf[15], R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~191feeder , CPU_inst|PC0|cstack0|stack_mem~191feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~191 , CPU_inst|PC0|cstack0|stack_mem~191, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~159 , CPU_inst|PC0|cstack0|stack_mem~159, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~363 , CPU_inst|PC0|cstack0|stack_mem~363, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~255 , CPU_inst|PC0|cstack0|stack_mem~255, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~223 , CPU_inst|PC0|cstack0|stack_mem~223, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~364 , CPU_inst|PC0|cstack0|stack_mem~364, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~143 , CPU_inst|PC0|cstack0|stack_mem~143, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~175 , CPU_inst|PC0|cstack0|stack_mem~175, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~358 , CPU_inst|PC0|cstack0|stack_mem~358, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~239 , CPU_inst|PC0|cstack0|stack_mem~239, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~207feeder , CPU_inst|PC0|cstack0|stack_mem~207feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~207 , CPU_inst|PC0|cstack0|stack_mem~207, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~359 , CPU_inst|PC0|cstack0|stack_mem~359, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~79 , CPU_inst|PC0|cstack0|stack_mem~79, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~111 , CPU_inst|PC0|cstack0|stack_mem~111, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~15 , CPU_inst|PC0|cstack0|stack_mem~15, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~47feeder , CPU_inst|PC0|cstack0|stack_mem~47feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~47 , CPU_inst|PC0|cstack0|stack_mem~47, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~360 , CPU_inst|PC0|cstack0|stack_mem~360, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~361 , CPU_inst|PC0|cstack0|stack_mem~361, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~362 , CPU_inst|PC0|cstack0|stack_mem~362, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~127feeder , CPU_inst|PC0|cstack0|stack_mem~127feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~127 , CPU_inst|PC0|cstack0|stack_mem~127, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~63 , CPU_inst|PC0|cstack0|stack_mem~63, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~31 , CPU_inst|PC0|cstack0|stack_mem~31, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~95feeder , CPU_inst|PC0|cstack0|stack_mem~95feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~95 , CPU_inst|PC0|cstack0|stack_mem~95, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~356 , CPU_inst|PC0|cstack0|stack_mem~356, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~357 , CPU_inst|PC0|cstack0|stack_mem~357, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~365 , CPU_inst|PC0|cstack0|stack_mem~365, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|output_buf[15] , CPU_inst|PC0|cstack0|output_buf[15], R3_PVP, 1
instance = comp, \CPU_inst|PC0|xec_return_addr[15] , CPU_inst|PC0|xec_return_addr[15], R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~72 , CPU_inst|PC0|Add1~72, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~73 , CPU_inst|PC0|Add1~73, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~74 , CPU_inst|PC0|Add1~74, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~75 , CPU_inst|PC0|Add1~75, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[15] , CPU_inst|PC0|PC_reg[15], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss_next[15] , CPU_inst|PC0|A_miss_next[15], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[15] , CPU_inst|PC0|A_miss[15], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A[15]~10 , CPU_inst|PC0|A[15]~10, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[15] , p_cache_inst|CPU_address_hold[15], R3_PVP, 1
instance = comp, \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 , p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11, R3_PVP, 1
instance = comp, \p_cache_inst|Mux3~0 , p_cache_inst|Mux3~0, R3_PVP, 1
instance = comp, \p_cache_inst|Mux3~1 , p_cache_inst|Mux3~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate~2 , CPU_inst|decode_unit0|I_alternate~2, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate[12] , CPU_inst|decode_unit0|I_alternate[12], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg~17 , CPU_inst|decode_unit0|I_reg~17, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[12]~0 , CPU_inst|decode_unit0|I_reg[12]~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[12] , CPU_inst|decode_unit0|I_reg[12], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|Mux1~0 , CPU_inst|decode_unit0|Mux1~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|RC_reg~0 , CPU_inst|decode_unit0|RC_reg~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|RC_reg , CPU_inst|decode_unit0|RC_reg, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|hazard~12 , CPU_inst|hazard_unit0|hazard~12, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate~2 , CPU_inst|PC0|A_current_I_alternate~2, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate[6] , CPU_inst|PC0|A_current_I_alternate[6], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~20 , CPU_inst|PC0|A_current_I~20, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~21 , CPU_inst|PC0|A_current_I~21, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I[6] , CPU_inst|PC0|A_current_I[6], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0~10 , CPU_inst|PC0|A_pipe0~10, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0[6] , CPU_inst|PC0|A_pipe0[6], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1~9 , CPU_inst|PC0|A_pipe1~9, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1[6] , CPU_inst|PC0|A_pipe1[6], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2~11 , CPU_inst|PC0|A_pipe2~11, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2[6] , CPU_inst|PC0|A_pipe2[6], R3_PVP, 1
instance = comp, \CPU_inst|PC0|stack_in[6]~9 , CPU_inst|PC0|stack_in[6]~9, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|input_buf[6] , CPU_inst|PC0|cstack0|input_buf[6], R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~198feeder , CPU_inst|PC0|cstack0|stack_mem~198feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~198 , CPU_inst|PC0|cstack0|stack_mem~198, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~214 , CPU_inst|PC0|cstack0|stack_mem~214, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~70 , CPU_inst|PC0|cstack0|stack_mem~70, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~86feeder , CPU_inst|PC0|cstack0|stack_mem~86feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~86 , CPU_inst|PC0|cstack0|stack_mem~86, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~348 , CPU_inst|PC0|cstack0|stack_mem~348, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~349 , CPU_inst|PC0|cstack0|stack_mem~349, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~134feeder , CPU_inst|PC0|cstack0|stack_mem~134feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~134 , CPU_inst|PC0|cstack0|stack_mem~134, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~6 , CPU_inst|PC0|cstack0|stack_mem~6, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~350 , CPU_inst|PC0|cstack0|stack_mem~350, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~150 , CPU_inst|PC0|cstack0|stack_mem~150, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~22 , CPU_inst|PC0|cstack0|stack_mem~22, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~351 , CPU_inst|PC0|cstack0|stack_mem~351, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~352 , CPU_inst|PC0|cstack0|stack_mem~352, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~230feeder , CPU_inst|PC0|cstack0|stack_mem~230feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~230 , CPU_inst|PC0|cstack0|stack_mem~230, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~246 , CPU_inst|PC0|cstack0|stack_mem~246, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~118feeder , CPU_inst|PC0|cstack0|stack_mem~118feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~118 , CPU_inst|PC0|cstack0|stack_mem~118, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~102 , CPU_inst|PC0|cstack0|stack_mem~102, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~353 , CPU_inst|PC0|cstack0|stack_mem~353, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~354 , CPU_inst|PC0|cstack0|stack_mem~354, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~38 , CPU_inst|PC0|cstack0|stack_mem~38, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~166 , CPU_inst|PC0|cstack0|stack_mem~166, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~346 , CPU_inst|PC0|cstack0|stack_mem~346, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~54 , CPU_inst|PC0|cstack0|stack_mem~54, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~182 , CPU_inst|PC0|cstack0|stack_mem~182, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~347 , CPU_inst|PC0|cstack0|stack_mem~347, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~355 , CPU_inst|PC0|cstack0|stack_mem~355, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|output_buf[6] , CPU_inst|PC0|cstack0|output_buf[6], R3_PVP, 1
instance = comp, \CPU_inst|PC0|xec_return_addr[6] , CPU_inst|PC0|xec_return_addr[6], R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~22 , CPU_inst|PC0|PC_reg~22, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~23 , CPU_inst|PC0|PC_reg~23, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss_next[6] , CPU_inst|PC0|A_miss_next[6], R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~83 , CPU_inst|PC0|Add1~83, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[6]~9 , CPU_inst|PC0|PC_reg[6]~9, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[6] , CPU_inst|PC0|PC_reg[6], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[6] , CPU_inst|PC0|A_miss[6], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A[6]~9 , CPU_inst|PC0|A[6]~9, R3_PVP, 1
instance = comp, \p_cache_inst|cache_address[4]~4 , p_cache_inst|cache_address[4]~4, R3_PVP, 1
instance = comp, \p_cache_inst|Mux4~0 , p_cache_inst|Mux4~0, R3_PVP, 1
instance = comp, \p_cache_inst|Mux4~1 , p_cache_inst|Mux4~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate~0 , CPU_inst|decode_unit0|I_alternate~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate[11] , CPU_inst|decode_unit0|I_alternate[11], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg~16 , CPU_inst|decode_unit0|I_reg~16, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[11]~12 , CPU_inst|decode_unit0|I_reg[11]~12, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[11] , CPU_inst|decode_unit0|I_reg[11], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|CALL~0 , CPU_inst|decode_unit0|CALL~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|CALL~1 , CPU_inst|decode_unit0|CALL~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|CALL , CPU_inst|decode_unit0|CALL, R3_PVP, 1
instance = comp, \CPU_inst|CALL1~0 , CPU_inst|CALL1~0, R3_PVP, 1
instance = comp, \CPU_inst|CALL1 , CPU_inst|CALL1, R3_PVP, 1
instance = comp, \CPU_inst|CALL2~0 , CPU_inst|CALL2~0, R3_PVP, 1
instance = comp, \CPU_inst|CALL2 , CPU_inst|CALL2, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|address~15 , CPU_inst|PC0|cstack0|address~15, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|address[0] , CPU_inst|PC0|cstack0|address[0], R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|address[1]~6 , CPU_inst|PC0|cstack0|address[1]~6, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|address[1] , CPU_inst|PC0|cstack0|address[1], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_next_I[5] , CPU_inst|PC0|A_next_I[5], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate~11 , CPU_inst|PC0|A_current_I_alternate~11, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate[5] , CPU_inst|PC0|A_current_I_alternate[5], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~18 , CPU_inst|PC0|A_current_I~18, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~19 , CPU_inst|PC0|A_current_I~19, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I[5] , CPU_inst|PC0|A_current_I[5], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0~9 , CPU_inst|PC0|A_pipe0~9, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0[5] , CPU_inst|PC0|A_pipe0[5], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1~7 , CPU_inst|PC0|A_pipe1~7, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1[5] , CPU_inst|PC0|A_pipe1[5], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2~10 , CPU_inst|PC0|A_pipe2~10, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2[5] , CPU_inst|PC0|A_pipe2[5], R3_PVP, 1
instance = comp, \CPU_inst|PC0|stack_in[5]~7 , CPU_inst|PC0|stack_in[5]~7, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|input_buf[5] , CPU_inst|PC0|cstack0|input_buf[5], R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~181feeder , CPU_inst|PC0|cstack0|stack_mem~181feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~181 , CPU_inst|PC0|cstack0|stack_mem~181, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~165 , CPU_inst|PC0|cstack0|stack_mem~165, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~53feeder , CPU_inst|PC0|cstack0|stack_mem~53feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~53 , CPU_inst|PC0|cstack0|stack_mem~53, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~37 , CPU_inst|PC0|cstack0|stack_mem~37, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~326 , CPU_inst|PC0|cstack0|stack_mem~326, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~327 , CPU_inst|PC0|cstack0|stack_mem~327, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~85 , CPU_inst|PC0|cstack0|stack_mem~85, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~213 , CPU_inst|PC0|cstack0|stack_mem~213, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~197 , CPU_inst|PC0|cstack0|stack_mem~197, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~69 , CPU_inst|PC0|cstack0|stack_mem~69, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~328 , CPU_inst|PC0|cstack0|stack_mem~328, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~329 , CPU_inst|PC0|cstack0|stack_mem~329, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~133 , CPU_inst|PC0|cstack0|stack_mem~133, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~149 , CPU_inst|PC0|cstack0|stack_mem~149, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~21 , CPU_inst|PC0|cstack0|stack_mem~21, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~5 , CPU_inst|PC0|cstack0|stack_mem~5, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~330 , CPU_inst|PC0|cstack0|stack_mem~330, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~331 , CPU_inst|PC0|cstack0|stack_mem~331, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~332 , CPU_inst|PC0|cstack0|stack_mem~332, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~229 , CPU_inst|PC0|cstack0|stack_mem~229, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~101 , CPU_inst|PC0|cstack0|stack_mem~101, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~333 , CPU_inst|PC0|cstack0|stack_mem~333, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~245 , CPU_inst|PC0|cstack0|stack_mem~245, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~117feeder , CPU_inst|PC0|cstack0|stack_mem~117feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~117 , CPU_inst|PC0|cstack0|stack_mem~117, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~334 , CPU_inst|PC0|cstack0|stack_mem~334, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~335 , CPU_inst|PC0|cstack0|stack_mem~335, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|output_buf[5] , CPU_inst|PC0|cstack0|output_buf[5], R3_PVP, 1
instance = comp, \CPU_inst|PC0|xec_return_addr[5] , CPU_inst|PC0|xec_return_addr[5], R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~20 , CPU_inst|PC0|PC_reg~20, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~21 , CPU_inst|PC0|PC_reg~21, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~82 , CPU_inst|PC0|Add1~82, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[5]~7 , CPU_inst|PC0|PC_reg[5]~7, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[5] , CPU_inst|PC0|PC_reg[5], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss_next[5] , CPU_inst|PC0|A_miss_next[5], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[5] , CPU_inst|PC0|A_miss[5], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A[5]~7 , CPU_inst|PC0|A[5]~7, R3_PVP, 1
instance = comp, \p_cache_inst|cache_address[3]~3 , p_cache_inst|cache_address[3]~3, R3_PVP, 1
instance = comp, \p_cache_inst|Mux5~0 , p_cache_inst|Mux5~0, R3_PVP, 1
instance = comp, \p_cache_inst|Mux5~1 , p_cache_inst|Mux5~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate~12 , CPU_inst|decode_unit0|I_alternate~12, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate[10] , CPU_inst|decode_unit0|I_alternate[10], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg~27 , CPU_inst|decode_unit0|I_reg~27, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[10]~10 , CPU_inst|decode_unit0|I_reg[10]~10, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[10] , CPU_inst|decode_unit0|I_reg[10], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|Mux8~0 , CPU_inst|decode_unit0|Mux8~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|RET~0 , CPU_inst|decode_unit0|RET~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|RET~1 , CPU_inst|decode_unit0|RET~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|RET , CPU_inst|decode_unit0|RET, R3_PVP, 1
instance = comp, \CPU_inst|PC0|always2~3 , CPU_inst|PC0|always2~3, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_next_I[4] , CPU_inst|PC0|A_next_I[4], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate~10 , CPU_inst|PC0|A_current_I_alternate~10, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate[4] , CPU_inst|PC0|A_current_I_alternate[4], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~16 , CPU_inst|PC0|A_current_I~16, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~17 , CPU_inst|PC0|A_current_I~17, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I[4] , CPU_inst|PC0|A_current_I[4], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0~8 , CPU_inst|PC0|A_pipe0~8, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0[4] , CPU_inst|PC0|A_pipe0[4], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1~5 , CPU_inst|PC0|A_pipe1~5, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1[4] , CPU_inst|PC0|A_pipe1[4], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2~9 , CPU_inst|PC0|A_pipe2~9, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2[4] , CPU_inst|PC0|A_pipe2[4], R3_PVP, 1
instance = comp, \CPU_inst|PC0|stack_in[4]~5 , CPU_inst|PC0|stack_in[4]~5, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|input_buf[4] , CPU_inst|PC0|cstack0|input_buf[4], R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~228feeder , CPU_inst|PC0|cstack0|stack_mem~228feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~228 , CPU_inst|PC0|cstack0|stack_mem~228, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~244 , CPU_inst|PC0|cstack0|stack_mem~244, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~116 , CPU_inst|PC0|cstack0|stack_mem~116, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~100 , CPU_inst|PC0|cstack0|stack_mem~100, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~313 , CPU_inst|PC0|cstack0|stack_mem~313, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~314 , CPU_inst|PC0|cstack0|stack_mem~314, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~180 , CPU_inst|PC0|cstack0|stack_mem~180, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~52 , CPU_inst|PC0|cstack0|stack_mem~52, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~36 , CPU_inst|PC0|cstack0|stack_mem~36, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~164 , CPU_inst|PC0|cstack0|stack_mem~164, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~306 , CPU_inst|PC0|cstack0|stack_mem~306, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~307 , CPU_inst|PC0|cstack0|stack_mem~307, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~132feeder , CPU_inst|PC0|cstack0|stack_mem~132feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~132 , CPU_inst|PC0|cstack0|stack_mem~132, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~4 , CPU_inst|PC0|cstack0|stack_mem~4, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~310 , CPU_inst|PC0|cstack0|stack_mem~310, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~20 , CPU_inst|PC0|cstack0|stack_mem~20, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~148 , CPU_inst|PC0|cstack0|stack_mem~148, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~311 , CPU_inst|PC0|cstack0|stack_mem~311, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~196 , CPU_inst|PC0|cstack0|stack_mem~196, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~212 , CPU_inst|PC0|cstack0|stack_mem~212, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~84 , CPU_inst|PC0|cstack0|stack_mem~84, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~68 , CPU_inst|PC0|cstack0|stack_mem~68, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~308 , CPU_inst|PC0|cstack0|stack_mem~308, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~309 , CPU_inst|PC0|cstack0|stack_mem~309, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~312 , CPU_inst|PC0|cstack0|stack_mem~312, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~315 , CPU_inst|PC0|cstack0|stack_mem~315, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|output_buf[4] , CPU_inst|PC0|cstack0|output_buf[4], R3_PVP, 1
instance = comp, \CPU_inst|PC0|xec_return_addr[4] , CPU_inst|PC0|xec_return_addr[4], R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~18 , CPU_inst|PC0|PC_reg~18, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~19 , CPU_inst|PC0|PC_reg~19, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[4]~5 , CPU_inst|PC0|PC_reg[4]~5, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[4] , CPU_inst|PC0|PC_reg[4], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss_next[4] , CPU_inst|PC0|A_miss_next[4], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[4] , CPU_inst|PC0|A_miss[4], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A[4]~5 , CPU_inst|PC0|A[4]~5, R3_PVP, 1
instance = comp, \p_cache_inst|cache_address[2]~2 , p_cache_inst|cache_address[2]~2, R3_PVP, 1
instance = comp, \p_cache_inst|Mux2~0 , p_cache_inst|Mux2~0, R3_PVP, 1
instance = comp, \p_cache_inst|Mux2~1 , p_cache_inst|Mux2~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate~5 , CPU_inst|decode_unit0|I_alternate~5, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate[13] , CPU_inst|decode_unit0|I_alternate[13], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg~20 , CPU_inst|decode_unit0|I_reg~20, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[13]~14 , CPU_inst|decode_unit0|I_reg[13]~14, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[13] , CPU_inst|decode_unit0|I_reg[13], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|JMP~0 , CPU_inst|decode_unit0|JMP~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|JMP~1 , CPU_inst|decode_unit0|JMP~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|JMP , CPU_inst|decode_unit0|JMP, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_next_I[0] , CPU_inst|PC0|A_next_I[0], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate~17 , CPU_inst|PC0|A_current_I_alternate~17, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate[0] , CPU_inst|PC0|A_current_I_alternate[0], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~30 , CPU_inst|PC0|A_current_I~30, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~31 , CPU_inst|PC0|A_current_I~31, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I[0] , CPU_inst|PC0|A_current_I[0], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0~15 , CPU_inst|PC0|A_pipe0~15, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0[0] , CPU_inst|PC0|A_pipe0[0], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1~15 , CPU_inst|PC0|A_pipe1~15, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1[0] , CPU_inst|PC0|A_pipe1[0], R3_PVP, 1
instance = comp, \CPU_inst|PC0|xec_return_addr[0] , CPU_inst|PC0|xec_return_addr[0], R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~33 , CPU_inst|PC0|PC_reg~33, R3_PVP, 1
instance = comp, \intcon_inst|int_addr~0 , intcon_inst|int_addr~0, R3_PVP, 1
instance = comp, \intcon_inst|interrupt[4]~0 , intcon_inst|interrupt[4]~0, R3_PVP, 1
instance = comp, \intcon_inst|int_addr~1 , intcon_inst|int_addr~1, R3_PVP, 1
instance = comp, \intcon_inst|interrupt[2] , intcon_inst|interrupt[2], R3_PVP, 1
instance = comp, \intcon_inst|int_addr~3 , intcon_inst|int_addr~3, R3_PVP, 1
instance = comp, \intcon_inst|int_addr~4 , intcon_inst|int_addr~4, R3_PVP, 1
instance = comp, \intcon_inst|int_addr[0] , intcon_inst|int_addr[0], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2~15 , CPU_inst|PC0|A_pipe2~15, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2[0] , CPU_inst|PC0|A_pipe2[0], R3_PVP, 1
instance = comp, \CPU_inst|PC0|stack_in[0]~15 , CPU_inst|PC0|stack_in[0]~15, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|input_buf[0] , CPU_inst|PC0|cstack0|input_buf[0], R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~224 , CPU_inst|PC0|cstack0|stack_mem~224, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~96 , CPU_inst|PC0|cstack0|stack_mem~96, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~413 , CPU_inst|PC0|cstack0|stack_mem~413, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~240 , CPU_inst|PC0|cstack0|stack_mem~240, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~112feeder , CPU_inst|PC0|cstack0|stack_mem~112feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~112 , CPU_inst|PC0|cstack0|stack_mem~112, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~414 , CPU_inst|PC0|cstack0|stack_mem~414, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~80feeder , CPU_inst|PC0|cstack0|stack_mem~80feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~80 , CPU_inst|PC0|cstack0|stack_mem~80, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~208 , CPU_inst|PC0|cstack0|stack_mem~208, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~192 , CPU_inst|PC0|cstack0|stack_mem~192, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~64 , CPU_inst|PC0|cstack0|stack_mem~64, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~408 , CPU_inst|PC0|cstack0|stack_mem~408, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~409 , CPU_inst|PC0|cstack0|stack_mem~409, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~128feeder , CPU_inst|PC0|cstack0|stack_mem~128feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~128 , CPU_inst|PC0|cstack0|stack_mem~128, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~144 , CPU_inst|PC0|cstack0|stack_mem~144, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~16 , CPU_inst|PC0|cstack0|stack_mem~16, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~0 , CPU_inst|PC0|cstack0|stack_mem~0, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~410 , CPU_inst|PC0|cstack0|stack_mem~410, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~411 , CPU_inst|PC0|cstack0|stack_mem~411, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~412 , CPU_inst|PC0|cstack0|stack_mem~412, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~48feeder , CPU_inst|PC0|cstack0|stack_mem~48feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~48 , CPU_inst|PC0|cstack0|stack_mem~48, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~32 , CPU_inst|PC0|cstack0|stack_mem~32, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~406 , CPU_inst|PC0|cstack0|stack_mem~406, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~160 , CPU_inst|PC0|cstack0|stack_mem~160, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~176feeder , CPU_inst|PC0|cstack0|stack_mem~176feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~176 , CPU_inst|PC0|cstack0|stack_mem~176, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~407 , CPU_inst|PC0|cstack0|stack_mem~407, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~415 , CPU_inst|PC0|cstack0|stack_mem~415, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|output_buf[0] , CPU_inst|PC0|cstack0|output_buf[0], R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~32 , CPU_inst|PC0|PC_reg~32, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~34 , CPU_inst|PC0|PC_reg~34, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[0]~15 , CPU_inst|PC0|PC_reg[0]~15, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[0] , CPU_inst|PC0|PC_reg[0], R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~18 , CPU_inst|PC0|Add1~18, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~20 , CPU_inst|PC0|Add1~20, R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~80 , CPU_inst|PC0|Add1~80, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_next_I[3] , CPU_inst|PC0|A_next_I[3], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate~8 , CPU_inst|PC0|A_current_I_alternate~8, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate[3] , CPU_inst|PC0|A_current_I_alternate[3], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~12 , CPU_inst|PC0|A_current_I~12, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~13 , CPU_inst|PC0|A_current_I~13, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I[3] , CPU_inst|PC0|A_current_I[3], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0~6 , CPU_inst|PC0|A_pipe0~6, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0[3] , CPU_inst|PC0|A_pipe0[3], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1~3 , CPU_inst|PC0|A_pipe1~3, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1[3] , CPU_inst|PC0|A_pipe1[3], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2~8 , CPU_inst|PC0|A_pipe2~8, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2[3] , CPU_inst|PC0|A_pipe2[3], R3_PVP, 1
instance = comp, \CPU_inst|PC0|stack_in[3]~3 , CPU_inst|PC0|stack_in[3]~3, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|input_buf[3] , CPU_inst|PC0|cstack0|input_buf[3], R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~227 , CPU_inst|PC0|cstack0|stack_mem~227, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~99 , CPU_inst|PC0|cstack0|stack_mem~99, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~293 , CPU_inst|PC0|cstack0|stack_mem~293, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~243 , CPU_inst|PC0|cstack0|stack_mem~243, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~115 , CPU_inst|PC0|cstack0|stack_mem~115, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~294 , CPU_inst|PC0|cstack0|stack_mem~294, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~131feeder , CPU_inst|PC0|cstack0|stack_mem~131feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~131 , CPU_inst|PC0|cstack0|stack_mem~131, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~147 , CPU_inst|PC0|cstack0|stack_mem~147, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~19 , CPU_inst|PC0|cstack0|stack_mem~19, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~3 , CPU_inst|PC0|cstack0|stack_mem~3, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~290 , CPU_inst|PC0|cstack0|stack_mem~290, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~291 , CPU_inst|PC0|cstack0|stack_mem~291, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~195feeder , CPU_inst|PC0|cstack0|stack_mem~195feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~195 , CPU_inst|PC0|cstack0|stack_mem~195, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~67 , CPU_inst|PC0|cstack0|stack_mem~67, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~288 , CPU_inst|PC0|cstack0|stack_mem~288, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~211 , CPU_inst|PC0|cstack0|stack_mem~211, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~83 , CPU_inst|PC0|cstack0|stack_mem~83, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~289 , CPU_inst|PC0|cstack0|stack_mem~289, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~292 , CPU_inst|PC0|cstack0|stack_mem~292, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~179 , CPU_inst|PC0|cstack0|stack_mem~179, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~163 , CPU_inst|PC0|cstack0|stack_mem~163, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~51feeder , CPU_inst|PC0|cstack0|stack_mem~51feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~51 , CPU_inst|PC0|cstack0|stack_mem~51, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~35 , CPU_inst|PC0|cstack0|stack_mem~35, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~286 , CPU_inst|PC0|cstack0|stack_mem~286, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~287 , CPU_inst|PC0|cstack0|stack_mem~287, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~295 , CPU_inst|PC0|cstack0|stack_mem~295, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|output_buf[3] , CPU_inst|PC0|cstack0|output_buf[3], R3_PVP, 1
instance = comp, \CPU_inst|PC0|xec_return_addr[3] , CPU_inst|PC0|xec_return_addr[3], R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~16 , CPU_inst|PC0|PC_reg~16, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~17 , CPU_inst|PC0|PC_reg~17, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[3]~3 , CPU_inst|PC0|PC_reg[3]~3, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[3] , CPU_inst|PC0|PC_reg[3], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss_next[3] , CPU_inst|PC0|A_miss_next[3], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[3] , CPU_inst|PC0|A_miss[3], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A[3]~3 , CPU_inst|PC0|A[3]~3, R3_PVP, 1
instance = comp, \p_cache_inst|cache_address[1]~1 , p_cache_inst|cache_address[1]~1, R3_PVP, 1
instance = comp, \p_cache_inst|Mux14~0 , p_cache_inst|Mux14~0, R3_PVP, 1
instance = comp, \p_cache_inst|Mux14~1 , p_cache_inst|Mux14~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate~7 , CPU_inst|decode_unit0|I_alternate~7, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate[1] , CPU_inst|decode_unit0|I_alternate[1], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg~22 , CPU_inst|decode_unit0|I_reg~22, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[1]~2 , CPU_inst|decode_unit0|I_reg[1]~2, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[1] , CPU_inst|decode_unit0|I_reg[1], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|dest_waddr_reg~1 , CPU_inst|decode_unit0|dest_waddr_reg~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|dest_waddr_reg[1] , CPU_inst|decode_unit0|dest_waddr_reg[1], R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr1[1] , CPU_inst|dest_waddr1[1], R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr2[1] , CPU_inst|dest_waddr2[1], R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr3[1]~feeder , CPU_inst|dest_waddr3[1]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr3[1] , CPU_inst|dest_waddr3[1], R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr4[1]~feeder , CPU_inst|dest_waddr4[1]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|dest_waddr4[1] , CPU_inst|dest_waddr4[1], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Decoder0~3 , CPU_inst|reg_file0|Decoder0~3, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivl_reg[0] , CPU_inst|reg_file0|ivl_reg[0], R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold~16 , d_cache_inst|CPU_address_hold~16, R3_PVP, 1
instance = comp, \d_cache_inst|CPU_address_hold[8] , d_cache_inst|CPU_address_hold[8], R3_PVP, 1
instance = comp, \d_cache_inst|WideAnd0~1 , d_cache_inst|WideAnd0~1, R3_PVP, 1
instance = comp, \d_cache_inst|WideAnd0~2 , d_cache_inst|WideAnd0~2, R3_PVP, 1
instance = comp, \d_cache_inst|reset_active~0 , d_cache_inst|reset_active~0, R3_PVP, 1
instance = comp, \d_cache_inst|flush_active , d_cache_inst|flush_active, R3_PVP, 1
instance = comp, \d_cache_inst|fetch_active~0 , d_cache_inst|fetch_active~0, R3_PVP, 1
instance = comp, \d_cache_inst|fetch_active~1 , d_cache_inst|fetch_active~1, R3_PVP, 1
instance = comp, \d_cache_inst|fetch_active , d_cache_inst|fetch_active, R3_PVP, 1
instance = comp, \MSC_inst|prev_p2_req , MSC_inst|prev_p2_req, R3_PVP, 1
instance = comp, \MSC_inst|p2_active~0 , MSC_inst|p2_active~0, R3_PVP, 1
instance = comp, \MSC_inst|p2_active , MSC_inst|p2_active, R3_PVP, 1
instance = comp, \MSC_inst|p2_flush_reg~0 , MSC_inst|p2_flush_reg~0, R3_PVP, 1
instance = comp, \MSC_inst|p2_control_enable~1 , MSC_inst|p2_control_enable~1, R3_PVP, 1
instance = comp, \MSC_inst|p2_control_enable , MSC_inst|p2_control_enable, R3_PVP, 1
instance = comp, \MSC_inst|p2_reset_reg~1 , MSC_inst|p2_reset_reg~1, R3_PVP, 1
instance = comp, \MSC_inst|p2_flush_reg , MSC_inst|p2_flush_reg, R3_PVP, 1
instance = comp, \MSC_inst|prev_p2_flush_reg~feeder , MSC_inst|prev_p2_flush_reg~feeder, R3_PVP, 1
instance = comp, \MSC_inst|prev_p2_flush_reg , MSC_inst|prev_p2_flush_reg, R3_PVP, 1
instance = comp, \MSC_inst|p2_idle~0 , MSC_inst|p2_idle~0, R3_PVP, 1
instance = comp, \MSC_inst|p2_flush_req~0 , MSC_inst|p2_flush_req~0, R3_PVP, 1
instance = comp, \MSC_inst|p2_flush_req , MSC_inst|p2_flush_req, R3_PVP, 1
instance = comp, \MSC_inst|p2_flush , MSC_inst|p2_flush, R3_PVP, 1
instance = comp, \d_cache_inst|always0~3 , d_cache_inst|always0~3, R3_PVP, 1
instance = comp, \d_cache_inst|d_miss_hold~0 , d_cache_inst|d_miss_hold~0, R3_PVP, 1
instance = comp, \d_cache_inst|d_miss_hold , d_cache_inst|d_miss_hold, R3_PVP, 1
instance = comp, \d_cache_inst|d_cache_miss~0 , d_cache_inst|d_cache_miss~0, R3_PVP, 1
instance = comp, \d_cache_inst|d_cache_miss~1 , d_cache_inst|d_cache_miss~1, R3_PVP, 1
instance = comp, \d_cache_inst|d_cache_miss~2 , d_cache_inst|d_cache_miss~2, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|data_hazard , CPU_inst|hazard_unit0|data_hazard, R3_PVP, 1
instance = comp, \CPU_inst|XEC2 , CPU_inst|XEC2, R3_PVP, 1
instance = comp, \CPU_inst|PC0|stage2_branch~0 , CPU_inst|PC0|stage2_branch~0, R3_PVP, 1
instance = comp, \CPU_inst|PC0|WideOr0~3 , CPU_inst|PC0|WideOr0~3, R3_PVP, 1
instance = comp, \CPU_inst|PC0|stage2_branch~1 , CPU_inst|PC0|stage2_branch~1, R3_PVP, 1
instance = comp, \CPU_inst|NZT2~0 , CPU_inst|NZT2~0, R3_PVP, 1
instance = comp, \CPU_inst|NZT2 , CPU_inst|NZT2, R3_PVP, 1
instance = comp, \CPU_inst|PC0|stack_pop~0 , CPU_inst|PC0|stack_pop~0, R3_PVP, 1
instance = comp, \CPU_inst|PC0|stack_pop~1 , CPU_inst|PC0|stack_pop~1, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|address[3]~13 , CPU_inst|PC0|cstack0|address[3]~13, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|address[3] , CPU_inst|PC0|cstack0|address[3], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_next_I[2] , CPU_inst|PC0|A_next_I[2], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate~15 , CPU_inst|PC0|A_current_I_alternate~15, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate[2] , CPU_inst|PC0|A_current_I_alternate[2], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~26 , CPU_inst|PC0|A_current_I~26, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~27 , CPU_inst|PC0|A_current_I~27, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I[2] , CPU_inst|PC0|A_current_I[2], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0~13 , CPU_inst|PC0|A_pipe0~13, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0[2] , CPU_inst|PC0|A_pipe0[2], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1~13 , CPU_inst|PC0|A_pipe1~13, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1[2] , CPU_inst|PC0|A_pipe1[2], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2~13 , CPU_inst|PC0|A_pipe2~13, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2[2] , CPU_inst|PC0|A_pipe2[2], R3_PVP, 1
instance = comp, \CPU_inst|PC0|stack_in[2]~13 , CPU_inst|PC0|stack_in[2]~13, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|input_buf[2] , CPU_inst|PC0|cstack0|input_buf[2], R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~226 , CPU_inst|PC0|cstack0|stack_mem~226, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~242 , CPU_inst|PC0|cstack0|stack_mem~242, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~98 , CPU_inst|PC0|cstack0|stack_mem~98, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~114feeder , CPU_inst|PC0|cstack0|stack_mem~114feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~114 , CPU_inst|PC0|cstack0|stack_mem~114, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~393 , CPU_inst|PC0|cstack0|stack_mem~393, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~394 , CPU_inst|PC0|cstack0|stack_mem~394, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~130feeder , CPU_inst|PC0|cstack0|stack_mem~130feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~130 , CPU_inst|PC0|cstack0|stack_mem~130, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~2 , CPU_inst|PC0|cstack0|stack_mem~2, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~390 , CPU_inst|PC0|cstack0|stack_mem~390, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~146 , CPU_inst|PC0|cstack0|stack_mem~146, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~18 , CPU_inst|PC0|cstack0|stack_mem~18, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~391 , CPU_inst|PC0|cstack0|stack_mem~391, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~194feeder , CPU_inst|PC0|cstack0|stack_mem~194feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~194 , CPU_inst|PC0|cstack0|stack_mem~194, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~210 , CPU_inst|PC0|cstack0|stack_mem~210, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~66 , CPU_inst|PC0|cstack0|stack_mem~66, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~82feeder , CPU_inst|PC0|cstack0|stack_mem~82feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~82 , CPU_inst|PC0|cstack0|stack_mem~82, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~388 , CPU_inst|PC0|cstack0|stack_mem~388, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~389 , CPU_inst|PC0|cstack0|stack_mem~389, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~392 , CPU_inst|PC0|cstack0|stack_mem~392, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~178feeder , CPU_inst|PC0|cstack0|stack_mem~178feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~178 , CPU_inst|PC0|cstack0|stack_mem~178, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~50 , CPU_inst|PC0|cstack0|stack_mem~50, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~34 , CPU_inst|PC0|cstack0|stack_mem~34, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~162 , CPU_inst|PC0|cstack0|stack_mem~162, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~386 , CPU_inst|PC0|cstack0|stack_mem~386, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~387 , CPU_inst|PC0|cstack0|stack_mem~387, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~395 , CPU_inst|PC0|cstack0|stack_mem~395, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|output_buf[2] , CPU_inst|PC0|cstack0|output_buf[2], R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~26 , CPU_inst|PC0|PC_reg~26, R3_PVP, 1
instance = comp, \CPU_inst|PC0|xec_return_addr[2] , CPU_inst|PC0|xec_return_addr[2], R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~27 , CPU_inst|PC0|PC_reg~27, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~28 , CPU_inst|PC0|PC_reg~28, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss_next[2] , CPU_inst|PC0|A_miss_next[2], R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~85 , CPU_inst|PC0|Add1~85, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[2]~13 , CPU_inst|PC0|PC_reg[2]~13, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[2] , CPU_inst|PC0|PC_reg[2], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[2] , CPU_inst|PC0|A_miss[2], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A[2]~13 , CPU_inst|PC0|A[2]~13, R3_PVP, 1
instance = comp, \p_cache_inst|cache_address[0]~0 , p_cache_inst|cache_address[0]~0, R3_PVP, 1
instance = comp, \p_cache_inst|Mux0~0 , p_cache_inst|Mux0~0, R3_PVP, 1
instance = comp, \p_cache_inst|Mux0~1 , p_cache_inst|Mux0~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate~3 , CPU_inst|decode_unit0|I_alternate~3, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate[15] , CPU_inst|decode_unit0|I_alternate[15], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg~18 , CPU_inst|decode_unit0|I_reg~18, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[15]~13 , CPU_inst|decode_unit0|I_reg[15]~13, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[15] , CPU_inst|decode_unit0|I_reg[15], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|XEC~0 , CPU_inst|decode_unit0|XEC~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|XEC~1 , CPU_inst|decode_unit0|XEC~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|XEC , CPU_inst|decode_unit0|XEC, R3_PVP, 1
instance = comp, \CPU_inst|XEC1~0 , CPU_inst|XEC1~0, R3_PVP, 1
instance = comp, \CPU_inst|XEC1 , CPU_inst|XEC1, R3_PVP, 1
instance = comp, \CPU_inst|PC0|take_branch~0 , CPU_inst|PC0|take_branch~0, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|hazard~10 , CPU_inst|hazard_unit0|hazard~10, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|hazard~9 , CPU_inst|hazard_unit0|hazard~9, R3_PVP, 1
instance = comp, \CPU_inst|hazard_unit0|hazard~11 , CPU_inst|hazard_unit0|hazard~11, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|NZT~0 , CPU_inst|decode_unit0|NZT~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|NZT~1 , CPU_inst|decode_unit0|NZT~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|NZT , CPU_inst|decode_unit0|NZT, R3_PVP, 1
instance = comp, \CPU_inst|NZT1~0 , CPU_inst|NZT1~0, R3_PVP, 1
instance = comp, \CPU_inst|NZT1 , CPU_inst|NZT1, R3_PVP, 1
instance = comp, \CPU_inst|PC0|always2~0 , CPU_inst|PC0|always2~0, R3_PVP, 1
instance = comp, \CPU_inst|PC0|always2~1 , CPU_inst|PC0|always2~1, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss_next[1] , CPU_inst|PC0|A_miss_next[1], R3_PVP, 1
instance = comp, \CPU_inst|PC0|Add1~86 , CPU_inst|PC0|Add1~86, R3_PVP, 1
instance = comp, \intcon_inst|int_addr~2 , intcon_inst|int_addr~2, R3_PVP, 1
instance = comp, \intcon_inst|int_addr[1] , intcon_inst|int_addr[1], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_next_I[1] , CPU_inst|PC0|A_next_I[1], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate~16 , CPU_inst|PC0|A_current_I_alternate~16, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I_alternate[1] , CPU_inst|PC0|A_current_I_alternate[1], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~28 , CPU_inst|PC0|A_current_I~28, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I~29 , CPU_inst|PC0|A_current_I~29, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_current_I[1] , CPU_inst|PC0|A_current_I[1], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0~14 , CPU_inst|PC0|A_pipe0~14, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe0[1] , CPU_inst|PC0|A_pipe0[1], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1~14 , CPU_inst|PC0|A_pipe1~14, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe1[1] , CPU_inst|PC0|A_pipe1[1], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2~14 , CPU_inst|PC0|A_pipe2~14, R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_pipe2[1] , CPU_inst|PC0|A_pipe2[1], R3_PVP, 1
instance = comp, \CPU_inst|PC0|stack_in[1]~14 , CPU_inst|PC0|stack_in[1]~14, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|input_buf[1] , CPU_inst|PC0|cstack0|input_buf[1], R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~177feeder , CPU_inst|PC0|cstack0|stack_mem~177feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~177 , CPU_inst|PC0|cstack0|stack_mem~177, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~145 , CPU_inst|PC0|cstack0|stack_mem~145, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~403 , CPU_inst|PC0|cstack0|stack_mem~403, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~241 , CPU_inst|PC0|cstack0|stack_mem~241, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~209feeder , CPU_inst|PC0|cstack0|stack_mem~209feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~209 , CPU_inst|PC0|cstack0|stack_mem~209, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~404 , CPU_inst|PC0|cstack0|stack_mem~404, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~113feeder , CPU_inst|PC0|cstack0|stack_mem~113feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~113 , CPU_inst|PC0|cstack0|stack_mem~113, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~17 , CPU_inst|PC0|cstack0|stack_mem~17, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~81feeder , CPU_inst|PC0|cstack0|stack_mem~81feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~81 , CPU_inst|PC0|cstack0|stack_mem~81, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~396 , CPU_inst|PC0|cstack0|stack_mem~396, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~49 , CPU_inst|PC0|cstack0|stack_mem~49, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~397 , CPU_inst|PC0|cstack0|stack_mem~397, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~129 , CPU_inst|PC0|cstack0|stack_mem~129, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~161 , CPU_inst|PC0|cstack0|stack_mem~161, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~398 , CPU_inst|PC0|cstack0|stack_mem~398, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~225 , CPU_inst|PC0|cstack0|stack_mem~225, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~193feeder , CPU_inst|PC0|cstack0|stack_mem~193feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~193 , CPU_inst|PC0|cstack0|stack_mem~193, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~399 , CPU_inst|PC0|cstack0|stack_mem~399, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~1 , CPU_inst|PC0|cstack0|stack_mem~1, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~33 , CPU_inst|PC0|cstack0|stack_mem~33, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~400 , CPU_inst|PC0|cstack0|stack_mem~400, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~97 , CPU_inst|PC0|cstack0|stack_mem~97, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~65feeder , CPU_inst|PC0|cstack0|stack_mem~65feeder, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~65 , CPU_inst|PC0|cstack0|stack_mem~65, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~401 , CPU_inst|PC0|cstack0|stack_mem~401, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~402 , CPU_inst|PC0|cstack0|stack_mem~402, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|stack_mem~405 , CPU_inst|PC0|cstack0|stack_mem~405, R3_PVP, 1
instance = comp, \CPU_inst|PC0|cstack0|output_buf[1] , CPU_inst|PC0|cstack0|output_buf[1], R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~29 , CPU_inst|PC0|PC_reg~29, R3_PVP, 1
instance = comp, \CPU_inst|PC0|xec_return_addr[1] , CPU_inst|PC0|xec_return_addr[1], R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~30 , CPU_inst|PC0|PC_reg~30, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg~31 , CPU_inst|PC0|PC_reg~31, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[1]~14 , CPU_inst|PC0|PC_reg[1]~14, R3_PVP, 1
instance = comp, \CPU_inst|PC0|PC_reg[1] , CPU_inst|PC0|PC_reg[1], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A_miss[1] , CPU_inst|PC0|A_miss[1], R3_PVP, 1
instance = comp, \CPU_inst|PC0|A[1]~14 , CPU_inst|PC0|A[1]~14, R3_PVP, 1
instance = comp, \p_cache_inst|word_address[1] , p_cache_inst|word_address[1], R3_PVP, 1
instance = comp, \p_cache_inst|Mux1~0 , p_cache_inst|Mux1~0, R3_PVP, 1
instance = comp, \p_cache_inst|Mux1~1 , p_cache_inst|Mux1~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate~4 , CPU_inst|decode_unit0|I_alternate~4, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate[14] , CPU_inst|decode_unit0|I_alternate[14], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg~19 , CPU_inst|decode_unit0|I_reg~19, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[14]~15 , CPU_inst|decode_unit0|I_reg[14]~15, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[14] , CPU_inst|decode_unit0|I_reg[14], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|Decoder1~1 , CPU_inst|decode_unit0|Decoder1~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|n_LB_w_reg~0 , CPU_inst|decode_unit0|n_LB_w_reg~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|latch_address_w_reg , CPU_inst|decode_unit0|latch_address_w_reg, R3_PVP, 1
instance = comp, \CPU_inst|latch_address_w1 , CPU_inst|latch_address_w1, R3_PVP, 1
instance = comp, \CPU_inst|latch_address_w2~feeder , CPU_inst|latch_address_w2~feeder, R3_PVP, 1
instance = comp, \CPU_inst|latch_address_w2 , CPU_inst|latch_address_w2, R3_PVP, 1
instance = comp, \CPU_inst|latch_address_w3~feeder , CPU_inst|latch_address_w3~feeder, R3_PVP, 1
instance = comp, \CPU_inst|latch_address_w3 , CPU_inst|latch_address_w3, R3_PVP, 1
instance = comp, \CPU_inst|latch_address_w4 , CPU_inst|latch_address_w4, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_in~0 , CPU_inst|shift_merge0|merge_in~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_in[0]~feeder , CPU_inst|shift_merge0|merge_in[0]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|merge_in[0] , CPU_inst|shift_merge0|merge_in[0], R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux7~0 , CPU_inst|shift_merge0|Mux7~0, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux7~5 , CPU_inst|shift_merge0|Mux7~5, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux7~6 , CPU_inst|shift_merge0|Mux7~6, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux7~1 , CPU_inst|shift_merge0|Mux7~1, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux7~2 , CPU_inst|shift_merge0|Mux7~2, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux7~3 , CPU_inst|shift_merge0|Mux7~3, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|Mux7~4 , CPU_inst|shift_merge0|Mux7~4, R3_PVP, 1
instance = comp, \CPU_inst|shift_merge0|LBD_reg[0] , CPU_inst|shift_merge0|LBD_reg[0], R3_PVP, 1
instance = comp, \MSC_inst|p2_reset_reg~0 , MSC_inst|p2_reset_reg~0, R3_PVP, 1
instance = comp, \MSC_inst|p2_reset_reg , MSC_inst|p2_reset_reg, R3_PVP, 1
instance = comp, \MSC_inst|prev_p2_reset_reg~feeder , MSC_inst|prev_p2_reset_reg~feeder, R3_PVP, 1
instance = comp, \MSC_inst|prev_p2_reset_reg , MSC_inst|prev_p2_reset_reg, R3_PVP, 1
instance = comp, \MSC_inst|p2_reset_req~0 , MSC_inst|p2_reset_req~0, R3_PVP, 1
instance = comp, \MSC_inst|p2_reset_req , MSC_inst|p2_reset_req, R3_PVP, 1
instance = comp, \MSC_inst|p2_reset , MSC_inst|p2_reset, R3_PVP, 1
instance = comp, \d_cache_inst|reset_active , d_cache_inst|reset_active, R3_PVP, 1
instance = comp, \d_cache_inst|always0~2 , d_cache_inst|always0~2, R3_PVP, 1
instance = comp, \d_cache_inst|write_active~2 , d_cache_inst|write_active~2, R3_PVP, 1
instance = comp, \d_cache_inst|write_active~0 , d_cache_inst|write_active~0, R3_PVP, 1
instance = comp, \d_cache_inst|write_active~1 , d_cache_inst|write_active~1, R3_PVP, 1
instance = comp, \d_cache_inst|write_active~3 , d_cache_inst|write_active~3, R3_PVP, 1
instance = comp, \d_cache_inst|write_active , d_cache_inst|write_active, R3_PVP, 1
instance = comp, \arbiter_inst|Selector8~0 , arbiter_inst|Selector8~0, R3_PVP, 1
instance = comp, \arbiter_inst|state.S_PORT2_READ , arbiter_inst|state.S_PORT2_READ, R3_PVP, 1
instance = comp, \arbiter_inst|Selector5~0 , arbiter_inst|Selector5~0, R3_PVP, 1
instance = comp, \arbiter_inst|Selector4~0 , arbiter_inst|Selector4~0, R3_PVP, 1
instance = comp, \arbiter_inst|Selector4~1 , arbiter_inst|Selector4~1, R3_PVP, 1
instance = comp, \arbiter_inst|arbiter_p2_ready , arbiter_inst|arbiter_p2_ready, R3_PVP, 1
instance = comp, \d_cache_inst|mem_req , d_cache_inst|mem_req, R3_PVP, 1
instance = comp, \arbiter_inst|p2_req_flag~2 , arbiter_inst|p2_req_flag~2, R3_PVP, 1
instance = comp, \arbiter_inst|p2_req_flag , arbiter_inst|p2_req_flag, R3_PVP, 1
instance = comp, \arbiter_inst|p2_req_flag~0 , arbiter_inst|p2_req_flag~0, R3_PVP, 1
instance = comp, \arbiter_inst|p2_req_flag~1 , arbiter_inst|p2_req_flag~1, R3_PVP, 1
instance = comp, \arbiter_inst|Selector9~0 , arbiter_inst|Selector9~0, R3_PVP, 1
instance = comp, \arbiter_inst|state.S_PORT2_WRITE , arbiter_inst|state.S_PORT2_WRITE, R3_PVP, 1
instance = comp, \arbiter_inst|Selector2~0 , arbiter_inst|Selector2~0, R3_PVP, 1
instance = comp, \arbiter_inst|burst_offset[0] , arbiter_inst|burst_offset[0], R3_PVP, 1
instance = comp, \arbiter_inst|Selector1~2 , arbiter_inst|Selector1~2, R3_PVP, 1
instance = comp, \arbiter_inst|Selector1~3 , arbiter_inst|Selector1~3, R3_PVP, 1
instance = comp, \arbiter_inst|burst_offset[1] , arbiter_inst|burst_offset[1], R3_PVP, 1
instance = comp, \arbiter_inst|Add0~0 , arbiter_inst|Add0~0, R3_PVP, 1
instance = comp, \arbiter_inst|Selector0~0 , arbiter_inst|Selector0~0, R3_PVP, 1
instance = comp, \arbiter_inst|burst_offset[2] , arbiter_inst|burst_offset[2], R3_PVP, 1
instance = comp, \arbiter_inst|arbiter_p1_ready~1 , arbiter_inst|arbiter_p1_ready~1, R3_PVP, 1
instance = comp, \arbiter_inst|Selector5~2 , arbiter_inst|Selector5~2, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[17]~4 , arbiter_inst|mem_address_base[17]~4, R3_PVP, 1
instance = comp, \arbiter_inst|Selector5~1 , arbiter_inst|Selector5~1, R3_PVP, 1
instance = comp, \arbiter_inst|Selector5~3 , arbiter_inst|Selector5~3, R3_PVP, 1
instance = comp, \arbiter_inst|state.S_IDLE , arbiter_inst|state.S_IDLE, R3_PVP, 1
instance = comp, \arbiter_inst|memory_p1_req~0 , arbiter_inst|memory_p1_req~0, R3_PVP, 1
instance = comp, \arbiter_inst|memory_p1_req , arbiter_inst|memory_p1_req, R3_PVP, 1
instance = comp, \SDRAM_controller|prev_req~0 , SDRAM_controller|prev_req~0, R3_PVP, 1
instance = comp, \SDRAM_controller|prev_req , SDRAM_controller|prev_req, R3_PVP, 1
instance = comp, \SDRAM_controller|req_flag~0 , SDRAM_controller|req_flag~0, R3_PVP, 1
instance = comp, \SDRAM_controller|req_flag , SDRAM_controller|req_flag, R3_PVP, 1
instance = comp, \arbiter_inst|memory_p1_wren~0 , arbiter_inst|memory_p1_wren~0, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[17]~6 , arbiter_inst|mem_address_base[17]~6, R3_PVP, 1
instance = comp, \arbiter_inst|memory_p1_wren , arbiter_inst|memory_p1_wren, R3_PVP, 1
instance = comp, \SDRAM_controller|wren~1 , SDRAM_controller|wren~1, R3_PVP, 1
instance = comp, \SDRAM_controller|wren , SDRAM_controller|wren, R3_PVP, 1
instance = comp, \SDRAM_controller|state~69 , SDRAM_controller|state~69, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_ACTIVATE_NOP2 , SDRAM_controller|state.S_ACTIVATE_NOP2, R3_PVP, 1
instance = comp, \SDRAM_controller|state~86 , SDRAM_controller|state~86, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_WRITE , SDRAM_controller|state.S_WRITE, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector31~0 , SDRAM_controller|Selector31~0, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_WRITE_DATA , SDRAM_controller|state.S_WRITE_DATA, R3_PVP, 1
instance = comp, \SDRAM_controller|state~70 , SDRAM_controller|state~70, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_WRITE_NOP1 , SDRAM_controller|state.S_WRITE_NOP1, R3_PVP, 1
instance = comp, \SDRAM_controller|state~75 , SDRAM_controller|state~75, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_WRITE_NOP2 , SDRAM_controller|state.S_WRITE_NOP2, R3_PVP, 1
instance = comp, \SDRAM_controller|state~76 , SDRAM_controller|state~76, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_WRITE_NOP3 , SDRAM_controller|state.S_WRITE_NOP3, R3_PVP, 1
instance = comp, \SDRAM_controller|state~71 , SDRAM_controller|state~71, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_INIT_NOP1 , SDRAM_controller|state.S_INIT_NOP1, R3_PVP, 1
instance = comp, \SDRAM_controller|state~78 , SDRAM_controller|state~78, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_INIT_NOP2 , SDRAM_controller|state.S_INIT_NOP2, R3_PVP, 1
instance = comp, \SDRAM_controller|state~79 , SDRAM_controller|state~79, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_INIT_INC , SDRAM_controller|state.S_INIT_INC, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector21~0 , SDRAM_controller|Selector21~0, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector21~1 , SDRAM_controller|Selector21~1, R3_PVP, 1
instance = comp, \SDRAM_controller|init_done~0 , SDRAM_controller|init_done~0, R3_PVP, 1
instance = comp, \SDRAM_controller|init_done , SDRAM_controller|init_done, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector21~2 , SDRAM_controller|Selector21~2, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector21~3 , SDRAM_controller|Selector21~3, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_IDLE , SDRAM_controller|state.S_IDLE, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector22~0 , SDRAM_controller|Selector22~0, R3_PVP, 1
instance = comp, \SDRAM_controller|wren~0 , SDRAM_controller|wren~0, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_ACTIVATE , SDRAM_controller|state.S_ACTIVATE, R3_PVP, 1
instance = comp, \SDRAM_controller|state~81 , SDRAM_controller|state~81, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_ACTIVATE_NOP1 , SDRAM_controller|state.S_ACTIVATE_NOP1, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector47~0 , SDRAM_controller|Selector47~0, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector47~1 , SDRAM_controller|Selector47~1, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector47~2 , SDRAM_controller|Selector47~2, R3_PVP, 1
instance = comp, \SDRAM_controller|ready , SDRAM_controller|ready, R3_PVP, 1
instance = comp, \SDRAM_controller|WideOr44~0 , SDRAM_controller|WideOr44~0, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector49~0 , SDRAM_controller|Selector49~0, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector48~0 , SDRAM_controller|Selector48~0, R3_PVP, 1
instance = comp, \SDRAM_controller|burst_count[2] , SDRAM_controller|burst_count[2], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector36~0 , SDRAM_controller|Selector36~0, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_REFRESH_NOP , SDRAM_controller|state.S_REFRESH_NOP, R3_PVP, 1
instance = comp, \SDRAM_controller|init_refresh_count~4 , SDRAM_controller|init_refresh_count~4, R3_PVP, 1
instance = comp, \SDRAM_controller|init_refresh_count~7 , SDRAM_controller|init_refresh_count~7, R3_PVP, 1
instance = comp, \SDRAM_controller|init_refresh_count[1] , SDRAM_controller|init_refresh_count[1], R3_PVP, 1
instance = comp, \SDRAM_controller|init_refresh_count~5 , SDRAM_controller|init_refresh_count~5, R3_PVP, 1
instance = comp, \SDRAM_controller|init_refresh_count[2] , SDRAM_controller|init_refresh_count[2], R3_PVP, 1
instance = comp, \SDRAM_controller|init_refresh_count~6 , SDRAM_controller|init_refresh_count~6, R3_PVP, 1
instance = comp, \SDRAM_controller|init_refresh_count[0] , SDRAM_controller|init_refresh_count[0], R3_PVP, 1
instance = comp, \SDRAM_controller|refresh_flag~0 , SDRAM_controller|refresh_flag~0, R3_PVP, 1
instance = comp, \SDRAM_controller|refresh_flag~1 , SDRAM_controller|refresh_flag~1, R3_PVP, 1
instance = comp, \SDRAM_controller|refresh_flag , SDRAM_controller|refresh_flag, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector37~0 , SDRAM_controller|Selector37~0, R3_PVP, 1
instance = comp, \SDRAM_controller|state~80 , SDRAM_controller|state~80, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_INIT_ACTIVATE , SDRAM_controller|state.S_INIT_ACTIVATE, R3_PVP, 1
instance = comp, \SDRAM_controller|state~83 , SDRAM_controller|state~83, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_INIT_ACTIVATE_NOP1 , SDRAM_controller|state.S_INIT_ACTIVATE_NOP1, R3_PVP, 1
instance = comp, \SDRAM_controller|state~77 , SDRAM_controller|state~77, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_INIT_ACTIVATE_NOP2 , SDRAM_controller|state.S_INIT_ACTIVATE_NOP2, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector77~0 , SDRAM_controller|Selector77~0, R3_PVP, 1
instance = comp, \SDRAM_controller|fifo_pop , SDRAM_controller|fifo_pop, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|read_addr[0]~4 , SDRAM_controller|init_fifo_inst|read_addr[0]~4, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|read_addr[0] , SDRAM_controller|init_fifo_inst|read_addr[0], R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|read_addr[1]~6 , SDRAM_controller|init_fifo_inst|read_addr[1]~6, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|read_addr[1] , SDRAM_controller|init_fifo_inst|read_addr[1], R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|read_addr[2]~8 , SDRAM_controller|init_fifo_inst|read_addr[2]~8, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|read_addr[2] , SDRAM_controller|init_fifo_inst|read_addr[2], R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|read_addr[3]~10 , SDRAM_controller|init_fifo_inst|read_addr[3]~10, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|read_addr[3] , SDRAM_controller|init_fifo_inst|read_addr[3], R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|full~1 , SDRAM_controller|init_fifo_inst|full~1, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|full , SDRAM_controller|init_fifo_inst|full, R3_PVP, 1
instance = comp, \SDRAM_controller|init_pending~0 , SDRAM_controller|init_pending~0, R3_PVP, 1
instance = comp, \SDRAM_controller|init_pending , SDRAM_controller|init_pending, R3_PVP, 1
instance = comp, \ROM_ready~feeder , ROM_ready~feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|prev_init_ready~0 , SDRAM_controller|prev_init_ready~0, R3_PVP, 1
instance = comp, \SDRAM_controller|prev_init_ready , SDRAM_controller|prev_init_ready, R3_PVP, 1
instance = comp, \SDRAM_controller|init_flag~7 , SDRAM_controller|init_flag~7, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[4]~29 , SDRAM_controller|init_address[4]~29, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[4] , SDRAM_controller|init_address[4], R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[5]~31 , SDRAM_controller|init_address[5]~31, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[5] , SDRAM_controller|init_address[5], R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[6]~33 , SDRAM_controller|init_address[6]~33, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[6] , SDRAM_controller|init_address[6], R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[7]~35 , SDRAM_controller|init_address[7]~35, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[7] , SDRAM_controller|init_address[7], R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[8]~37 , SDRAM_controller|init_address[8]~37, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[8] , SDRAM_controller|init_address[8], R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[9]~39 , SDRAM_controller|init_address[9]~39, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[9] , SDRAM_controller|init_address[9], R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[10]~41 , SDRAM_controller|init_address[10]~41, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[10] , SDRAM_controller|init_address[10], R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[11]~43 , SDRAM_controller|init_address[11]~43, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[11] , SDRAM_controller|init_address[11], R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[12]~45 , SDRAM_controller|init_address[12]~45, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[12] , SDRAM_controller|init_address[12], R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[13]~47 , SDRAM_controller|init_address[13]~47, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[13] , SDRAM_controller|init_address[13], R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[14]~49 , SDRAM_controller|init_address[14]~49, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[14] , SDRAM_controller|init_address[14], R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[15]~51 , SDRAM_controller|init_address[15]~51, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[15] , SDRAM_controller|init_address[15], R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[16]~53 , SDRAM_controller|init_address[16]~53, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[16] , SDRAM_controller|init_address[16], R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[17]~55 , SDRAM_controller|init_address[17]~55, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[17] , SDRAM_controller|init_address[17], R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[18]~57 , SDRAM_controller|init_address[18]~57, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[18] , SDRAM_controller|init_address[18], R3_PVP, 1
instance = comp, \SDRAM_controller|init_flag~5 , SDRAM_controller|init_flag~5, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[19]~59 , SDRAM_controller|init_address[19]~59, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[19] , SDRAM_controller|init_address[19], R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[20]~61 , SDRAM_controller|init_address[20]~61, R3_PVP, 1
instance = comp, \SDRAM_controller|init_address[20] , SDRAM_controller|init_address[20], R3_PVP, 1
instance = comp, \SDRAM_controller|init_flag~1 , SDRAM_controller|init_flag~1, R3_PVP, 1
instance = comp, \SDRAM_controller|init_flag~0 , SDRAM_controller|init_flag~0, R3_PVP, 1
instance = comp, \SDRAM_controller|init_flag~2 , SDRAM_controller|init_flag~2, R3_PVP, 1
instance = comp, \SDRAM_controller|init_flag~3 , SDRAM_controller|init_flag~3, R3_PVP, 1
instance = comp, \SDRAM_controller|init_flag~4 , SDRAM_controller|init_flag~4, R3_PVP, 1
instance = comp, \SDRAM_controller|init_flag~6 , SDRAM_controller|init_flag~6, R3_PVP, 1
instance = comp, \SDRAM_controller|init_flag~8 , SDRAM_controller|init_flag~8, R3_PVP, 1
instance = comp, \SDRAM_controller|init_flag , SDRAM_controller|init_flag, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector37~1 , SDRAM_controller|Selector37~1, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector37~2 , SDRAM_controller|Selector37~2, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_INIT_LOAD , SDRAM_controller|state.S_INIT_LOAD, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector35~0 , SDRAM_controller|Selector35~0, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_INIT_DEVICE , SDRAM_controller|state.S_INIT_DEVICE, R3_PVP, 1
instance = comp, \SDRAM_controller|state~84 , SDRAM_controller|state~84, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_INIT_DEVICE_NOP1 , SDRAM_controller|state.S_INIT_DEVICE_NOP1, R3_PVP, 1
instance = comp, \SDRAM_controller|state~72 , SDRAM_controller|state~72, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_INIT_DEVICE_NOP2 , SDRAM_controller|state.S_INIT_DEVICE_NOP2, R3_PVP, 1
instance = comp, \SDRAM_controller|state~88 , SDRAM_controller|state~88, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_MODE , SDRAM_controller|state.S_MODE, R3_PVP, 1
instance = comp, \SDRAM_controller|state~85 , SDRAM_controller|state~85, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_MODE_NOP , SDRAM_controller|state.S_MODE_NOP, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector35~1 , SDRAM_controller|Selector35~1, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_REFRESH , SDRAM_controller|state.S_REFRESH, R3_PVP, 1
instance = comp, \SDRAM_controller|WideOr44~1 , SDRAM_controller|WideOr44~1, R3_PVP, 1
instance = comp, \SDRAM_controller|WideOr44~2 , SDRAM_controller|WideOr44~2, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector50~0 , SDRAM_controller|Selector50~0, R3_PVP, 1
instance = comp, \SDRAM_controller|burst_count[0] , SDRAM_controller|burst_count[0], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector49~1 , SDRAM_controller|Selector49~1, R3_PVP, 1
instance = comp, \SDRAM_controller|burst_count[1] , SDRAM_controller|burst_count[1], R3_PVP, 1
instance = comp, \SDRAM_controller|state~68 , SDRAM_controller|state~68, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_READ , SDRAM_controller|state.S_READ, R3_PVP, 1
instance = comp, \SDRAM_controller|state~82 , SDRAM_controller|state~82, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_READ_NOP1 , SDRAM_controller|state.S_READ_NOP1, R3_PVP, 1
instance = comp, \SDRAM_controller|state~73 , SDRAM_controller|state~73, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_READ_NOP2 , SDRAM_controller|state.S_READ_NOP2, R3_PVP, 1
instance = comp, \SDRAM_controller|state~74 , SDRAM_controller|state~74, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_READ_NOP3 , SDRAM_controller|state.S_READ_NOP3, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector29~0 , SDRAM_controller|Selector29~0, R3_PVP, 1
instance = comp, \SDRAM_controller|state.S_READ_DATA , SDRAM_controller|state.S_READ_DATA, R3_PVP, 1
instance = comp, \SDRAM_controller|from_mem[4]~0 , SDRAM_controller|from_mem[4]~0, R3_PVP, 1
instance = comp, \SDRAM_controller|from_mem[3] , SDRAM_controller|from_mem[3], R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[1][3]~feeder , arbiter_inst|port1_from_mem[1][3]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port1_from_mem[1][3] , arbiter_inst|port1_from_mem[1][3], R3_PVP, 1
instance = comp, \p_cache_inst|CPU_tag[4] , p_cache_inst|CPU_tag[4], R3_PVP, 1
instance = comp, \p_cache_inst|CPU_tag[1] , p_cache_inst|CPU_tag[1], R3_PVP, 1
instance = comp, \p_cache_inst|CPU_tag[0] , p_cache_inst|CPU_tag[0], R3_PVP, 1
instance = comp, \p_cache_inst|Equal0~0 , p_cache_inst|Equal0~0, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_tag[2] , p_cache_inst|CPU_tag[2], R3_PVP, 1
instance = comp, \p_cache_inst|CPU_tag[3] , p_cache_inst|CPU_tag[3], R3_PVP, 1
instance = comp, \p_cache_inst|Equal0~1 , p_cache_inst|Equal0~1, R3_PVP, 1
instance = comp, \p_cache_inst|Equal0~2 , p_cache_inst|Equal0~2, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold~14 , p_cache_inst|CPU_address_hold~14, R3_PVP, 1
instance = comp, \p_cache_inst|fetch_active~0 , p_cache_inst|fetch_active~0, R3_PVP, 1
instance = comp, \p_cache_inst|fetch_active , p_cache_inst|fetch_active, R3_PVP, 1
instance = comp, \p_cache_inst|mem_req , p_cache_inst|mem_req, R3_PVP, 1
instance = comp, \MSC_inst|prev_p1_req , MSC_inst|prev_p1_req, R3_PVP, 1
instance = comp, \arbiter_inst|p1_req_flag~0 , arbiter_inst|p1_req_flag~0, R3_PVP, 1
instance = comp, \arbiter_inst|p1_req_flag , arbiter_inst|p1_req_flag, R3_PVP, 1
instance = comp, \arbiter_inst|always0~0 , arbiter_inst|always0~0, R3_PVP, 1
instance = comp, \arbiter_inst|Selector6~0 , arbiter_inst|Selector6~0, R3_PVP, 1
instance = comp, \arbiter_inst|state.S_PORT1_READ , arbiter_inst|state.S_PORT1_READ, R3_PVP, 1
instance = comp, \arbiter_inst|Selector3~0 , arbiter_inst|Selector3~0, R3_PVP, 1
instance = comp, \arbiter_inst|Selector3~1 , arbiter_inst|Selector3~1, R3_PVP, 1
instance = comp, \arbiter_inst|arbiter_p1_ready , arbiter_inst|arbiter_p1_ready, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[2]~15 , p_cache_inst|CPU_address_hold[2]~15, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[2] , p_cache_inst|CPU_address_hold[2], R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[3]~17 , p_cache_inst|CPU_address_hold[3]~17, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[3] , p_cache_inst|CPU_address_hold[3], R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[4]~19 , p_cache_inst|CPU_address_hold[4]~19, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[4] , p_cache_inst|CPU_address_hold[4], R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[5]~21 , p_cache_inst|CPU_address_hold[5]~21, R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[5] , p_cache_inst|CPU_address_hold[5], R3_PVP, 1
instance = comp, \p_cache_inst|CPU_address_hold[6] , p_cache_inst|CPU_address_hold[6], R3_PVP, 1
instance = comp, \p_cache_inst|reset_active~1 , p_cache_inst|reset_active~1, R3_PVP, 1
instance = comp, \p_cache_inst|reset_active~2 , p_cache_inst|reset_active~2, R3_PVP, 1
instance = comp, \p_cache_inst|reset_active~0 , p_cache_inst|reset_active~0, R3_PVP, 1
instance = comp, \p_cache_inst|reset_active~3 , p_cache_inst|reset_active~3, R3_PVP, 1
instance = comp, \p_cache_inst|reset_active , p_cache_inst|reset_active, R3_PVP, 1
instance = comp, \p_cache_inst|p_miss_hold~0 , p_cache_inst|p_miss_hold~0, R3_PVP, 1
instance = comp, \p_cache_inst|p_miss_hold , p_cache_inst|p_miss_hold, R3_PVP, 1
instance = comp, \p_cache_inst|p_cache_miss , p_cache_inst|p_cache_miss, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|prev_hazard~0 , CPU_inst|decode_unit0|prev_hazard~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|prev_hazard , CPU_inst|decode_unit0|prev_hazard, R3_PVP, 1
instance = comp, \p_cache_inst|Mux6~0 , p_cache_inst|Mux6~0, R3_PVP, 1
instance = comp, \p_cache_inst|Mux6~1 , p_cache_inst|Mux6~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate~11 , CPU_inst|decode_unit0|I_alternate~11, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate[9] , CPU_inst|decode_unit0|I_alternate[9], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg~26 , CPU_inst|decode_unit0|I_reg~26, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[9]~9 , CPU_inst|decode_unit0|I_reg[9]~9, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[9] , CPU_inst|decode_unit0|I_reg[9], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|src_raddr_reg~3 , CPU_inst|decode_unit0|src_raddr_reg~3, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|src_raddr_reg[2] , CPU_inst|decode_unit0|src_raddr_reg[2], R3_PVP, 1
instance = comp, \CPU_inst|src_raddr1[2] , CPU_inst|src_raddr1[2], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r11[0]~feeder , CPU_inst|reg_file0|r11[0]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r11[0] , CPU_inst|reg_file0|r11[0], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r1[0] , CPU_inst|reg_file0|r1[0], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux7~0 , CPU_inst|reg_file0|Mux7~0, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r5[0]~feeder , CPU_inst|reg_file0|r5[0]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r5[0] , CPU_inst|reg_file0|r5[0], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r15[0]~feeder , CPU_inst|reg_file0|r15[0]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r15[0] , CPU_inst|reg_file0|r15[0], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux7~1 , CPU_inst|reg_file0|Mux7~1, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r3[0]~feeder , CPU_inst|reg_file0|r3[0]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r3[0] , CPU_inst|reg_file0|r3[0], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r13[0]~feeder , CPU_inst|reg_file0|r13[0]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r13[0] , CPU_inst|reg_file0|r13[0], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux7~7 , CPU_inst|reg_file0|Mux7~7, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux7~8 , CPU_inst|reg_file0|Mux7~8, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r12[0] , CPU_inst|reg_file0|r12[0], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r16[0] , CPU_inst|reg_file0|r16[0], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r2[0] , CPU_inst|reg_file0|r2[0], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r6[0] , CPU_inst|reg_file0|r6[0], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux7~2 , CPU_inst|reg_file0|Mux7~2, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux7~3 , CPU_inst|reg_file0|Mux7~3, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r4[0] , CPU_inst|reg_file0|r4[0], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux7~4 , CPU_inst|reg_file0|Mux7~4, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|r14[0] , CPU_inst|reg_file0|r14[0], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux7~5 , CPU_inst|reg_file0|Mux7~5, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux7~6 , CPU_inst|reg_file0|Mux7~6, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|Mux7~9 , CPU_inst|reg_file0|Mux7~9, R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_reg[0] , CPU_inst|reg_file0|a_reg[0], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|a_data[0]~2 , CPU_inst|reg_file0|a_data[0]~2, R3_PVP, 1
instance = comp, \CPU_inst|PC0|WideOr0~0 , CPU_inst|PC0|WideOr0~0, R3_PVP, 1
instance = comp, \CPU_inst|PC0|WideOr0~1 , CPU_inst|PC0|WideOr0~1, R3_PVP, 1
instance = comp, \CPU_inst|PC0|WideOr0~2 , CPU_inst|PC0|WideOr0~2, R3_PVP, 1
instance = comp, \CPU_inst|PC0|decoder_rst~0 , CPU_inst|PC0|decoder_rst~0, R3_PVP, 1
instance = comp, \CPU_inst|PC0|decoder_rst~1 , CPU_inst|PC0|decoder_rst~1, R3_PVP, 1
instance = comp, \CPU_inst|PC0|decoder_rst~2 , CPU_inst|PC0|decoder_rst~2, R3_PVP, 1
instance = comp, \p_cache_inst|Mux11~0 , p_cache_inst|Mux11~0, R3_PVP, 1
instance = comp, \p_cache_inst|Mux11~1 , p_cache_inst|Mux11~1, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate~9 , CPU_inst|decode_unit0|I_alternate~9, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_alternate[4] , CPU_inst|decode_unit0|I_alternate[4], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg~24 , CPU_inst|decode_unit0|I_reg~24, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[4]~4 , CPU_inst|decode_unit0|I_reg[4]~4, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|I_reg[4] , CPU_inst|decode_unit0|I_reg[4], R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|Mux7~0 , CPU_inst|decode_unit0|Mux7~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|latch_wren_reg~0 , CPU_inst|decode_unit0|latch_wren_reg~0, R3_PVP, 1
instance = comp, \CPU_inst|decode_unit0|latch_wren_reg , CPU_inst|decode_unit0|latch_wren_reg, R3_PVP, 1
instance = comp, \CPU_inst|WC1~0 , CPU_inst|WC1~0, R3_PVP, 1
instance = comp, \CPU_inst|WC1 , CPU_inst|WC1, R3_PVP, 1
instance = comp, \CPU_inst|WC2~0 , CPU_inst|WC2~0, R3_PVP, 1
instance = comp, \CPU_inst|WC2 , CPU_inst|WC2, R3_PVP, 1
instance = comp, \CPU_inst|WC3 , CPU_inst|WC3, R3_PVP, 1
instance = comp, \CPU_inst|WC4 , CPU_inst|WC4, R3_PVP, 1
instance = comp, \CPU_inst|WC5 , CPU_inst|WC5, R3_PVP, 1
instance = comp, \CPU_inst|WC6 , CPU_inst|WC6, R3_PVP, 1
instance = comp, \intcon_inst|always0~2 , intcon_inst|always0~2, R3_PVP, 1
instance = comp, \intcon_inst|prev_in~3 , intcon_inst|prev_in~3, R3_PVP, 1
instance = comp, \intcon_inst|prev_in[1] , intcon_inst|prev_in[1], R3_PVP, 1
instance = comp, \intcon_inst|status~6 , intcon_inst|status~6, R3_PVP, 1
instance = comp, \intcon_inst|status~7 , intcon_inst|status~7, R3_PVP, 1
instance = comp, \intcon_inst|status[1] , intcon_inst|status[1], R3_PVP, 1
instance = comp, \intcon_inst|interrupt[1] , intcon_inst|interrupt[1], R3_PVP, 1
instance = comp, \intcon_inst|WideOr1~1 , intcon_inst|WideOr1~1, R3_PVP, 1
instance = comp, \intcon_inst|WideOr1~2 , intcon_inst|WideOr1~2, R3_PVP, 1
instance = comp, \intcon_inst|WideOr1~3 , intcon_inst|WideOr1~3, R3_PVP, 1
instance = comp, \intcon_inst|WideOr1~0 , intcon_inst|WideOr1~0, R3_PVP, 1
instance = comp, \intcon_inst|Add0~0 , intcon_inst|Add0~0, R3_PVP, 1
instance = comp, \intcon_inst|Add0~11 , intcon_inst|Add0~11, R3_PVP, 1
instance = comp, \intcon_inst|timer[0] , intcon_inst|timer[0], R3_PVP, 1
instance = comp, \intcon_inst|Add0~2 , intcon_inst|Add0~2, R3_PVP, 1
instance = comp, \intcon_inst|Add0~12 , intcon_inst|Add0~12, R3_PVP, 1
instance = comp, \intcon_inst|timer[1] , intcon_inst|timer[1], R3_PVP, 1
instance = comp, \intcon_inst|Add0~4 , intcon_inst|Add0~4, R3_PVP, 1
instance = comp, \intcon_inst|Add0~13 , intcon_inst|Add0~13, R3_PVP, 1
instance = comp, \intcon_inst|timer[2] , intcon_inst|timer[2], R3_PVP, 1
instance = comp, \intcon_inst|Add0~6 , intcon_inst|Add0~6, R3_PVP, 1
instance = comp, \intcon_inst|Add0~14 , intcon_inst|Add0~14, R3_PVP, 1
instance = comp, \intcon_inst|timer[3] , intcon_inst|timer[3], R3_PVP, 1
instance = comp, \intcon_inst|WideOr0~0 , intcon_inst|WideOr0~0, R3_PVP, 1
instance = comp, \intcon_inst|Add0~8 , intcon_inst|Add0~8, R3_PVP, 1
instance = comp, \intcon_inst|Add0~10 , intcon_inst|Add0~10, R3_PVP, 1
instance = comp, \intcon_inst|timer[4] , intcon_inst|timer[4], R3_PVP, 1
instance = comp, \intcon_inst|WideOr0 , intcon_inst|WideOr0, R3_PVP, 1
instance = comp, \intcon_inst|int_rq~0 , intcon_inst|int_rq~0, R3_PVP, 1
instance = comp, \intcon_inst|int_rq , intcon_inst|int_rq, R3_PVP, 1
instance = comp, \CPU_inst|prev_int_rq~0 , CPU_inst|prev_int_rq~0, R3_PVP, 1
instance = comp, \CPU_inst|prev_int_rq , CPU_inst|prev_int_rq, R3_PVP, 1
instance = comp, \CPU_inst|interrupt~0 , CPU_inst|interrupt~0, R3_PVP, 1
instance = comp, \CPU_inst|interrupt , CPU_inst|interrupt, R3_PVP, 1
instance = comp, \CPU_inst|alu_op2~2 , CPU_inst|alu_op2~2, R3_PVP, 1
instance = comp, \CPU_inst|alu_op2[1] , CPU_inst|alu_op2[1], R3_PVP, 1
instance = comp, \CPU_inst|alu_op3[1]~feeder , CPU_inst|alu_op3[1]~feeder, R3_PVP, 1
instance = comp, \CPU_inst|alu_op3[1] , CPU_inst|alu_op3[1], R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg~38 , CPU_inst|ALU0|alu_reg~38, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|Mux7~0 , CPU_inst|ALU0|Mux7~0, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg[0]~0 , CPU_inst|ALU0|alu_reg[0]~0, R3_PVP, 1
instance = comp, \CPU_inst|ALU0|alu_reg[0] , CPU_inst|ALU0|alu_reg[0], R3_PVP, 1
instance = comp, \CPU_inst|reg_file0|ivr_reg[0] , CPU_inst|reg_file0|ivr_reg[0], R3_PVP, 1
instance = comp, \i2c_ri_inst|read_req~0 , i2c_ri_inst|read_req~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|read_req , i2c_ri_inst|read_req, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|prev_read_req~0 , i2c_ri_inst|i2c_phy_inst|prev_read_req~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|prev_read_req , i2c_ri_inst|i2c_phy_inst|prev_read_req, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|read_req_flag~0 , i2c_ri_inst|i2c_phy_inst|read_req_flag~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|read_req_flag~1 , i2c_ri_inst|i2c_phy_inst|read_req_flag~1, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|read_req_flag , i2c_ri_inst|i2c_phy_inst|read_req_flag, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_active~2 , i2c_ri_inst|i2c_phy_inst|rx_active~2, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|rx_active , i2c_ri_inst|i2c_phy_inst|rx_active, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|always0~1 , i2c_ri_inst|i2c_phy_inst|always0~1, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|always0~7 , i2c_ri_inst|i2c_phy_inst|always0~7, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|always0~11 , i2c_ri_inst|i2c_phy_inst|always0~11, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[0]~15 , i2c_ri_inst|i2c_phy_inst|tx_frame[0]~15, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[0] , i2c_ri_inst|i2c_phy_inst|tx_frame[0], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~27 , i2c_ri_inst|i2c_phy_inst|tx_frame[1]~27, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~16 , i2c_ri_inst|i2c_phy_inst|tx_frame[1]~16, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[1] , i2c_ri_inst|i2c_phy_inst|tx_frame[1], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[2]~17 , i2c_ri_inst|i2c_phy_inst|tx_frame[2]~17, R3_PVP, 1
instance = comp, \i2c_ri_inst|data_from_master[0]~feeder , i2c_ri_inst|data_from_master[0]~feeder, R3_PVP, 1
instance = comp, \i2c_ri_inst|data_from_master[7]~0 , i2c_ri_inst|data_from_master[7]~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|data_from_master[0] , i2c_ri_inst|data_from_master[0], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[2]~18 , i2c_ri_inst|i2c_phy_inst|tx_frame[2]~18, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[2] , i2c_ri_inst|i2c_phy_inst|tx_frame[2], R3_PVP, 1
instance = comp, \i2c_ri_inst|data_from_master[1] , i2c_ri_inst|data_from_master[1], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[3]~19 , i2c_ri_inst|i2c_phy_inst|tx_frame[3]~19, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[3]~28 , i2c_ri_inst|i2c_phy_inst|tx_frame[3]~28, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[3] , i2c_ri_inst|i2c_phy_inst|tx_frame[3], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|always0~8 , i2c_ri_inst|i2c_phy_inst|always0~8, R3_PVP, 1
instance = comp, \i2c_ri_inst|data_from_master[5]~feeder , i2c_ri_inst|data_from_master[5]~feeder, R3_PVP, 1
instance = comp, \i2c_ri_inst|data_from_master[5] , i2c_ri_inst|data_from_master[5], R3_PVP, 1
instance = comp, \i2c_ri_inst|data_from_master[3]~feeder , i2c_ri_inst|data_from_master[3]~feeder, R3_PVP, 1
instance = comp, \i2c_ri_inst|data_from_master[3] , i2c_ri_inst|data_from_master[3], R3_PVP, 1
instance = comp, \i2c_ri_inst|data_from_master[2] , i2c_ri_inst|data_from_master[2], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[4]~20 , i2c_ri_inst|i2c_phy_inst|tx_frame[4]~20, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[4]~29 , i2c_ri_inst|i2c_phy_inst|tx_frame[4]~29, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[4] , i2c_ri_inst|i2c_phy_inst|tx_frame[4], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[5]~21 , i2c_ri_inst|i2c_phy_inst|tx_frame[5]~21, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[5]~22 , i2c_ri_inst|i2c_phy_inst|tx_frame[5]~22, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[5] , i2c_ri_inst|i2c_phy_inst|tx_frame[5], R3_PVP, 1
instance = comp, \i2c_ri_inst|data_from_master[4] , i2c_ri_inst|data_from_master[4], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[6]~23 , i2c_ri_inst|i2c_phy_inst|tx_frame[6]~23, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[6]~30 , i2c_ri_inst|i2c_phy_inst|tx_frame[6]~30, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[6] , i2c_ri_inst|i2c_phy_inst|tx_frame[6], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[7]~24 , i2c_ri_inst|i2c_phy_inst|tx_frame[7]~24, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[7]~25 , i2c_ri_inst|i2c_phy_inst|tx_frame[7]~25, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[7] , i2c_ri_inst|i2c_phy_inst|tx_frame[7], R3_PVP, 1
instance = comp, \i2c_ri_inst|data_from_master[6] , i2c_ri_inst|data_from_master[6], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[8]~26 , i2c_ri_inst|i2c_phy_inst|tx_frame[8]~26, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[8]~31 , i2c_ri_inst|i2c_phy_inst|tx_frame[8]~31, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[8] , i2c_ri_inst|i2c_phy_inst|tx_frame[8], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|always0~9 , i2c_ri_inst|i2c_phy_inst|always0~9, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|always0~10 , i2c_ri_inst|i2c_phy_inst|always0~10, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|clk_active~0 , i2c_ri_inst|i2c_phy_inst|clk_active~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|clk_active~1 , i2c_ri_inst|i2c_phy_inst|clk_active~1, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|clk_active~2 , i2c_ri_inst|i2c_phy_inst|clk_active~2, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|clk_active , i2c_ri_inst|i2c_phy_inst|clk_active, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|always0~6 , i2c_ri_inst|i2c_phy_inst|always0~6, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|clk_i2c~0 , i2c_ri_inst|i2c_phy_inst|clk_i2c~0, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|clk_i2c , i2c_ri_inst|i2c_phy_inst|clk_i2c, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|always0~2 , i2c_ri_inst|i2c_phy_inst|always0~2, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|always0~4 , i2c_ri_inst|i2c_phy_inst|always0~4, R3_PVP, 1
instance = comp, \i2c_ri_inst|data_from_master[7]~feeder , i2c_ri_inst|data_from_master[7]~feeder, R3_PVP, 1
instance = comp, \i2c_ri_inst|data_from_master[7] , i2c_ri_inst|data_from_master[7], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[9]~13 , i2c_ri_inst|i2c_phy_inst|tx_frame[9]~13, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[9]~14 , i2c_ri_inst|i2c_phy_inst|tx_frame[9]~14, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[9] , i2c_ri_inst|i2c_phy_inst|tx_frame[9], R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame~10 , i2c_ri_inst|i2c_phy_inst|tx_frame~10, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame~11 , i2c_ri_inst|i2c_phy_inst|tx_frame~11, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame~12 , i2c_ri_inst|i2c_phy_inst|tx_frame~12, R3_PVP, 1
instance = comp, \i2c_ri_inst|i2c_phy_inst|tx_frame[10] , i2c_ri_inst|i2c_phy_inst|tx_frame[10], R3_PVP, 1
instance = comp, \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 , PRG_inst|altsyncram_component|auto_generated|ram_block1a0, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~16feeder , SDRAM_controller|init_fifo_inst|queue_mem~16feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~96 , SDRAM_controller|init_fifo_inst|queue_mem~96, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~97 , SDRAM_controller|init_fifo_inst|queue_mem~97, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~16 , SDRAM_controller|init_fifo_inst|queue_mem~16, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~98 , SDRAM_controller|init_fifo_inst|queue_mem~98, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~101 , SDRAM_controller|init_fifo_inst|queue_mem~101, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~24 , SDRAM_controller|init_fifo_inst|queue_mem~24, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~8feeder , SDRAM_controller|init_fifo_inst|queue_mem~8feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~99 , SDRAM_controller|init_fifo_inst|queue_mem~99, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~8 , SDRAM_controller|init_fifo_inst|queue_mem~8, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~100 , SDRAM_controller|init_fifo_inst|queue_mem~100, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~0 , SDRAM_controller|init_fifo_inst|queue_mem~0, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~64 , SDRAM_controller|init_fifo_inst|queue_mem~64, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~65 , SDRAM_controller|init_fifo_inst|queue_mem~65, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~104 , SDRAM_controller|init_fifo_inst|queue_mem~104, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~32 , SDRAM_controller|init_fifo_inst|queue_mem~32, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~48feeder , SDRAM_controller|init_fifo_inst|queue_mem~48feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~103 , SDRAM_controller|init_fifo_inst|queue_mem~103, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~48 , SDRAM_controller|init_fifo_inst|queue_mem~48, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~66 , SDRAM_controller|init_fifo_inst|queue_mem~66, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~40feeder , SDRAM_controller|init_fifo_inst|queue_mem~40feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~102 , SDRAM_controller|init_fifo_inst|queue_mem~102, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~40 , SDRAM_controller|init_fifo_inst|queue_mem~40, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~105 , SDRAM_controller|init_fifo_inst|queue_mem~105, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~56 , SDRAM_controller|init_fifo_inst|queue_mem~56, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~67 , SDRAM_controller|init_fifo_inst|queue_mem~67, R3_PVP, 1
instance = comp, \SDRAM_controller|data_out[0]~0 , SDRAM_controller|data_out[0]~0, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[1][0]~feeder , arbiter_inst|port2_to_mem[1][0]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[1][0] , arbiter_inst|port2_to_mem[1][0], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[0][0] , arbiter_inst|port2_to_mem[0][0], R3_PVP, 1
instance = comp, \arbiter_inst|Mux15~2 , arbiter_inst|Mux15~2, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[3][0] , arbiter_inst|port2_to_mem[3][0], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[2][0]~feeder , arbiter_inst|port2_to_mem[2][0]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[2][0] , arbiter_inst|port2_to_mem[2][0], R3_PVP, 1
instance = comp, \arbiter_inst|Mux15~3 , arbiter_inst|Mux15~3, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[6][0] , arbiter_inst|port2_to_mem[6][0], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[4][0] , arbiter_inst|port2_to_mem[4][0], R3_PVP, 1
instance = comp, \arbiter_inst|Mux15~0 , arbiter_inst|Mux15~0, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[7][0] , arbiter_inst|port2_to_mem[7][0], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[5][0] , arbiter_inst|port2_to_mem[5][0], R3_PVP, 1
instance = comp, \arbiter_inst|Mux15~1 , arbiter_inst|Mux15~1, R3_PVP, 1
instance = comp, \arbiter_inst|Mux15~4 , arbiter_inst|Mux15~4, R3_PVP, 1
instance = comp, \arbiter_inst|Selector17~0 , arbiter_inst|Selector17~0, R3_PVP, 1
instance = comp, \arbiter_inst|memory_p1_to_mem[0] , arbiter_inst|memory_p1_to_mem[0], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector76~0 , SDRAM_controller|Selector76~0, R3_PVP, 1
instance = comp, \SDRAM_controller|data_out[0] , SDRAM_controller|data_out[0], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector15~0 , SDRAM_controller|Selector15~0, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector15~4 , SDRAM_controller|Selector15~4, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector14~0 , SDRAM_controller|Selector14~0, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector14~1 , SDRAM_controller|Selector14~1, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector14~2 , SDRAM_controller|Selector14~2, R3_PVP, 1
instance = comp, \SDRAM_controller|gate_out , SDRAM_controller|gate_out, R3_PVP, 1
instance = comp, \PRG_inst|altsyncram_component|auto_generated|ram_block1a1 , PRG_inst|altsyncram_component|auto_generated|ram_block1a1, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~17feeder , SDRAM_controller|init_fifo_inst|queue_mem~17feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~17 , SDRAM_controller|init_fifo_inst|queue_mem~17, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~25 , SDRAM_controller|init_fifo_inst|queue_mem~25, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~9feeder , SDRAM_controller|init_fifo_inst|queue_mem~9feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~9 , SDRAM_controller|init_fifo_inst|queue_mem~9, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~1 , SDRAM_controller|init_fifo_inst|queue_mem~1, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~68 , SDRAM_controller|init_fifo_inst|queue_mem~68, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~69 , SDRAM_controller|init_fifo_inst|queue_mem~69, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~33 , SDRAM_controller|init_fifo_inst|queue_mem~33, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~49feeder , SDRAM_controller|init_fifo_inst|queue_mem~49feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~49 , SDRAM_controller|init_fifo_inst|queue_mem~49, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~70 , SDRAM_controller|init_fifo_inst|queue_mem~70, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~41feeder , SDRAM_controller|init_fifo_inst|queue_mem~41feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~41 , SDRAM_controller|init_fifo_inst|queue_mem~41, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~57 , SDRAM_controller|init_fifo_inst|queue_mem~57, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~71 , SDRAM_controller|init_fifo_inst|queue_mem~71, R3_PVP, 1
instance = comp, \SDRAM_controller|data_out[1]~1 , SDRAM_controller|data_out[1]~1, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[5][1]~feeder , arbiter_inst|port2_to_mem[5][1]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[5][1] , arbiter_inst|port2_to_mem[5][1], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[7][1] , arbiter_inst|port2_to_mem[7][1], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[6][1]~feeder , arbiter_inst|port2_to_mem[6][1]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[6][1] , arbiter_inst|port2_to_mem[6][1], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[4][1] , arbiter_inst|port2_to_mem[4][1], R3_PVP, 1
instance = comp, \arbiter_inst|Mux14~0 , arbiter_inst|Mux14~0, R3_PVP, 1
instance = comp, \arbiter_inst|Mux14~1 , arbiter_inst|Mux14~1, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[2][1] , arbiter_inst|port2_to_mem[2][1], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[3][1] , arbiter_inst|port2_to_mem[3][1], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[0][1] , arbiter_inst|port2_to_mem[0][1], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[1][1]~feeder , arbiter_inst|port2_to_mem[1][1]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[1][1] , arbiter_inst|port2_to_mem[1][1], R3_PVP, 1
instance = comp, \arbiter_inst|Mux14~2 , arbiter_inst|Mux14~2, R3_PVP, 1
instance = comp, \arbiter_inst|Mux14~3 , arbiter_inst|Mux14~3, R3_PVP, 1
instance = comp, \arbiter_inst|Mux14~4 , arbiter_inst|Mux14~4, R3_PVP, 1
instance = comp, \arbiter_inst|memory_p1_to_mem[1] , arbiter_inst|memory_p1_to_mem[1], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector75~0 , SDRAM_controller|Selector75~0, R3_PVP, 1
instance = comp, \SDRAM_controller|data_out[1] , SDRAM_controller|data_out[1], R3_PVP, 1
instance = comp, \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 , PRG_inst|altsyncram_component|auto_generated|ram_block1a2, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~10feeder , SDRAM_controller|init_fifo_inst|queue_mem~10feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~10 , SDRAM_controller|init_fifo_inst|queue_mem~10, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~2 , SDRAM_controller|init_fifo_inst|queue_mem~2, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~72 , SDRAM_controller|init_fifo_inst|queue_mem~72, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~26 , SDRAM_controller|init_fifo_inst|queue_mem~26, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~18feeder , SDRAM_controller|init_fifo_inst|queue_mem~18feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~18 , SDRAM_controller|init_fifo_inst|queue_mem~18, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~73 , SDRAM_controller|init_fifo_inst|queue_mem~73, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~42feeder , SDRAM_controller|init_fifo_inst|queue_mem~42feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~42 , SDRAM_controller|init_fifo_inst|queue_mem~42, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~58 , SDRAM_controller|init_fifo_inst|queue_mem~58, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~34 , SDRAM_controller|init_fifo_inst|queue_mem~34, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~50feeder , SDRAM_controller|init_fifo_inst|queue_mem~50feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~50 , SDRAM_controller|init_fifo_inst|queue_mem~50, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~74 , SDRAM_controller|init_fifo_inst|queue_mem~74, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~75 , SDRAM_controller|init_fifo_inst|queue_mem~75, R3_PVP, 1
instance = comp, \SDRAM_controller|data_out[2]~2 , SDRAM_controller|data_out[2]~2, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[0][2] , arbiter_inst|port2_to_mem[0][2], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[1][2]~feeder , arbiter_inst|port2_to_mem[1][2]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[1][2] , arbiter_inst|port2_to_mem[1][2], R3_PVP, 1
instance = comp, \arbiter_inst|Mux13~2 , arbiter_inst|Mux13~2, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[3][2] , arbiter_inst|port2_to_mem[3][2], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[2][2]~feeder , arbiter_inst|port2_to_mem[2][2]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[2][2] , arbiter_inst|port2_to_mem[2][2], R3_PVP, 1
instance = comp, \arbiter_inst|Mux13~3 , arbiter_inst|Mux13~3, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[7][2]~feeder , arbiter_inst|port2_to_mem[7][2]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[7][2] , arbiter_inst|port2_to_mem[7][2], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[5][2] , arbiter_inst|port2_to_mem[5][2], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[4][2] , arbiter_inst|port2_to_mem[4][2], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[6][2]~feeder , arbiter_inst|port2_to_mem[6][2]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[6][2] , arbiter_inst|port2_to_mem[6][2], R3_PVP, 1
instance = comp, \arbiter_inst|Mux13~0 , arbiter_inst|Mux13~0, R3_PVP, 1
instance = comp, \arbiter_inst|Mux13~1 , arbiter_inst|Mux13~1, R3_PVP, 1
instance = comp, \arbiter_inst|Mux13~4 , arbiter_inst|Mux13~4, R3_PVP, 1
instance = comp, \arbiter_inst|memory_p1_to_mem[2] , arbiter_inst|memory_p1_to_mem[2], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector74~0 , SDRAM_controller|Selector74~0, R3_PVP, 1
instance = comp, \SDRAM_controller|data_out[2] , SDRAM_controller|data_out[2], R3_PVP, 1
instance = comp, \PRG_inst|altsyncram_component|auto_generated|ram_block1a3 , PRG_inst|altsyncram_component|auto_generated|ram_block1a3, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~19feeder , SDRAM_controller|init_fifo_inst|queue_mem~19feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~19 , SDRAM_controller|init_fifo_inst|queue_mem~19, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~27 , SDRAM_controller|init_fifo_inst|queue_mem~27, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~11feeder , SDRAM_controller|init_fifo_inst|queue_mem~11feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~11 , SDRAM_controller|init_fifo_inst|queue_mem~11, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~3 , SDRAM_controller|init_fifo_inst|queue_mem~3, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~76 , SDRAM_controller|init_fifo_inst|queue_mem~76, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~77 , SDRAM_controller|init_fifo_inst|queue_mem~77, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~35 , SDRAM_controller|init_fifo_inst|queue_mem~35, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~51feeder , SDRAM_controller|init_fifo_inst|queue_mem~51feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~51 , SDRAM_controller|init_fifo_inst|queue_mem~51, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~78 , SDRAM_controller|init_fifo_inst|queue_mem~78, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~59 , SDRAM_controller|init_fifo_inst|queue_mem~59, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~43feeder , SDRAM_controller|init_fifo_inst|queue_mem~43feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~43 , SDRAM_controller|init_fifo_inst|queue_mem~43, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~79 , SDRAM_controller|init_fifo_inst|queue_mem~79, R3_PVP, 1
instance = comp, \SDRAM_controller|data_out[3]~3 , SDRAM_controller|data_out[3]~3, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[0][3] , arbiter_inst|port2_to_mem[0][3], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[1][3]~feeder , arbiter_inst|port2_to_mem[1][3]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[1][3] , arbiter_inst|port2_to_mem[1][3], R3_PVP, 1
instance = comp, \arbiter_inst|Mux12~2 , arbiter_inst|Mux12~2, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[3][3] , arbiter_inst|port2_to_mem[3][3], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[2][3]~feeder , arbiter_inst|port2_to_mem[2][3]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[2][3] , arbiter_inst|port2_to_mem[2][3], R3_PVP, 1
instance = comp, \arbiter_inst|Mux12~3 , arbiter_inst|Mux12~3, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[5][3]~feeder , arbiter_inst|port2_to_mem[5][3]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[5][3] , arbiter_inst|port2_to_mem[5][3], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[7][3] , arbiter_inst|port2_to_mem[7][3], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[4][3] , arbiter_inst|port2_to_mem[4][3], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[6][3]~feeder , arbiter_inst|port2_to_mem[6][3]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[6][3] , arbiter_inst|port2_to_mem[6][3], R3_PVP, 1
instance = comp, \arbiter_inst|Mux12~0 , arbiter_inst|Mux12~0, R3_PVP, 1
instance = comp, \arbiter_inst|Mux12~1 , arbiter_inst|Mux12~1, R3_PVP, 1
instance = comp, \arbiter_inst|Mux12~4 , arbiter_inst|Mux12~4, R3_PVP, 1
instance = comp, \arbiter_inst|memory_p1_to_mem[3] , arbiter_inst|memory_p1_to_mem[3], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector73~0 , SDRAM_controller|Selector73~0, R3_PVP, 1
instance = comp, \SDRAM_controller|data_out[3] , SDRAM_controller|data_out[3], R3_PVP, 1
instance = comp, \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 , PRG_inst|altsyncram_component|auto_generated|ram_block1a4, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~36 , SDRAM_controller|init_fifo_inst|queue_mem~36, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~52feeder , SDRAM_controller|init_fifo_inst|queue_mem~52feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~52 , SDRAM_controller|init_fifo_inst|queue_mem~52, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~82 , SDRAM_controller|init_fifo_inst|queue_mem~82, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~60 , SDRAM_controller|init_fifo_inst|queue_mem~60, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~44feeder , SDRAM_controller|init_fifo_inst|queue_mem~44feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~44 , SDRAM_controller|init_fifo_inst|queue_mem~44, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~83 , SDRAM_controller|init_fifo_inst|queue_mem~83, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~12feeder , SDRAM_controller|init_fifo_inst|queue_mem~12feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~12 , SDRAM_controller|init_fifo_inst|queue_mem~12, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~4 , SDRAM_controller|init_fifo_inst|queue_mem~4, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~80 , SDRAM_controller|init_fifo_inst|queue_mem~80, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~28 , SDRAM_controller|init_fifo_inst|queue_mem~28, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~20feeder , SDRAM_controller|init_fifo_inst|queue_mem~20feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~20 , SDRAM_controller|init_fifo_inst|queue_mem~20, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~81 , SDRAM_controller|init_fifo_inst|queue_mem~81, R3_PVP, 1
instance = comp, \SDRAM_controller|data_out[4]~4 , SDRAM_controller|data_out[4]~4, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[4][4] , arbiter_inst|port2_to_mem[4][4], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[6][4] , arbiter_inst|port2_to_mem[6][4], R3_PVP, 1
instance = comp, \arbiter_inst|Mux11~0 , arbiter_inst|Mux11~0, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[5][4] , arbiter_inst|port2_to_mem[5][4], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[7][4] , arbiter_inst|port2_to_mem[7][4], R3_PVP, 1
instance = comp, \arbiter_inst|Mux11~1 , arbiter_inst|Mux11~1, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[0][4] , arbiter_inst|port2_to_mem[0][4], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[1][4]~feeder , arbiter_inst|port2_to_mem[1][4]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[1][4] , arbiter_inst|port2_to_mem[1][4], R3_PVP, 1
instance = comp, \arbiter_inst|Mux11~2 , arbiter_inst|Mux11~2, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[3][4] , arbiter_inst|port2_to_mem[3][4], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[2][4] , arbiter_inst|port2_to_mem[2][4], R3_PVP, 1
instance = comp, \arbiter_inst|Mux11~3 , arbiter_inst|Mux11~3, R3_PVP, 1
instance = comp, \arbiter_inst|Mux11~4 , arbiter_inst|Mux11~4, R3_PVP, 1
instance = comp, \arbiter_inst|memory_p1_to_mem[4] , arbiter_inst|memory_p1_to_mem[4], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector72~0 , SDRAM_controller|Selector72~0, R3_PVP, 1
instance = comp, \SDRAM_controller|data_out[4] , SDRAM_controller|data_out[4], R3_PVP, 1
instance = comp, \PRG_inst|altsyncram_component|auto_generated|ram_block1a5 , PRG_inst|altsyncram_component|auto_generated|ram_block1a5, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~45feeder , SDRAM_controller|init_fifo_inst|queue_mem~45feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~45 , SDRAM_controller|init_fifo_inst|queue_mem~45, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~37 , SDRAM_controller|init_fifo_inst|queue_mem~37, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~53feeder , SDRAM_controller|init_fifo_inst|queue_mem~53feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~53 , SDRAM_controller|init_fifo_inst|queue_mem~53, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~86 , SDRAM_controller|init_fifo_inst|queue_mem~86, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~61 , SDRAM_controller|init_fifo_inst|queue_mem~61, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~87 , SDRAM_controller|init_fifo_inst|queue_mem~87, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~13feeder , SDRAM_controller|init_fifo_inst|queue_mem~13feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~13 , SDRAM_controller|init_fifo_inst|queue_mem~13, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~5 , SDRAM_controller|init_fifo_inst|queue_mem~5, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~84 , SDRAM_controller|init_fifo_inst|queue_mem~84, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~29 , SDRAM_controller|init_fifo_inst|queue_mem~29, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~21feeder , SDRAM_controller|init_fifo_inst|queue_mem~21feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~21 , SDRAM_controller|init_fifo_inst|queue_mem~21, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~85 , SDRAM_controller|init_fifo_inst|queue_mem~85, R3_PVP, 1
instance = comp, \SDRAM_controller|data_out[5]~5 , SDRAM_controller|data_out[5]~5, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[6][5] , arbiter_inst|port2_to_mem[6][5], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[4][5] , arbiter_inst|port2_to_mem[4][5], R3_PVP, 1
instance = comp, \arbiter_inst|Mux10~0 , arbiter_inst|Mux10~0, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[5][5] , arbiter_inst|port2_to_mem[5][5], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[7][5] , arbiter_inst|port2_to_mem[7][5], R3_PVP, 1
instance = comp, \arbiter_inst|Mux10~1 , arbiter_inst|Mux10~1, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[0][5] , arbiter_inst|port2_to_mem[0][5], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[1][5] , arbiter_inst|port2_to_mem[1][5], R3_PVP, 1
instance = comp, \arbiter_inst|Mux10~2 , arbiter_inst|Mux10~2, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[2][5]~feeder , arbiter_inst|port2_to_mem[2][5]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[2][5] , arbiter_inst|port2_to_mem[2][5], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[3][5] , arbiter_inst|port2_to_mem[3][5], R3_PVP, 1
instance = comp, \arbiter_inst|Mux10~3 , arbiter_inst|Mux10~3, R3_PVP, 1
instance = comp, \arbiter_inst|Mux10~4 , arbiter_inst|Mux10~4, R3_PVP, 1
instance = comp, \arbiter_inst|memory_p1_to_mem[5] , arbiter_inst|memory_p1_to_mem[5], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector71~0 , SDRAM_controller|Selector71~0, R3_PVP, 1
instance = comp, \SDRAM_controller|data_out[5] , SDRAM_controller|data_out[5], R3_PVP, 1
instance = comp, \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 , PRG_inst|altsyncram_component|auto_generated|ram_block1a6, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~38 , SDRAM_controller|init_fifo_inst|queue_mem~38, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~54feeder , SDRAM_controller|init_fifo_inst|queue_mem~54feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~54 , SDRAM_controller|init_fifo_inst|queue_mem~54, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~90 , SDRAM_controller|init_fifo_inst|queue_mem~90, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~62 , SDRAM_controller|init_fifo_inst|queue_mem~62, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~46feeder , SDRAM_controller|init_fifo_inst|queue_mem~46feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~46 , SDRAM_controller|init_fifo_inst|queue_mem~46, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~91 , SDRAM_controller|init_fifo_inst|queue_mem~91, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~14feeder , SDRAM_controller|init_fifo_inst|queue_mem~14feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~14 , SDRAM_controller|init_fifo_inst|queue_mem~14, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~6 , SDRAM_controller|init_fifo_inst|queue_mem~6, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~88 , SDRAM_controller|init_fifo_inst|queue_mem~88, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~30 , SDRAM_controller|init_fifo_inst|queue_mem~30, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~22feeder , SDRAM_controller|init_fifo_inst|queue_mem~22feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~22 , SDRAM_controller|init_fifo_inst|queue_mem~22, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~89 , SDRAM_controller|init_fifo_inst|queue_mem~89, R3_PVP, 1
instance = comp, \SDRAM_controller|data_out[6]~6 , SDRAM_controller|data_out[6]~6, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[0][6] , arbiter_inst|port2_to_mem[0][6], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[1][6]~feeder , arbiter_inst|port2_to_mem[1][6]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[1][6] , arbiter_inst|port2_to_mem[1][6], R3_PVP, 1
instance = comp, \arbiter_inst|Mux9~2 , arbiter_inst|Mux9~2, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[3][6] , arbiter_inst|port2_to_mem[3][6], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[2][6]~feeder , arbiter_inst|port2_to_mem[2][6]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[2][6] , arbiter_inst|port2_to_mem[2][6], R3_PVP, 1
instance = comp, \arbiter_inst|Mux9~3 , arbiter_inst|Mux9~3, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[5][6]~feeder , arbiter_inst|port2_to_mem[5][6]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[5][6] , arbiter_inst|port2_to_mem[5][6], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[4][6] , arbiter_inst|port2_to_mem[4][6], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[6][6]~feeder , arbiter_inst|port2_to_mem[6][6]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[6][6] , arbiter_inst|port2_to_mem[6][6], R3_PVP, 1
instance = comp, \arbiter_inst|Mux9~0 , arbiter_inst|Mux9~0, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[7][6] , arbiter_inst|port2_to_mem[7][6], R3_PVP, 1
instance = comp, \arbiter_inst|Mux9~1 , arbiter_inst|Mux9~1, R3_PVP, 1
instance = comp, \arbiter_inst|Mux9~4 , arbiter_inst|Mux9~4, R3_PVP, 1
instance = comp, \arbiter_inst|memory_p1_to_mem[6] , arbiter_inst|memory_p1_to_mem[6], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector70~0 , SDRAM_controller|Selector70~0, R3_PVP, 1
instance = comp, \SDRAM_controller|data_out[6] , SDRAM_controller|data_out[6], R3_PVP, 1
instance = comp, \PRG_inst|altsyncram_component|auto_generated|ram_block1a7 , PRG_inst|altsyncram_component|auto_generated|ram_block1a7, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~23feeder , SDRAM_controller|init_fifo_inst|queue_mem~23feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~23 , SDRAM_controller|init_fifo_inst|queue_mem~23, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~31 , SDRAM_controller|init_fifo_inst|queue_mem~31, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~15feeder , SDRAM_controller|init_fifo_inst|queue_mem~15feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~15 , SDRAM_controller|init_fifo_inst|queue_mem~15, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~7 , SDRAM_controller|init_fifo_inst|queue_mem~7, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~92 , SDRAM_controller|init_fifo_inst|queue_mem~92, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~93 , SDRAM_controller|init_fifo_inst|queue_mem~93, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~39 , SDRAM_controller|init_fifo_inst|queue_mem~39, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~55feeder , SDRAM_controller|init_fifo_inst|queue_mem~55feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~55 , SDRAM_controller|init_fifo_inst|queue_mem~55, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~94 , SDRAM_controller|init_fifo_inst|queue_mem~94, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~63 , SDRAM_controller|init_fifo_inst|queue_mem~63, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~47feeder , SDRAM_controller|init_fifo_inst|queue_mem~47feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~47 , SDRAM_controller|init_fifo_inst|queue_mem~47, R3_PVP, 1
instance = comp, \SDRAM_controller|init_fifo_inst|queue_mem~95 , SDRAM_controller|init_fifo_inst|queue_mem~95, R3_PVP, 1
instance = comp, \SDRAM_controller|data_out[7]~7 , SDRAM_controller|data_out[7]~7, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[1][7]~feeder , arbiter_inst|port2_to_mem[1][7]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[1][7] , arbiter_inst|port2_to_mem[1][7], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[0][7] , arbiter_inst|port2_to_mem[0][7], R3_PVP, 1
instance = comp, \arbiter_inst|Mux8~2 , arbiter_inst|Mux8~2, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[3][7] , arbiter_inst|port2_to_mem[3][7], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[2][7]~feeder , arbiter_inst|port2_to_mem[2][7]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[2][7] , arbiter_inst|port2_to_mem[2][7], R3_PVP, 1
instance = comp, \arbiter_inst|Mux8~3 , arbiter_inst|Mux8~3, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[6][7]~feeder , arbiter_inst|port2_to_mem[6][7]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[6][7] , arbiter_inst|port2_to_mem[6][7], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[4][7] , arbiter_inst|port2_to_mem[4][7], R3_PVP, 1
instance = comp, \arbiter_inst|Mux8~0 , arbiter_inst|Mux8~0, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[5][7]~feeder , arbiter_inst|port2_to_mem[5][7]~feeder, R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[5][7] , arbiter_inst|port2_to_mem[5][7], R3_PVP, 1
instance = comp, \arbiter_inst|port2_to_mem[7][7] , arbiter_inst|port2_to_mem[7][7], R3_PVP, 1
instance = comp, \arbiter_inst|Mux8~1 , arbiter_inst|Mux8~1, R3_PVP, 1
instance = comp, \arbiter_inst|Mux8~4 , arbiter_inst|Mux8~4, R3_PVP, 1
instance = comp, \arbiter_inst|memory_p1_to_mem[7] , arbiter_inst|memory_p1_to_mem[7], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector69~0 , SDRAM_controller|Selector69~0, R3_PVP, 1
instance = comp, \SDRAM_controller|data_out[7] , SDRAM_controller|data_out[7], R3_PVP, 1
instance = comp, \button[0]~input , button[0]~input, R3_PVP, 1
instance = comp, \debounce_inst|button_s[0]~0 , debounce_inst|button_s[0]~0, R3_PVP, 1
instance = comp, \debounce_inst|button_s[0] , debounce_inst|button_s[0], R3_PVP, 1
instance = comp, \debounce_inst|button_0_count[3]~17 , debounce_inst|button_0_count[3]~17, R3_PVP, 1
instance = comp, \debounce_inst|button_0_count[1]~23 , debounce_inst|button_0_count[1]~23, R3_PVP, 1
instance = comp, \debounce_inst|Add2~1 , debounce_inst|Add2~1, R3_PVP, 1
instance = comp, \debounce_inst|button_0_count[1]~22 , debounce_inst|button_0_count[1]~22, R3_PVP, 1
instance = comp, \debounce_inst|button_0_count[1]~2 , debounce_inst|button_0_count[1]~2, R3_PVP, 1
instance = comp, \debounce_inst|button_0_count[3]~24 , debounce_inst|button_0_count[3]~24, R3_PVP, 1
instance = comp, \debounce_inst|button_0_count[1] , debounce_inst|button_0_count[1], R3_PVP, 1
instance = comp, \debounce_inst|button_0_count[2]~20 , debounce_inst|button_0_count[2]~20, R3_PVP, 1
instance = comp, \debounce_inst|button_0_count[2]~19 , debounce_inst|button_0_count[2]~19, R3_PVP, 1
instance = comp, \debounce_inst|Add1~1 , debounce_inst|Add1~1, R3_PVP, 1
instance = comp, \debounce_inst|button_0_count[2]~1 , debounce_inst|button_0_count[2]~1, R3_PVP, 1
instance = comp, \debounce_inst|button_0_count[2] , debounce_inst|button_0_count[2], R3_PVP, 1
instance = comp, \debounce_inst|Add2~0 , debounce_inst|Add2~0, R3_PVP, 1
instance = comp, \debounce_inst|button_0_count[3]~16 , debounce_inst|button_0_count[3]~16, R3_PVP, 1
instance = comp, \debounce_inst|button_0_count[3]~15 , debounce_inst|button_0_count[3]~15, R3_PVP, 1
instance = comp, \debounce_inst|Add1~0 , debounce_inst|Add1~0, R3_PVP, 1
instance = comp, \debounce_inst|button_0_count[3]~0 , debounce_inst|button_0_count[3]~0, R3_PVP, 1
instance = comp, \debounce_inst|button_0_count[3] , debounce_inst|button_0_count[3], R3_PVP, 1
instance = comp, \debounce_inst|button_out~0 , debounce_inst|button_out~0, R3_PVP, 1
instance = comp, \debounce_inst|button_0_count[3]~18 , debounce_inst|button_0_count[3]~18, R3_PVP, 1
instance = comp, \debounce_inst|button_0_count[0]~21 , debounce_inst|button_0_count[0]~21, R3_PVP, 1
instance = comp, \debounce_inst|button_0_count[0] , debounce_inst|button_0_count[0], R3_PVP, 1
instance = comp, \debounce_inst|WideNor0 , debounce_inst|WideNor0, R3_PVP, 1
instance = comp, \debounce_inst|button_out~1 , debounce_inst|button_out~1, R3_PVP, 1
instance = comp, \debounce_inst|button_out[0] , debounce_inst|button_out[0], R3_PVP, 1
instance = comp, \prev_select~feeder , prev_select~feeder, R3_PVP, 1
instance = comp, \indicator_select[0]~1 , indicator_select[0]~1, R3_PVP, 1
instance = comp, \indicator_select[0] , indicator_select[0], R3_PVP, 1
instance = comp, \indicator_select[1]~0 , indicator_select[1]~0, R3_PVP, 1
instance = comp, \indicator_select[1] , indicator_select[1], R3_PVP, 1
instance = comp, \always1~4 , always1~4, R3_PVP, 1
instance = comp, \always1~7 , always1~7, R3_PVP, 1
instance = comp, \led_indicators[0] , led_indicators[0], R3_PVP, 1
instance = comp, \led_indicators[4]~feeder , led_indicators[4]~feeder, R3_PVP, 1
instance = comp, \led_indicators[4] , led_indicators[4], R3_PVP, 1
instance = comp, \Mux3~0 , Mux3~0, R3_PVP, 1
instance = comp, \always1~6 , always1~6, R3_PVP, 1
instance = comp, \led_indicators[8] , led_indicators[8], R3_PVP, 1
instance = comp, \led_indicators[12]~feeder , led_indicators[12]~feeder, R3_PVP, 1
instance = comp, \led_indicators[12] , led_indicators[12], R3_PVP, 1
instance = comp, \Mux3~1 , Mux3~1, R3_PVP, 1
instance = comp, \led_reg~0 , led_reg~0, R3_PVP, 1
instance = comp, \led_reg[0] , led_reg[0], R3_PVP, 1
instance = comp, \led_indicators[13]~feeder , led_indicators[13]~feeder, R3_PVP, 1
instance = comp, \led_indicators[13] , led_indicators[13], R3_PVP, 1
instance = comp, \led_indicators[5] , led_indicators[5], R3_PVP, 1
instance = comp, \led_indicators[9]~feeder , led_indicators[9]~feeder, R3_PVP, 1
instance = comp, \led_indicators[9] , led_indicators[9], R3_PVP, 1
instance = comp, \led_indicators[1] , led_indicators[1], R3_PVP, 1
instance = comp, \Mux2~0 , Mux2~0, R3_PVP, 1
instance = comp, \Mux2~1 , Mux2~1, R3_PVP, 1
instance = comp, \led_reg~1 , led_reg~1, R3_PVP, 1
instance = comp, \led_reg[1] , led_reg[1], R3_PVP, 1
instance = comp, \led_indicators[14]~feeder , led_indicators[14]~feeder, R3_PVP, 1
instance = comp, \led_indicators[14] , led_indicators[14], R3_PVP, 1
instance = comp, \led_indicators[10] , led_indicators[10], R3_PVP, 1
instance = comp, \led_indicators[2] , led_indicators[2], R3_PVP, 1
instance = comp, \led_indicators[6]~feeder , led_indicators[6]~feeder, R3_PVP, 1
instance = comp, \led_indicators[6] , led_indicators[6], R3_PVP, 1
instance = comp, \Mux1~0 , Mux1~0, R3_PVP, 1
instance = comp, \Mux1~1 , Mux1~1, R3_PVP, 1
instance = comp, \led_reg~2 , led_reg~2, R3_PVP, 1
instance = comp, \led_reg[2] , led_reg[2], R3_PVP, 1
instance = comp, \led_indicators[15]~feeder , led_indicators[15]~feeder, R3_PVP, 1
instance = comp, \led_indicators[15] , led_indicators[15], R3_PVP, 1
instance = comp, \led_indicators[7] , led_indicators[7], R3_PVP, 1
instance = comp, \led_indicators[3] , led_indicators[3], R3_PVP, 1
instance = comp, \led_indicators[11]~feeder , led_indicators[11]~feeder, R3_PVP, 1
instance = comp, \led_indicators[11] , led_indicators[11], R3_PVP, 1
instance = comp, \Mux0~0 , Mux0~0, R3_PVP, 1
instance = comp, \Mux0~1 , Mux0~1, R3_PVP, 1
instance = comp, \led_reg~3 , led_reg~3, R3_PVP, 1
instance = comp, \led_reg[3] , led_reg[3], R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~0 , serial_inst|UART_inst|tx_frame~0, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame~1 , serial_inst|UART_inst|tx_frame~1, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[0]~feeder , serial_inst|UART_inst|tx_frame[0]~feeder, R3_PVP, 1
instance = comp, \serial_inst|UART_inst|tx_frame[0] , serial_inst|UART_inst|tx_frame[0], R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|ps2_clk_q , keyboard_inst|ps2_host_inst|ps2_clk_q, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|ps2_data_q~0 , keyboard_inst|ps2_host_inst|ps2_data_q~0, R3_PVP, 1
instance = comp, \keyboard_inst|ps2_host_inst|ps2_data_q , keyboard_inst|ps2_host_inst|ps2_data_q, R3_PVP, 1
instance = comp, \nes_joypad_inst|clk_q[0]~feeder , nes_joypad_inst|clk_q[0]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|WideNor0 , nes_joypad_inst|WideNor0, R3_PVP, 1
instance = comp, \nes_joypad_inst|clk_q[0] , nes_joypad_inst|clk_q[0], R3_PVP, 1
instance = comp, \nes_joypad_inst|clk_q[1]~feeder , nes_joypad_inst|clk_q[1]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|clk_q[1] , nes_joypad_inst|clk_q[1], R3_PVP, 1
instance = comp, \nes_joypad_inst|latch_q~0 , nes_joypad_inst|latch_q~0, R3_PVP, 1
instance = comp, \nes_joypad_inst|latch_q[0]~feeder , nes_joypad_inst|latch_q[0]~feeder, R3_PVP, 1
instance = comp, \nes_joypad_inst|latch_q[0] , nes_joypad_inst|latch_q[0], R3_PVP, 1
instance = comp, \nes_joypad_inst|latch_q[1] , nes_joypad_inst|latch_q[1], R3_PVP, 1
instance = comp, \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, R3_PVP, 1
instance = comp, \SDRAM_controller|WideOr7~0 , SDRAM_controller|WideOr7~0, R3_PVP, 1
instance = comp, \SDRAM_controller|WideOr7~2 , SDRAM_controller|WideOr7~2, R3_PVP, 1
instance = comp, \SDRAM_controller|WideOr7~1 , SDRAM_controller|WideOr7~1, R3_PVP, 1
instance = comp, \SDRAM_controller|WideOr7~3 , SDRAM_controller|WideOr7~3, R3_PVP, 1
instance = comp, \SDRAM_controller|WideOr7~4 , SDRAM_controller|WideOr7~4, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector0~0 , SDRAM_controller|Selector0~0, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector0~1 , SDRAM_controller|Selector0~1, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector1~3 , SDRAM_controller|Selector1~3, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector2~0 , SDRAM_controller|Selector2~0, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector2~1 , SDRAM_controller|Selector2~1, R3_PVP, 1
instance = comp, \SDRAM_controller|sdram_cmd[0] , SDRAM_controller|sdram_cmd[0], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector1~2 , SDRAM_controller|Selector1~2, R3_PVP, 1
instance = comp, \SDRAM_controller|sdram_cmd[1] , SDRAM_controller|sdram_cmd[1], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector15~1 , SDRAM_controller|Selector15~1, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector0~2 , SDRAM_controller|Selector0~2, R3_PVP, 1
instance = comp, \SDRAM_controller|sdram_cmd[2] , SDRAM_controller|sdram_cmd[2], R3_PVP, 1
instance = comp, \SDRAM_controller|WideOr10~0 , SDRAM_controller|WideOr10~0, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[7]~5 , arbiter_inst|mem_address_base[7]~5, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[7] , arbiter_inst|mem_address_base[7], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~0 , SDRAM_controller|Add4~0, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[6]~15 , arbiter_inst|mem_address_base[6]~15, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[6] , arbiter_inst|mem_address_base[6], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~56 , SDRAM_controller|Add4~56, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[5]~13 , arbiter_inst|mem_address_base[5]~13, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[5] , arbiter_inst|mem_address_base[5], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~50 , SDRAM_controller|Add4~50, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[2]~9 , arbiter_inst|mem_address_base[2]~9, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[2] , arbiter_inst|mem_address_base[2], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~32 , SDRAM_controller|Add4~32, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[1]~8 , arbiter_inst|mem_address_base[1]~8, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[1] , arbiter_inst|mem_address_base[1], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~26 , SDRAM_controller|Add4~26, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~1 , SDRAM_controller|Add4~1, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[0]~19 , arbiter_inst|mem_address_base[0]~19, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[0] , arbiter_inst|mem_address_base[0], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~70 , SDRAM_controller|Add4~70, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~71 , SDRAM_controller|Add4~71, R3_PVP, 1
instance = comp, \SDRAM_controller|address_hold[3] , SDRAM_controller|address_hold[3], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~3 , SDRAM_controller|Add4~3, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~27 , SDRAM_controller|Add4~27, R3_PVP, 1
instance = comp, \SDRAM_controller|address_hold[4] , SDRAM_controller|address_hold[4], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~5 , SDRAM_controller|Add4~5, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~33 , SDRAM_controller|Add4~33, R3_PVP, 1
instance = comp, \SDRAM_controller|address_hold[5] , SDRAM_controller|address_hold[5], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~7 , SDRAM_controller|Add4~7, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[3]~10 , arbiter_inst|mem_address_base[3]~10, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[3] , arbiter_inst|mem_address_base[3], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~38 , SDRAM_controller|Add4~38, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~39 , SDRAM_controller|Add4~39, R3_PVP, 1
instance = comp, \SDRAM_controller|address_hold[6] , SDRAM_controller|address_hold[6], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~9 , SDRAM_controller|Add4~9, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[4]~11 , arbiter_inst|mem_address_base[4]~11, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[4] , arbiter_inst|mem_address_base[4], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~44 , SDRAM_controller|Add4~44, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~45 , SDRAM_controller|Add4~45, R3_PVP, 1
instance = comp, \SDRAM_controller|address_hold[7] , SDRAM_controller|address_hold[7], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~11 , SDRAM_controller|Add4~11, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~51 , SDRAM_controller|Add4~51, R3_PVP, 1
instance = comp, \SDRAM_controller|address_hold[8] , SDRAM_controller|address_hold[8], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~13 , SDRAM_controller|Add4~13, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~57 , SDRAM_controller|Add4~57, R3_PVP, 1
instance = comp, \SDRAM_controller|address_hold[9] , SDRAM_controller|address_hold[9], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~15 , SDRAM_controller|Add4~15, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~17 , SDRAM_controller|Add4~17, R3_PVP, 1
instance = comp, \SDRAM_controller|address_hold[10] , SDRAM_controller|address_hold[10], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector13~0 , SDRAM_controller|Selector13~0, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector13~1 , SDRAM_controller|Selector13~1, R3_PVP, 1
instance = comp, \SDRAM_controller|sdram_a[0] , SDRAM_controller|sdram_a[0], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~19 , SDRAM_controller|Add4~19, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[8]~7 , arbiter_inst|mem_address_base[8]~7, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[8] , arbiter_inst|mem_address_base[8], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~18 , SDRAM_controller|Add4~18, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~21 , SDRAM_controller|Add4~21, R3_PVP, 1
instance = comp, \SDRAM_controller|address_hold[11] , SDRAM_controller|address_hold[11], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector12~0 , SDRAM_controller|Selector12~0, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector12~1 , SDRAM_controller|Selector12~1, R3_PVP, 1
instance = comp, \SDRAM_controller|sdram_a[1] , SDRAM_controller|sdram_a[1], R3_PVP, 1
instance = comp, \SDRAM_controller|sdram_a~0 , SDRAM_controller|sdram_a~0, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~23 , SDRAM_controller|Add4~23, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[9]~0 , arbiter_inst|mem_address_base[9]~0, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[9] , arbiter_inst|mem_address_base[9], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~22 , SDRAM_controller|Add4~22, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~25 , SDRAM_controller|Add4~25, R3_PVP, 1
instance = comp, \SDRAM_controller|address_hold[12] , SDRAM_controller|address_hold[12], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector11~0 , SDRAM_controller|Selector11~0, R3_PVP, 1
instance = comp, \SDRAM_controller|sdram_a[2] , SDRAM_controller|sdram_a[2], R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[10]~1 , arbiter_inst|mem_address_base[10]~1, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[10] , arbiter_inst|mem_address_base[10], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~28 , SDRAM_controller|Add4~28, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~29 , SDRAM_controller|Add4~29, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~31 , SDRAM_controller|Add4~31, R3_PVP, 1
instance = comp, \SDRAM_controller|address_hold[13] , SDRAM_controller|address_hold[13], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector10~2 , SDRAM_controller|Selector10~2, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector10~3 , SDRAM_controller|Selector10~3, R3_PVP, 1
instance = comp, \SDRAM_controller|sdram_a[3] , SDRAM_controller|sdram_a[3], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~35 , SDRAM_controller|Add4~35, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[11]~2 , arbiter_inst|mem_address_base[11]~2, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[11] , arbiter_inst|mem_address_base[11], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~34 , SDRAM_controller|Add4~34, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~37 , SDRAM_controller|Add4~37, R3_PVP, 1
instance = comp, \SDRAM_controller|address_hold[14] , SDRAM_controller|address_hold[14], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector9~2 , SDRAM_controller|Selector9~2, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector9~3 , SDRAM_controller|Selector9~3, R3_PVP, 1
instance = comp, \SDRAM_controller|sdram_a[4] , SDRAM_controller|sdram_a[4], R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[12]~3 , arbiter_inst|mem_address_base[12]~3, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[12] , arbiter_inst|mem_address_base[12], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~40 , SDRAM_controller|Add4~40, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~41 , SDRAM_controller|Add4~41, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~43 , SDRAM_controller|Add4~43, R3_PVP, 1
instance = comp, \SDRAM_controller|address_hold[15] , SDRAM_controller|address_hold[15], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector8~2 , SDRAM_controller|Selector8~2, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector8~3 , SDRAM_controller|Selector8~3, R3_PVP, 1
instance = comp, \SDRAM_controller|sdram_a[5] , SDRAM_controller|sdram_a[5], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~47 , SDRAM_controller|Add4~47, R3_PVP, 1
instance = comp, \MSC_inst|data_page[0]~feeder , MSC_inst|data_page[0]~feeder, R3_PVP, 1
instance = comp, \MSC_inst|data_page[0]~0 , MSC_inst|data_page[0]~0, R3_PVP, 1
instance = comp, \MSC_inst|data_page[0] , MSC_inst|data_page[0], R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[13]~12 , arbiter_inst|mem_address_base[13]~12, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[13] , arbiter_inst|mem_address_base[13], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~46 , SDRAM_controller|Add4~46, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~49 , SDRAM_controller|Add4~49, R3_PVP, 1
instance = comp, \SDRAM_controller|address_hold[16] , SDRAM_controller|address_hold[16], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector7~2 , SDRAM_controller|Selector7~2, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector7~3 , SDRAM_controller|Selector7~3, R3_PVP, 1
instance = comp, \SDRAM_controller|sdram_a[6] , SDRAM_controller|sdram_a[6], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector6~2 , SDRAM_controller|Selector6~2, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~53 , SDRAM_controller|Add4~53, R3_PVP, 1
instance = comp, \MSC_inst|data_page[1]~feeder , MSC_inst|data_page[1]~feeder, R3_PVP, 1
instance = comp, \MSC_inst|data_page[1] , MSC_inst|data_page[1], R3_PVP, 1
instance = comp, \MSC_inst|program_page[0]~feeder , MSC_inst|program_page[0]~feeder, R3_PVP, 1
instance = comp, \MSC_inst|program_page[0]~0 , MSC_inst|program_page[0]~0, R3_PVP, 1
instance = comp, \MSC_inst|program_page[0] , MSC_inst|program_page[0], R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[14]~14 , arbiter_inst|mem_address_base[14]~14, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[14] , arbiter_inst|mem_address_base[14], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~52 , SDRAM_controller|Add4~52, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~55 , SDRAM_controller|Add4~55, R3_PVP, 1
instance = comp, \SDRAM_controller|address_hold[17] , SDRAM_controller|address_hold[17], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector6~3 , SDRAM_controller|Selector6~3, R3_PVP, 1
instance = comp, \SDRAM_controller|sdram_a[7] , SDRAM_controller|sdram_a[7], R3_PVP, 1
instance = comp, \MSC_inst|program_page[1] , MSC_inst|program_page[1], R3_PVP, 1
instance = comp, \MSC_inst|data_page[2]~feeder , MSC_inst|data_page[2]~feeder, R3_PVP, 1
instance = comp, \MSC_inst|data_page[2] , MSC_inst|data_page[2], R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[15]~16 , arbiter_inst|mem_address_base[15]~16, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[15] , arbiter_inst|mem_address_base[15], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~58 , SDRAM_controller|Add4~58, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~59 , SDRAM_controller|Add4~59, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~61 , SDRAM_controller|Add4~61, R3_PVP, 1
instance = comp, \SDRAM_controller|address_hold[18] , SDRAM_controller|address_hold[18], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector5~2 , SDRAM_controller|Selector5~2, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector5~3 , SDRAM_controller|Selector5~3, R3_PVP, 1
instance = comp, \SDRAM_controller|sdram_a[8] , SDRAM_controller|sdram_a[8], R3_PVP, 1
instance = comp, \MSC_inst|program_page[2]~feeder , MSC_inst|program_page[2]~feeder, R3_PVP, 1
instance = comp, \MSC_inst|program_page[2] , MSC_inst|program_page[2], R3_PVP, 1
instance = comp, \MSC_inst|data_page[3]~feeder , MSC_inst|data_page[3]~feeder, R3_PVP, 1
instance = comp, \MSC_inst|data_page[3] , MSC_inst|data_page[3], R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[16]~17 , arbiter_inst|mem_address_base[16]~17, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[16] , arbiter_inst|mem_address_base[16], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~62 , SDRAM_controller|Add4~62, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~63 , SDRAM_controller|Add4~63, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~65 , SDRAM_controller|Add4~65, R3_PVP, 1
instance = comp, \SDRAM_controller|address_hold[19] , SDRAM_controller|address_hold[19], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector4~0 , SDRAM_controller|Selector4~0, R3_PVP, 1
instance = comp, \SDRAM_controller|sdram_a[9] , SDRAM_controller|sdram_a[9], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~67 , SDRAM_controller|Add4~67, R3_PVP, 1
instance = comp, \MSC_inst|program_page[3]~feeder , MSC_inst|program_page[3]~feeder, R3_PVP, 1
instance = comp, \MSC_inst|program_page[3] , MSC_inst|program_page[3], R3_PVP, 1
instance = comp, \MSC_inst|data_page[4]~feeder , MSC_inst|data_page[4]~feeder, R3_PVP, 1
instance = comp, \MSC_inst|data_page[4] , MSC_inst|data_page[4], R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[17]~18 , arbiter_inst|mem_address_base[17]~18, R3_PVP, 1
instance = comp, \arbiter_inst|mem_address_base[17] , arbiter_inst|mem_address_base[17], R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~66 , SDRAM_controller|Add4~66, R3_PVP, 1
instance = comp, \SDRAM_controller|Add4~69 , SDRAM_controller|Add4~69, R3_PVP, 1
instance = comp, \SDRAM_controller|address_hold[20] , SDRAM_controller|address_hold[20], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector3~0 , SDRAM_controller|Selector3~0, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector3~1 , SDRAM_controller|Selector3~1, R3_PVP, 1
instance = comp, \SDRAM_controller|sdram_a[10] , SDRAM_controller|sdram_a[10], R3_PVP, 1
instance = comp, \SDRAM_controller|Selector46~0 , SDRAM_controller|Selector46~0, R3_PVP, 1
instance = comp, \SDRAM_controller|sdram_ba , SDRAM_controller|sdram_ba, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector15~2 , SDRAM_controller|Selector15~2, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector15~3 , SDRAM_controller|Selector15~3, R3_PVP, 1
instance = comp, \SDRAM_controller|Selector15~5 , SDRAM_controller|Selector15~5, R3_PVP, 1
instance = comp, \SDRAM_controller|sdram_dqm~feeder , SDRAM_controller|sdram_dqm~feeder, R3_PVP, 1
instance = comp, \SDRAM_controller|sdram_dqm , SDRAM_controller|sdram_dqm, R3_PVP, 1
instance = comp, \VGA_inst|VDG|DD_s[7] , VGA_inst|VDG|DD_s[7], R3_PVP, 1
instance = comp, \VGA_inst|VDG|H4 , VGA_inst|VDG|H4, R3_PVP, 1
instance = comp, \VGA_inst|VDG|DD_s[3] , VGA_inst|VDG|DD_s[3], R3_PVP, 1
instance = comp, \VGA_inst|VDG|DD_s[2] , VGA_inst|VDG|DD_s[2], R3_PVP, 1
instance = comp, \VGA_inst|VDG|E4~0 , VGA_inst|VDG|E4~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|DD_s[1] , VGA_inst|VDG|DD_s[1], R3_PVP, 1
instance = comp, \VGA_inst|VDG|DD_s[0] , VGA_inst|VDG|DD_s[0], R3_PVP, 1
instance = comp, \VGA_inst|VDG|E4~1 , VGA_inst|VDG|E4~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_R[0]~0 , VGA_inst|VDG|next_R[0]~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|DD_s[4]~feeder , VGA_inst|VDG|DD_s[4]~feeder, R3_PVP, 1
instance = comp, \VGA_inst|VDG|DD_s[4] , VGA_inst|VDG|DD_s[4], R3_PVP, 1
instance = comp, \VGA_inst|VDG|DD_s[6] , VGA_inst|VDG|DD_s[6], R3_PVP, 1
instance = comp, \VGA_inst|VDG|DD_s[5] , VGA_inst|VDG|DD_s[5], R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_R[0]~1 , VGA_inst|VDG|next_R[0]~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Mux2~0 , VGA_inst|VDG|Mux2~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Mux2~1 , VGA_inst|VDG|Mux2~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_R[0]~2 , VGA_inst|VDG|next_R[0]~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|R[0]~feeder , VGA_inst|VDG|R[0]~feeder, R3_PVP, 1
instance = comp, \VGA_inst|VDG|R[0] , VGA_inst|VDG|R[0], R3_PVP, 1
instance = comp, \VGA_inst|VDG|R[1] , VGA_inst|VDG|R[1], R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_G~1 , VGA_inst|VDG|next_G~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 , VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Mux0~0 , VGA_inst|VDG|Mux0~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Mux0~1 , VGA_inst|VDG|Mux0~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Mux0~2 , VGA_inst|VDG|Mux0~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Mux0~3 , VGA_inst|VDG|Mux0~3, R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_G~0 , VGA_inst|VDG|next_G~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|G[0]~0 , VGA_inst|VDG|G[0]~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Mux1~0 , VGA_inst|VDG|Mux1~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|Mux1~1 , VGA_inst|VDG|Mux1~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|G[0] , VGA_inst|VDG|G[0], R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_G~2 , VGA_inst|VDG|next_G~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|G[1]~1 , VGA_inst|VDG|G[1]~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|G[1] , VGA_inst|VDG|G[1], R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_B[0]~1 , VGA_inst|VDG|next_B[0]~1, R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_B[0]~0 , VGA_inst|VDG|next_B[0]~0, R3_PVP, 1
instance = comp, \VGA_inst|VDG|next_B[0]~2 , VGA_inst|VDG|next_B[0]~2, R3_PVP, 1
instance = comp, \VGA_inst|VDG|B[0] , VGA_inst|VDG|B[0], R3_PVP, 1
instance = comp, \VGA_inst|VDG|B[1] , VGA_inst|VDG|B[1], R3_PVP, 1
instance = comp, \i2c_scl~input , i2c_scl~input, R3_PVP, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, R3_PVP, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, R3_PVP, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, R3_PVP, 1
