verilog work "register.v"
verilog work "test_forGenerate.v"
