// Seed: 180198948
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    output id_4,
    output id_5
);
  assign id_4 = 1 == ~1;
  logic id_6;
  logic id_7;
endmodule
