#ifndef __GENERATED_CSR_H
#define __GENERATED_CSR_H

/* crg */
#define CSR_CRG_BASE 0x5000
#define CSR_CRG_RST_ADDR 0x5000
#define CSR_CRG_RST_SIZE 1

/* ctrl */
#define CSR_CTRL_BASE 0x0
#define CSR_CTRL_RESET_ADDR 0x0
#define CSR_CTRL_RESET_SIZE 1
#define CSR_CTRL_SCRATCH_ADDR 0x4
#define CSR_CTRL_SCRATCH_SIZE 1
#define CSR_CTRL_BUS_ERRORS_ADDR 0x8
#define CSR_CTRL_BUS_ERRORS_SIZE 1

/* dna */
#define CSR_DNA_BASE 0x5800
#define CSR_DNA_ID_ADDR 0x5800
#define CSR_DNA_ID_SIZE 2

/* fan */
#define CSR_FAN_BASE 0x6800
#define CSR_FAN_ENABLE_ADDR 0x6800
#define CSR_FAN_ENABLE_SIZE 1
#define CSR_FAN_WIDTH_ADDR 0x6804
#define CSR_FAN_WIDTH_SIZE 1
#define CSR_FAN_PERIOD_ADDR 0x6808
#define CSR_FAN_PERIOD_SIZE 1

/* flash */
#define CSR_FLASH_BASE 0x7000
#define CSR_FLASH_SPI_CTRL_ADDR 0x7000
#define CSR_FLASH_SPI_CTRL_SIZE 1
#define CSR_FLASH_SPI_STATUS_ADDR 0x7004
#define CSR_FLASH_SPI_STATUS_SIZE 1
#define CSR_FLASH_SPI_MOSI_ADDR 0x7008
#define CSR_FLASH_SPI_MOSI_SIZE 2
#define CSR_FLASH_SPI_MISO_ADDR 0x7010
#define CSR_FLASH_SPI_MISO_SIZE 2

/* gs12241_spi */
#define CSR_GS12241_SPI_BASE 0x11800
#define CSR_GS12241_SPI_CTRL_ADDR 0x11800
#define CSR_GS12241_SPI_CTRL_SIZE 1
#define CSR_GS12241_SPI_STATUS_ADDR 0x11804
#define CSR_GS12241_SPI_STATUS_SIZE 1
#define CSR_GS12241_SPI_MOSI_ADDR 0x11808
#define CSR_GS12241_SPI_MOSI_SIZE 1
#define CSR_GS12241_SPI_MISO_ADDR 0x1180c
#define CSR_GS12241_SPI_MISO_SIZE 1

/* gs12241_spi_cs_n */
#define CSR_GS12241_SPI_CS_N_BASE 0x11000
#define CSR_GS12241_SPI_CS_N_OUT_ADDR 0x11000
#define CSR_GS12241_SPI_CS_N_OUT_SIZE 1

/* gs12281_spi */
#define CSR_GS12281_SPI_BASE 0x10800
#define CSR_GS12281_SPI_CTRL_ADDR 0x10800
#define CSR_GS12281_SPI_CTRL_SIZE 1
#define CSR_GS12281_SPI_STATUS_ADDR 0x10804
#define CSR_GS12281_SPI_STATUS_SIZE 1
#define CSR_GS12281_SPI_MOSI_ADDR 0x10808
#define CSR_GS12281_SPI_MOSI_SIZE 1
#define CSR_GS12281_SPI_MISO_ADDR 0x1080c
#define CSR_GS12281_SPI_MISO_SIZE 1

/* gs12281_spi_cs_n */
#define CSR_GS12281_SPI_CS_N_BASE 0x10000
#define CSR_GS12281_SPI_CS_N_OUT_ADDR 0x10000
#define CSR_GS12281_SPI_CS_N_OUT_SIZE 1

/* icap */
#define CSR_ICAP_BASE 0x7800
#define CSR_ICAP_ADDR_ADDR 0x7800
#define CSR_ICAP_ADDR_SIZE 1
#define CSR_ICAP_DATA_ADDR 0x7804
#define CSR_ICAP_DATA_SIZE 1
#define CSR_ICAP_SEND_ADDR 0x7808
#define CSR_ICAP_SEND_SIZE 1
#define CSR_ICAP_DONE_ADDR 0x780c
#define CSR_ICAP_DONE_SIZE 1

/* lmh0387_spi */
#define CSR_LMH0387_SPI_BASE 0xf800
#define CSR_LMH0387_SPI_CTRL_ADDR 0xf800
#define CSR_LMH0387_SPI_CTRL_SIZE 1
#define CSR_LMH0387_SPI_STATUS_ADDR 0xf804
#define CSR_LMH0387_SPI_STATUS_SIZE 1
#define CSR_LMH0387_SPI_MOSI_ADDR 0xf808
#define CSR_LMH0387_SPI_MOSI_SIZE 1
#define CSR_LMH0387_SPI_MISO_ADDR 0xf80c
#define CSR_LMH0387_SPI_MISO_SIZE 1

/* lmh0387_spi_cs_n */
#define CSR_LMH0387_SPI_CS_N_BASE 0xf000
#define CSR_LMH0387_SPI_CS_N_OUT_ADDR 0xf000
#define CSR_LMH0387_SPI_CS_N_OUT_SIZE 1

/* pcie_dma0 */
#define CSR_PCIE_DMA0_BASE 0x14800
#define CSR_PCIE_DMA0_WRITER_ENABLE_ADDR 0x14800
#define CSR_PCIE_DMA0_WRITER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_ADDR 0x14804
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_ADDR 0x1480c
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_PROG_N_ADDR 0x14810
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_ADDR 0x14814
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LEVEL_ADDR 0x14818
#define CSR_PCIE_DMA0_WRITER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_FLUSH_ADDR 0x1481c
#define CSR_PCIE_DMA0_WRITER_TABLE_FLUSH_SIZE 1
#define CSR_PCIE_DMA0_READER_ENABLE_ADDR 0x14820
#define CSR_PCIE_DMA0_READER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_ADDR 0x14824
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA0_READER_TABLE_WE_ADDR 0x1482c
#define CSR_PCIE_DMA0_READER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_PROG_N_ADDR 0x14830
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_ADDR 0x14834
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LEVEL_ADDR 0x14838
#define CSR_PCIE_DMA0_READER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_FLUSH_ADDR 0x1483c
#define CSR_PCIE_DMA0_READER_TABLE_FLUSH_SIZE 1
#define CSR_PCIE_DMA0_LOOPBACK_ENABLE_ADDR 0x14840
#define CSR_PCIE_DMA0_LOOPBACK_ENABLE_SIZE 1

/* pcie_dma1 */
#define CSR_PCIE_DMA1_BASE 0x15000
#define CSR_PCIE_DMA1_WRITER_ENABLE_ADDR 0x15000
#define CSR_PCIE_DMA1_WRITER_ENABLE_SIZE 1
#define CSR_PCIE_DMA1_WRITER_TABLE_VALUE_ADDR 0x15004
#define CSR_PCIE_DMA1_WRITER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA1_WRITER_TABLE_WE_ADDR 0x1500c
#define CSR_PCIE_DMA1_WRITER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA1_WRITER_TABLE_LOOP_PROG_N_ADDR 0x15010
#define CSR_PCIE_DMA1_WRITER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA1_WRITER_TABLE_LOOP_STATUS_ADDR 0x15014
#define CSR_PCIE_DMA1_WRITER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA1_WRITER_TABLE_LEVEL_ADDR 0x15018
#define CSR_PCIE_DMA1_WRITER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA1_WRITER_TABLE_FLUSH_ADDR 0x1501c
#define CSR_PCIE_DMA1_WRITER_TABLE_FLUSH_SIZE 1
#define CSR_PCIE_DMA1_READER_ENABLE_ADDR 0x15020
#define CSR_PCIE_DMA1_READER_ENABLE_SIZE 1
#define CSR_PCIE_DMA1_READER_TABLE_VALUE_ADDR 0x15024
#define CSR_PCIE_DMA1_READER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA1_READER_TABLE_WE_ADDR 0x1502c
#define CSR_PCIE_DMA1_READER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA1_READER_TABLE_LOOP_PROG_N_ADDR 0x15030
#define CSR_PCIE_DMA1_READER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA1_READER_TABLE_LOOP_STATUS_ADDR 0x15034
#define CSR_PCIE_DMA1_READER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA1_READER_TABLE_LEVEL_ADDR 0x15038
#define CSR_PCIE_DMA1_READER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA1_READER_TABLE_FLUSH_ADDR 0x1503c
#define CSR_PCIE_DMA1_READER_TABLE_FLUSH_SIZE 1
#define CSR_PCIE_DMA1_LOOPBACK_ENABLE_ADDR 0x15040
#define CSR_PCIE_DMA1_LOOPBACK_ENABLE_SIZE 1

/* pcie_dma2 */
#define CSR_PCIE_DMA2_BASE 0x15800
#define CSR_PCIE_DMA2_WRITER_ENABLE_ADDR 0x15800
#define CSR_PCIE_DMA2_WRITER_ENABLE_SIZE 1
#define CSR_PCIE_DMA2_WRITER_TABLE_VALUE_ADDR 0x15804
#define CSR_PCIE_DMA2_WRITER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA2_WRITER_TABLE_WE_ADDR 0x1580c
#define CSR_PCIE_DMA2_WRITER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA2_WRITER_TABLE_LOOP_PROG_N_ADDR 0x15810
#define CSR_PCIE_DMA2_WRITER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA2_WRITER_TABLE_LOOP_STATUS_ADDR 0x15814
#define CSR_PCIE_DMA2_WRITER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA2_WRITER_TABLE_LEVEL_ADDR 0x15818
#define CSR_PCIE_DMA2_WRITER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA2_WRITER_TABLE_FLUSH_ADDR 0x1581c
#define CSR_PCIE_DMA2_WRITER_TABLE_FLUSH_SIZE 1
#define CSR_PCIE_DMA2_READER_ENABLE_ADDR 0x15820
#define CSR_PCIE_DMA2_READER_ENABLE_SIZE 1
#define CSR_PCIE_DMA2_READER_TABLE_VALUE_ADDR 0x15824
#define CSR_PCIE_DMA2_READER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA2_READER_TABLE_WE_ADDR 0x1582c
#define CSR_PCIE_DMA2_READER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA2_READER_TABLE_LOOP_PROG_N_ADDR 0x15830
#define CSR_PCIE_DMA2_READER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA2_READER_TABLE_LOOP_STATUS_ADDR 0x15834
#define CSR_PCIE_DMA2_READER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA2_READER_TABLE_LEVEL_ADDR 0x15838
#define CSR_PCIE_DMA2_READER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA2_READER_TABLE_FLUSH_ADDR 0x1583c
#define CSR_PCIE_DMA2_READER_TABLE_FLUSH_SIZE 1
#define CSR_PCIE_DMA2_LOOPBACK_ENABLE_ADDR 0x15840
#define CSR_PCIE_DMA2_LOOPBACK_ENABLE_SIZE 1

/* pcie_dma3 */
#define CSR_PCIE_DMA3_BASE 0x16000
#define CSR_PCIE_DMA3_WRITER_ENABLE_ADDR 0x16000
#define CSR_PCIE_DMA3_WRITER_ENABLE_SIZE 1
#define CSR_PCIE_DMA3_WRITER_TABLE_VALUE_ADDR 0x16004
#define CSR_PCIE_DMA3_WRITER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA3_WRITER_TABLE_WE_ADDR 0x1600c
#define CSR_PCIE_DMA3_WRITER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA3_WRITER_TABLE_LOOP_PROG_N_ADDR 0x16010
#define CSR_PCIE_DMA3_WRITER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA3_WRITER_TABLE_LOOP_STATUS_ADDR 0x16014
#define CSR_PCIE_DMA3_WRITER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA3_WRITER_TABLE_LEVEL_ADDR 0x16018
#define CSR_PCIE_DMA3_WRITER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA3_WRITER_TABLE_FLUSH_ADDR 0x1601c
#define CSR_PCIE_DMA3_WRITER_TABLE_FLUSH_SIZE 1
#define CSR_PCIE_DMA3_READER_ENABLE_ADDR 0x16020
#define CSR_PCIE_DMA3_READER_ENABLE_SIZE 1
#define CSR_PCIE_DMA3_READER_TABLE_VALUE_ADDR 0x16024
#define CSR_PCIE_DMA3_READER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA3_READER_TABLE_WE_ADDR 0x1602c
#define CSR_PCIE_DMA3_READER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA3_READER_TABLE_LOOP_PROG_N_ADDR 0x16030
#define CSR_PCIE_DMA3_READER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA3_READER_TABLE_LOOP_STATUS_ADDR 0x16034
#define CSR_PCIE_DMA3_READER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA3_READER_TABLE_LEVEL_ADDR 0x16038
#define CSR_PCIE_DMA3_READER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA3_READER_TABLE_FLUSH_ADDR 0x1603c
#define CSR_PCIE_DMA3_READER_TABLE_FLUSH_SIZE 1
#define CSR_PCIE_DMA3_LOOPBACK_ENABLE_ADDR 0x16040
#define CSR_PCIE_DMA3_LOOPBACK_ENABLE_SIZE 1

/* pcie_msi */
#define CSR_PCIE_MSI_BASE 0x16800
#define CSR_PCIE_MSI_ENABLE_ADDR 0x16800
#define CSR_PCIE_MSI_ENABLE_SIZE 1
#define CSR_PCIE_MSI_CLEAR_ADDR 0x16804
#define CSR_PCIE_MSI_CLEAR_SIZE 1
#define CSR_PCIE_MSI_VECTOR_ADDR 0x16808
#define CSR_PCIE_MSI_VECTOR_SIZE 1

/* pcie_phy */
#define CSR_PCIE_PHY_BASE 0x14000
#define CSR_PCIE_PHY_LNK_UP_ADDR 0x14000
#define CSR_PCIE_PHY_LNK_UP_SIZE 1
#define CSR_PCIE_PHY_MSI_ENABLE_ADDR 0x14004
#define CSR_PCIE_PHY_MSI_ENABLE_SIZE 1
#define CSR_PCIE_PHY_BUS_MASTER_ENABLE_ADDR 0x14008
#define CSR_PCIE_PHY_BUS_MASTER_ENABLE_SIZE 1
#define CSR_PCIE_PHY_MAX_REQUEST_SIZE_ADDR 0x1400c
#define CSR_PCIE_PHY_MAX_REQUEST_SIZE_SIZE 1
#define CSR_PCIE_PHY_MAX_PAYLOAD_SIZE_ADDR 0x14010
#define CSR_PCIE_PHY_MAX_PAYLOAD_SIZE_SIZE 1

/* sdi0_core */
#define CSR_SDI0_CORE_BASE 0x1a000
#define CSR_SDI0_CORE_TX_RESET_ADDR 0x1a000
#define CSR_SDI0_CORE_TX_RESET_SIZE 1
#define CSR_SDI0_CORE_TX_PLLSEL_ADDR 0x1a004
#define CSR_SDI0_CORE_TX_PLLSEL_SIZE 1
#define CSR_SDI0_CORE_TX_MODE_ADDR 0x1a008
#define CSR_SDI0_CORE_TX_MODE_SIZE 1
#define CSR_SDI0_CORE_TX_PACK_ADDR 0x1a00c
#define CSR_SDI0_CORE_TX_PACK_SIZE 1
#define CSR_SDI0_CORE_TX_CRC_ADDR 0x1a010
#define CSR_SDI0_CORE_TX_CRC_SIZE 1
#define CSR_SDI0_CORE_TX_SLEW_ADDR 0x1a014
#define CSR_SDI0_CORE_TX_SLEW_SIZE 1
#define CSR_SDI0_CORE_TX_TXEN_ADDR 0x1a018
#define CSR_SDI0_CORE_TX_TXEN_SIZE 1
#define CSR_SDI0_CORE_TX_CE_ERROR_ADDR 0x1a01c
#define CSR_SDI0_CORE_TX_CE_ERROR_SIZE 1
#define CSR_SDI0_CORE_RX_RESET_ADDR 0x1a020
#define CSR_SDI0_CORE_RX_RESET_SIZE 1
#define CSR_SDI0_CORE_RX_MODE_ADDR 0x1a024
#define CSR_SDI0_CORE_RX_MODE_SIZE 1
#define CSR_SDI0_CORE_RX_MODE_ENABLE_ADDR 0x1a028
#define CSR_SDI0_CORE_RX_MODE_ENABLE_SIZE 1
#define CSR_SDI0_CORE_RX_PACK_ADDR 0x1a02c
#define CSR_SDI0_CORE_RX_PACK_SIZE 1
#define CSR_SDI0_CORE_RX_CRC_ADDR 0x1a030
#define CSR_SDI0_CORE_RX_CRC_SIZE 1
#define CSR_SDI0_CORE_RX_LOCKED_ADDR 0x1a034
#define CSR_SDI0_CORE_RX_LOCKED_SIZE 1
#define CSR_SDI0_CORE_RX_FAMILY_ADDR 0x1a038
#define CSR_SDI0_CORE_RX_FAMILY_SIZE 1
#define CSR_SDI0_CORE_RX_RATE_ADDR 0x1a03c
#define CSR_SDI0_CORE_RX_RATE_SIZE 1
#define CSR_SDI0_CORE_RX_SCAN_ADDR 0x1a040
#define CSR_SDI0_CORE_RX_SCAN_SIZE 1
#define CSR_SDI0_CORE_RX_M_ADDR 0x1a044
#define CSR_SDI0_CORE_RX_M_SIZE 1
#define CSR_SDI0_CORE_LOOPBACK_ADDR 0x1a048
#define CSR_SDI0_CORE_LOOPBACK_SIZE 1
#define CSR_SDI0_CORE_CLK_FREQ_VALUE_ADDR 0x1a04c
#define CSR_SDI0_CORE_CLK_FREQ_VALUE_SIZE 1
#define CSR_SDI0_CORE_CLK_COUNTER_LATCH_ADDR 0x1a050
#define CSR_SDI0_CORE_CLK_COUNTER_LATCH_SIZE 1
#define CSR_SDI0_CORE_CLK_COUNTER_VALUE_ADDR 0x1a054
#define CSR_SDI0_CORE_CLK_COUNTER_VALUE_SIZE 2
#define CSR_SDI0_CORE_SD_PATTERN_ENABLE_ADDR 0x1a05c
#define CSR_SDI0_CORE_SD_PATTERN_ENABLE_SIZE 1
#define CSR_SDI0_CORE_SD_PATTERN_FORMAT_ADDR 0x1a060
#define CSR_SDI0_CORE_SD_PATTERN_FORMAT_SIZE 1
#define CSR_SDI0_CORE_SD_PATTERN_PATTERN_ADDR 0x1a064
#define CSR_SDI0_CORE_SD_PATTERN_PATTERN_SIZE 1
#define CSR_SDI0_CORE_SD_PATTERN_RELEASE_ON_SYNCHRO_ADDR 0x1a068
#define CSR_SDI0_CORE_SD_PATTERN_RELEASE_ON_SYNCHRO_SIZE 1
#define CSR_SDI0_CORE_HD_3G_PATTERN_ENABLE_ADDR 0x1a06c
#define CSR_SDI0_CORE_HD_3G_PATTERN_ENABLE_SIZE 1
#define CSR_SDI0_CORE_HD_3G_PATTERN_FORMAT_ADDR 0x1a070
#define CSR_SDI0_CORE_HD_3G_PATTERN_FORMAT_SIZE 1
#define CSR_SDI0_CORE_HD_3G_PATTERN_PATTERN_ADDR 0x1a074
#define CSR_SDI0_CORE_HD_3G_PATTERN_PATTERN_SIZE 1
#define CSR_SDI0_CORE_HD_3G_PATTERN_RELEASE_ON_SYNCHRO_ADDR 0x1a078
#define CSR_SDI0_CORE_HD_3G_PATTERN_RELEASE_ON_SYNCHRO_SIZE 1
#define CSR_SDI0_CORE_TX_SYNC_ENABLE_ADDR 0x1a07c
#define CSR_SDI0_CORE_TX_SYNC_ENABLE_SIZE 1
#define CSR_SDI0_CORE_TX_SYNC_BYPASS_ADDR 0x1a080
#define CSR_SDI0_CORE_TX_SYNC_BYPASS_SIZE 1
#define CSR_SDI0_CORE_TX_SYNC_RELEASE_ON_SYNCHRO_ADDR 0x1a084
#define CSR_SDI0_CORE_TX_SYNC_RELEASE_ON_SYNCHRO_SIZE 1
#define CSR_SDI0_CORE_RX_SYNC_ENABLE_ADDR 0x1a088
#define CSR_SDI0_CORE_RX_SYNC_ENABLE_SIZE 1
#define CSR_SDI0_CORE_RX_SYNC_BYPASS_ADDR 0x1a08c
#define CSR_SDI0_CORE_RX_SYNC_BYPASS_SIZE 1
#define CSR_SDI0_CORE_TX_UNDERFLOW_RESET_ADDR 0x1a090
#define CSR_SDI0_CORE_TX_UNDERFLOW_RESET_SIZE 1
#define CSR_SDI0_CORE_TX_UNDERFLOW_COUNT_ADDR 0x1a094
#define CSR_SDI0_CORE_TX_UNDERFLOW_COUNT_SIZE 1
#define CSR_SDI0_CORE_RX_OVERFLOW_RESET_ADDR 0x1a098
#define CSR_SDI0_CORE_RX_OVERFLOW_RESET_SIZE 1
#define CSR_SDI0_CORE_RX_OVERFLOW_COUNT_ADDR 0x1a09c
#define CSR_SDI0_CORE_RX_OVERFLOW_COUNT_SIZE 1

/* sdi0_direction */
#define CSR_SDI0_DIRECTION_BASE 0x1c000
#define CSR_SDI0_DIRECTION_OUT_ADDR 0x1c000
#define CSR_SDI0_DIRECTION_OUT_SIZE 1

/* sdi1_core */
#define CSR_SDI1_CORE_BASE 0x1a800
#define CSR_SDI1_CORE_TX_RESET_ADDR 0x1a800
#define CSR_SDI1_CORE_TX_RESET_SIZE 1
#define CSR_SDI1_CORE_TX_PLLSEL_ADDR 0x1a804
#define CSR_SDI1_CORE_TX_PLLSEL_SIZE 1
#define CSR_SDI1_CORE_TX_MODE_ADDR 0x1a808
#define CSR_SDI1_CORE_TX_MODE_SIZE 1
#define CSR_SDI1_CORE_TX_PACK_ADDR 0x1a80c
#define CSR_SDI1_CORE_TX_PACK_SIZE 1
#define CSR_SDI1_CORE_TX_CRC_ADDR 0x1a810
#define CSR_SDI1_CORE_TX_CRC_SIZE 1
#define CSR_SDI1_CORE_TX_SLEW_ADDR 0x1a814
#define CSR_SDI1_CORE_TX_SLEW_SIZE 1
#define CSR_SDI1_CORE_TX_TXEN_ADDR 0x1a818
#define CSR_SDI1_CORE_TX_TXEN_SIZE 1
#define CSR_SDI1_CORE_TX_CE_ERROR_ADDR 0x1a81c
#define CSR_SDI1_CORE_TX_CE_ERROR_SIZE 1
#define CSR_SDI1_CORE_RX_RESET_ADDR 0x1a820
#define CSR_SDI1_CORE_RX_RESET_SIZE 1
#define CSR_SDI1_CORE_RX_MODE_ADDR 0x1a824
#define CSR_SDI1_CORE_RX_MODE_SIZE 1
#define CSR_SDI1_CORE_RX_MODE_ENABLE_ADDR 0x1a828
#define CSR_SDI1_CORE_RX_MODE_ENABLE_SIZE 1
#define CSR_SDI1_CORE_RX_PACK_ADDR 0x1a82c
#define CSR_SDI1_CORE_RX_PACK_SIZE 1
#define CSR_SDI1_CORE_RX_CRC_ADDR 0x1a830
#define CSR_SDI1_CORE_RX_CRC_SIZE 1
#define CSR_SDI1_CORE_RX_LOCKED_ADDR 0x1a834
#define CSR_SDI1_CORE_RX_LOCKED_SIZE 1
#define CSR_SDI1_CORE_RX_FAMILY_ADDR 0x1a838
#define CSR_SDI1_CORE_RX_FAMILY_SIZE 1
#define CSR_SDI1_CORE_RX_RATE_ADDR 0x1a83c
#define CSR_SDI1_CORE_RX_RATE_SIZE 1
#define CSR_SDI1_CORE_RX_SCAN_ADDR 0x1a840
#define CSR_SDI1_CORE_RX_SCAN_SIZE 1
#define CSR_SDI1_CORE_RX_M_ADDR 0x1a844
#define CSR_SDI1_CORE_RX_M_SIZE 1
#define CSR_SDI1_CORE_LOOPBACK_ADDR 0x1a848
#define CSR_SDI1_CORE_LOOPBACK_SIZE 1
#define CSR_SDI1_CORE_CLK_FREQ_VALUE_ADDR 0x1a84c
#define CSR_SDI1_CORE_CLK_FREQ_VALUE_SIZE 1
#define CSR_SDI1_CORE_CLK_COUNTER_LATCH_ADDR 0x1a850
#define CSR_SDI1_CORE_CLK_COUNTER_LATCH_SIZE 1
#define CSR_SDI1_CORE_CLK_COUNTER_VALUE_ADDR 0x1a854
#define CSR_SDI1_CORE_CLK_COUNTER_VALUE_SIZE 2
#define CSR_SDI1_CORE_SD_PATTERN_ENABLE_ADDR 0x1a85c
#define CSR_SDI1_CORE_SD_PATTERN_ENABLE_SIZE 1
#define CSR_SDI1_CORE_SD_PATTERN_FORMAT_ADDR 0x1a860
#define CSR_SDI1_CORE_SD_PATTERN_FORMAT_SIZE 1
#define CSR_SDI1_CORE_SD_PATTERN_PATTERN_ADDR 0x1a864
#define CSR_SDI1_CORE_SD_PATTERN_PATTERN_SIZE 1
#define CSR_SDI1_CORE_SD_PATTERN_RELEASE_ON_SYNCHRO_ADDR 0x1a868
#define CSR_SDI1_CORE_SD_PATTERN_RELEASE_ON_SYNCHRO_SIZE 1
#define CSR_SDI1_CORE_HD_3G_PATTERN_ENABLE_ADDR 0x1a86c
#define CSR_SDI1_CORE_HD_3G_PATTERN_ENABLE_SIZE 1
#define CSR_SDI1_CORE_HD_3G_PATTERN_FORMAT_ADDR 0x1a870
#define CSR_SDI1_CORE_HD_3G_PATTERN_FORMAT_SIZE 1
#define CSR_SDI1_CORE_HD_3G_PATTERN_PATTERN_ADDR 0x1a874
#define CSR_SDI1_CORE_HD_3G_PATTERN_PATTERN_SIZE 1
#define CSR_SDI1_CORE_HD_3G_PATTERN_RELEASE_ON_SYNCHRO_ADDR 0x1a878
#define CSR_SDI1_CORE_HD_3G_PATTERN_RELEASE_ON_SYNCHRO_SIZE 1
#define CSR_SDI1_CORE_TX_SYNC_ENABLE_ADDR 0x1a87c
#define CSR_SDI1_CORE_TX_SYNC_ENABLE_SIZE 1
#define CSR_SDI1_CORE_TX_SYNC_BYPASS_ADDR 0x1a880
#define CSR_SDI1_CORE_TX_SYNC_BYPASS_SIZE 1
#define CSR_SDI1_CORE_TX_SYNC_RELEASE_ON_SYNCHRO_ADDR 0x1a884
#define CSR_SDI1_CORE_TX_SYNC_RELEASE_ON_SYNCHRO_SIZE 1
#define CSR_SDI1_CORE_RX_SYNC_ENABLE_ADDR 0x1a888
#define CSR_SDI1_CORE_RX_SYNC_ENABLE_SIZE 1
#define CSR_SDI1_CORE_RX_SYNC_BYPASS_ADDR 0x1a88c
#define CSR_SDI1_CORE_RX_SYNC_BYPASS_SIZE 1
#define CSR_SDI1_CORE_TX_UNDERFLOW_RESET_ADDR 0x1a890
#define CSR_SDI1_CORE_TX_UNDERFLOW_RESET_SIZE 1
#define CSR_SDI1_CORE_TX_UNDERFLOW_COUNT_ADDR 0x1a894
#define CSR_SDI1_CORE_TX_UNDERFLOW_COUNT_SIZE 1
#define CSR_SDI1_CORE_RX_OVERFLOW_RESET_ADDR 0x1a898
#define CSR_SDI1_CORE_RX_OVERFLOW_RESET_SIZE 1
#define CSR_SDI1_CORE_RX_OVERFLOW_COUNT_ADDR 0x1a89c
#define CSR_SDI1_CORE_RX_OVERFLOW_COUNT_SIZE 1

/* sdi1_direction */
#define CSR_SDI1_DIRECTION_BASE 0x1c800
#define CSR_SDI1_DIRECTION_OUT_ADDR 0x1c800
#define CSR_SDI1_DIRECTION_OUT_SIZE 1

/* sdi2_core */
#define CSR_SDI2_CORE_BASE 0x1b000
#define CSR_SDI2_CORE_TX_RESET_ADDR 0x1b000
#define CSR_SDI2_CORE_TX_RESET_SIZE 1
#define CSR_SDI2_CORE_TX_PLLSEL_ADDR 0x1b004
#define CSR_SDI2_CORE_TX_PLLSEL_SIZE 1
#define CSR_SDI2_CORE_TX_MODE_ADDR 0x1b008
#define CSR_SDI2_CORE_TX_MODE_SIZE 1
#define CSR_SDI2_CORE_TX_PACK_ADDR 0x1b00c
#define CSR_SDI2_CORE_TX_PACK_SIZE 1
#define CSR_SDI2_CORE_TX_CRC_ADDR 0x1b010
#define CSR_SDI2_CORE_TX_CRC_SIZE 1
#define CSR_SDI2_CORE_TX_SLEW_ADDR 0x1b014
#define CSR_SDI2_CORE_TX_SLEW_SIZE 1
#define CSR_SDI2_CORE_TX_TXEN_ADDR 0x1b018
#define CSR_SDI2_CORE_TX_TXEN_SIZE 1
#define CSR_SDI2_CORE_TX_CE_ERROR_ADDR 0x1b01c
#define CSR_SDI2_CORE_TX_CE_ERROR_SIZE 1
#define CSR_SDI2_CORE_RX_RESET_ADDR 0x1b020
#define CSR_SDI2_CORE_RX_RESET_SIZE 1
#define CSR_SDI2_CORE_RX_MODE_ADDR 0x1b024
#define CSR_SDI2_CORE_RX_MODE_SIZE 1
#define CSR_SDI2_CORE_RX_MODE_ENABLE_ADDR 0x1b028
#define CSR_SDI2_CORE_RX_MODE_ENABLE_SIZE 1
#define CSR_SDI2_CORE_RX_PACK_ADDR 0x1b02c
#define CSR_SDI2_CORE_RX_PACK_SIZE 1
#define CSR_SDI2_CORE_RX_CRC_ADDR 0x1b030
#define CSR_SDI2_CORE_RX_CRC_SIZE 1
#define CSR_SDI2_CORE_RX_LOCKED_ADDR 0x1b034
#define CSR_SDI2_CORE_RX_LOCKED_SIZE 1
#define CSR_SDI2_CORE_RX_FAMILY_ADDR 0x1b038
#define CSR_SDI2_CORE_RX_FAMILY_SIZE 1
#define CSR_SDI2_CORE_RX_RATE_ADDR 0x1b03c
#define CSR_SDI2_CORE_RX_RATE_SIZE 1
#define CSR_SDI2_CORE_RX_SCAN_ADDR 0x1b040
#define CSR_SDI2_CORE_RX_SCAN_SIZE 1
#define CSR_SDI2_CORE_RX_M_ADDR 0x1b044
#define CSR_SDI2_CORE_RX_M_SIZE 1
#define CSR_SDI2_CORE_LOOPBACK_ADDR 0x1b048
#define CSR_SDI2_CORE_LOOPBACK_SIZE 1
#define CSR_SDI2_CORE_CLK_FREQ_VALUE_ADDR 0x1b04c
#define CSR_SDI2_CORE_CLK_FREQ_VALUE_SIZE 1
#define CSR_SDI2_CORE_CLK_COUNTER_LATCH_ADDR 0x1b050
#define CSR_SDI2_CORE_CLK_COUNTER_LATCH_SIZE 1
#define CSR_SDI2_CORE_CLK_COUNTER_VALUE_ADDR 0x1b054
#define CSR_SDI2_CORE_CLK_COUNTER_VALUE_SIZE 2
#define CSR_SDI2_CORE_SD_PATTERN_ENABLE_ADDR 0x1b05c
#define CSR_SDI2_CORE_SD_PATTERN_ENABLE_SIZE 1
#define CSR_SDI2_CORE_SD_PATTERN_FORMAT_ADDR 0x1b060
#define CSR_SDI2_CORE_SD_PATTERN_FORMAT_SIZE 1
#define CSR_SDI2_CORE_SD_PATTERN_PATTERN_ADDR 0x1b064
#define CSR_SDI2_CORE_SD_PATTERN_PATTERN_SIZE 1
#define CSR_SDI2_CORE_SD_PATTERN_RELEASE_ON_SYNCHRO_ADDR 0x1b068
#define CSR_SDI2_CORE_SD_PATTERN_RELEASE_ON_SYNCHRO_SIZE 1
#define CSR_SDI2_CORE_HD_3G_PATTERN_ENABLE_ADDR 0x1b06c
#define CSR_SDI2_CORE_HD_3G_PATTERN_ENABLE_SIZE 1
#define CSR_SDI2_CORE_HD_3G_PATTERN_FORMAT_ADDR 0x1b070
#define CSR_SDI2_CORE_HD_3G_PATTERN_FORMAT_SIZE 1
#define CSR_SDI2_CORE_HD_3G_PATTERN_PATTERN_ADDR 0x1b074
#define CSR_SDI2_CORE_HD_3G_PATTERN_PATTERN_SIZE 1
#define CSR_SDI2_CORE_HD_3G_PATTERN_RELEASE_ON_SYNCHRO_ADDR 0x1b078
#define CSR_SDI2_CORE_HD_3G_PATTERN_RELEASE_ON_SYNCHRO_SIZE 1
#define CSR_SDI2_CORE_TX_SYNC_ENABLE_ADDR 0x1b07c
#define CSR_SDI2_CORE_TX_SYNC_ENABLE_SIZE 1
#define CSR_SDI2_CORE_TX_SYNC_BYPASS_ADDR 0x1b080
#define CSR_SDI2_CORE_TX_SYNC_BYPASS_SIZE 1
#define CSR_SDI2_CORE_TX_SYNC_RELEASE_ON_SYNCHRO_ADDR 0x1b084
#define CSR_SDI2_CORE_TX_SYNC_RELEASE_ON_SYNCHRO_SIZE 1
#define CSR_SDI2_CORE_RX_SYNC_ENABLE_ADDR 0x1b088
#define CSR_SDI2_CORE_RX_SYNC_ENABLE_SIZE 1
#define CSR_SDI2_CORE_RX_SYNC_BYPASS_ADDR 0x1b08c
#define CSR_SDI2_CORE_RX_SYNC_BYPASS_SIZE 1
#define CSR_SDI2_CORE_TX_UNDERFLOW_RESET_ADDR 0x1b090
#define CSR_SDI2_CORE_TX_UNDERFLOW_RESET_SIZE 1
#define CSR_SDI2_CORE_TX_UNDERFLOW_COUNT_ADDR 0x1b094
#define CSR_SDI2_CORE_TX_UNDERFLOW_COUNT_SIZE 1
#define CSR_SDI2_CORE_RX_OVERFLOW_RESET_ADDR 0x1b098
#define CSR_SDI2_CORE_RX_OVERFLOW_RESET_SIZE 1
#define CSR_SDI2_CORE_RX_OVERFLOW_COUNT_ADDR 0x1b09c
#define CSR_SDI2_CORE_RX_OVERFLOW_COUNT_SIZE 1

/* sdi2_direction */
#define CSR_SDI2_DIRECTION_BASE 0x1d000
#define CSR_SDI2_DIRECTION_OUT_ADDR 0x1d000
#define CSR_SDI2_DIRECTION_OUT_SIZE 1

/* sdi3_core */
#define CSR_SDI3_CORE_BASE 0x1b800
#define CSR_SDI3_CORE_TX_RESET_ADDR 0x1b800
#define CSR_SDI3_CORE_TX_RESET_SIZE 1
#define CSR_SDI3_CORE_TX_PLLSEL_ADDR 0x1b804
#define CSR_SDI3_CORE_TX_PLLSEL_SIZE 1
#define CSR_SDI3_CORE_TX_MODE_ADDR 0x1b808
#define CSR_SDI3_CORE_TX_MODE_SIZE 1
#define CSR_SDI3_CORE_TX_PACK_ADDR 0x1b80c
#define CSR_SDI3_CORE_TX_PACK_SIZE 1
#define CSR_SDI3_CORE_TX_CRC_ADDR 0x1b810
#define CSR_SDI3_CORE_TX_CRC_SIZE 1
#define CSR_SDI3_CORE_TX_SLEW_ADDR 0x1b814
#define CSR_SDI3_CORE_TX_SLEW_SIZE 1
#define CSR_SDI3_CORE_TX_TXEN_ADDR 0x1b818
#define CSR_SDI3_CORE_TX_TXEN_SIZE 1
#define CSR_SDI3_CORE_TX_CE_ERROR_ADDR 0x1b81c
#define CSR_SDI3_CORE_TX_CE_ERROR_SIZE 1
#define CSR_SDI3_CORE_RX_RESET_ADDR 0x1b820
#define CSR_SDI3_CORE_RX_RESET_SIZE 1
#define CSR_SDI3_CORE_RX_MODE_ADDR 0x1b824
#define CSR_SDI3_CORE_RX_MODE_SIZE 1
#define CSR_SDI3_CORE_RX_MODE_ENABLE_ADDR 0x1b828
#define CSR_SDI3_CORE_RX_MODE_ENABLE_SIZE 1
#define CSR_SDI3_CORE_RX_PACK_ADDR 0x1b82c
#define CSR_SDI3_CORE_RX_PACK_SIZE 1
#define CSR_SDI3_CORE_RX_CRC_ADDR 0x1b830
#define CSR_SDI3_CORE_RX_CRC_SIZE 1
#define CSR_SDI3_CORE_RX_LOCKED_ADDR 0x1b834
#define CSR_SDI3_CORE_RX_LOCKED_SIZE 1
#define CSR_SDI3_CORE_RX_FAMILY_ADDR 0x1b838
#define CSR_SDI3_CORE_RX_FAMILY_SIZE 1
#define CSR_SDI3_CORE_RX_RATE_ADDR 0x1b83c
#define CSR_SDI3_CORE_RX_RATE_SIZE 1
#define CSR_SDI3_CORE_RX_SCAN_ADDR 0x1b840
#define CSR_SDI3_CORE_RX_SCAN_SIZE 1
#define CSR_SDI3_CORE_RX_M_ADDR 0x1b844
#define CSR_SDI3_CORE_RX_M_SIZE 1
#define CSR_SDI3_CORE_LOOPBACK_ADDR 0x1b848
#define CSR_SDI3_CORE_LOOPBACK_SIZE 1
#define CSR_SDI3_CORE_CLK_FREQ_VALUE_ADDR 0x1b84c
#define CSR_SDI3_CORE_CLK_FREQ_VALUE_SIZE 1
#define CSR_SDI3_CORE_CLK_COUNTER_LATCH_ADDR 0x1b850
#define CSR_SDI3_CORE_CLK_COUNTER_LATCH_SIZE 1
#define CSR_SDI3_CORE_CLK_COUNTER_VALUE_ADDR 0x1b854
#define CSR_SDI3_CORE_CLK_COUNTER_VALUE_SIZE 2
#define CSR_SDI3_CORE_SD_PATTERN_ENABLE_ADDR 0x1b85c
#define CSR_SDI3_CORE_SD_PATTERN_ENABLE_SIZE 1
#define CSR_SDI3_CORE_SD_PATTERN_FORMAT_ADDR 0x1b860
#define CSR_SDI3_CORE_SD_PATTERN_FORMAT_SIZE 1
#define CSR_SDI3_CORE_SD_PATTERN_PATTERN_ADDR 0x1b864
#define CSR_SDI3_CORE_SD_PATTERN_PATTERN_SIZE 1
#define CSR_SDI3_CORE_SD_PATTERN_RELEASE_ON_SYNCHRO_ADDR 0x1b868
#define CSR_SDI3_CORE_SD_PATTERN_RELEASE_ON_SYNCHRO_SIZE 1
#define CSR_SDI3_CORE_HD_3G_PATTERN_ENABLE_ADDR 0x1b86c
#define CSR_SDI3_CORE_HD_3G_PATTERN_ENABLE_SIZE 1
#define CSR_SDI3_CORE_HD_3G_PATTERN_FORMAT_ADDR 0x1b870
#define CSR_SDI3_CORE_HD_3G_PATTERN_FORMAT_SIZE 1
#define CSR_SDI3_CORE_HD_3G_PATTERN_PATTERN_ADDR 0x1b874
#define CSR_SDI3_CORE_HD_3G_PATTERN_PATTERN_SIZE 1
#define CSR_SDI3_CORE_HD_3G_PATTERN_RELEASE_ON_SYNCHRO_ADDR 0x1b878
#define CSR_SDI3_CORE_HD_3G_PATTERN_RELEASE_ON_SYNCHRO_SIZE 1
#define CSR_SDI3_CORE_TX_SYNC_ENABLE_ADDR 0x1b87c
#define CSR_SDI3_CORE_TX_SYNC_ENABLE_SIZE 1
#define CSR_SDI3_CORE_TX_SYNC_BYPASS_ADDR 0x1b880
#define CSR_SDI3_CORE_TX_SYNC_BYPASS_SIZE 1
#define CSR_SDI3_CORE_TX_SYNC_RELEASE_ON_SYNCHRO_ADDR 0x1b884
#define CSR_SDI3_CORE_TX_SYNC_RELEASE_ON_SYNCHRO_SIZE 1
#define CSR_SDI3_CORE_RX_SYNC_ENABLE_ADDR 0x1b888
#define CSR_SDI3_CORE_RX_SYNC_ENABLE_SIZE 1
#define CSR_SDI3_CORE_RX_SYNC_BYPASS_ADDR 0x1b88c
#define CSR_SDI3_CORE_RX_SYNC_BYPASS_SIZE 1
#define CSR_SDI3_CORE_TX_UNDERFLOW_RESET_ADDR 0x1b890
#define CSR_SDI3_CORE_TX_UNDERFLOW_RESET_SIZE 1
#define CSR_SDI3_CORE_TX_UNDERFLOW_COUNT_ADDR 0x1b894
#define CSR_SDI3_CORE_TX_UNDERFLOW_COUNT_SIZE 1
#define CSR_SDI3_CORE_RX_OVERFLOW_RESET_ADDR 0x1b898
#define CSR_SDI3_CORE_RX_OVERFLOW_RESET_SIZE 1
#define CSR_SDI3_CORE_RX_OVERFLOW_COUNT_ADDR 0x1b89c
#define CSR_SDI3_CORE_RX_OVERFLOW_COUNT_SIZE 1

/* sdi3_direction */
#define CSR_SDI3_DIRECTION_BASE 0x1d800
#define CSR_SDI3_DIRECTION_OUT_ADDR 0x1d800
#define CSR_SDI3_DIRECTION_OUT_SIZE 1

/* sdi_genlock */
#define CSR_SDI_GENLOCK_BASE 0x19800
#define CSR_SDI_GENLOCK_HSYNC_ACTIVE_ADDR 0x19800
#define CSR_SDI_GENLOCK_HSYNC_ACTIVE_SIZE 1
#define CSR_SDI_GENLOCK_HSYNC_LATCH_ADDR 0x19804
#define CSR_SDI_GENLOCK_HSYNC_LATCH_SIZE 1
#define CSR_SDI_GENLOCK_HSYNC_PERIOD_ADDR 0x19808
#define CSR_SDI_GENLOCK_HSYNC_PERIOD_SIZE 1
#define CSR_SDI_GENLOCK_HSYNC_SEEN_ADDR 0x1980c
#define CSR_SDI_GENLOCK_HSYNC_SEEN_SIZE 1
#define CSR_SDI_GENLOCK_VSYNC_ACTIVE_ADDR 0x19810
#define CSR_SDI_GENLOCK_VSYNC_ACTIVE_SIZE 1
#define CSR_SDI_GENLOCK_VSYNC_LATCH_ADDR 0x19814
#define CSR_SDI_GENLOCK_VSYNC_LATCH_SIZE 1
#define CSR_SDI_GENLOCK_VSYNC_PERIOD_ADDR 0x19818
#define CSR_SDI_GENLOCK_VSYNC_PERIOD_SIZE 1
#define CSR_SDI_GENLOCK_VSYNC_SEEN_ADDR 0x1981c
#define CSR_SDI_GENLOCK_VSYNC_SEEN_SIZE 1
#define CSR_SDI_GENLOCK_FIELD_ADDR 0x19820
#define CSR_SDI_GENLOCK_FIELD_SIZE 1

/* sdi_qpll */
#define CSR_SDI_QPLL_BASE 0x19000
#define CSR_SDI_QPLL_REFCLK_STABLE_ADDR 0x19000
#define CSR_SDI_QPLL_REFCLK_STABLE_SIZE 1
#define CSR_SDI_QPLL_PLL0_REFCLK_SEL_ADDR 0x19004
#define CSR_SDI_QPLL_PLL0_REFCLK_SEL_SIZE 1
#define CSR_SDI_QPLL_PLL1_REFCLK_SEL_ADDR 0x19008
#define CSR_SDI_QPLL_PLL1_REFCLK_SEL_SIZE 1

/* refclk_pwm */
#define CSR_REFCLK_PWM_BASE 0xa800
#define CSR_REFCLK_PWM_ENABLE_ADDR 0xa800
#define CSR_REFCLK_PWM_ENABLE_SIZE 1
#define CSR_REFCLK_PWM_WIDTH_ADDR 0xa804
#define CSR_REFCLK_PWM_WIDTH_SIZE 1
#define CSR_REFCLK_PWM_PERIOD_ADDR 0xa808
#define CSR_REFCLK_PWM_PERIOD_SIZE 1

/* refclk_sel */
#define CSR_REFCLK_SEL_BASE 0xa000
#define CSR_REFCLK_SEL_OUT_ADDR 0xa000
#define CSR_REFCLK_SEL_OUT_SIZE 1

/* si5324_refclk_pwm */
#define CSR_SI5324_REFCLK_PWM_BASE 0xb000
#define CSR_SI5324_REFCLK_PWM_ENABLE_ADDR 0xb000
#define CSR_SI5324_REFCLK_PWM_ENABLE_SIZE 1
#define CSR_SI5324_REFCLK_PWM_WIDTH_ADDR 0xb004
#define CSR_SI5324_REFCLK_PWM_WIDTH_SIZE 1
#define CSR_SI5324_REFCLK_PWM_PERIOD_ADDR 0xb008
#define CSR_SI5324_REFCLK_PWM_PERIOD_SIZE 1

/* si5324_spi */
#define CSR_SI5324_SPI_BASE 0xb800
#define CSR_SI5324_SPI_CTRL_ADDR 0xb800
#define CSR_SI5324_SPI_CTRL_SIZE 1
#define CSR_SI5324_SPI_STATUS_ADDR 0xb804
#define CSR_SI5324_SPI_STATUS_SIZE 1
#define CSR_SI5324_SPI_MOSI_ADDR 0xb808
#define CSR_SI5324_SPI_MOSI_SIZE 1
#define CSR_SI5324_SPI_MISO_ADDR 0xb80c
#define CSR_SI5324_SPI_MISO_SIZE 1

/* vcxos_refclk_pwm */
#define CSR_VCXOS_REFCLK_PWM_BASE 0xc800
#define CSR_VCXOS_REFCLK_PWM_ENABLE_ADDR 0xc800
#define CSR_VCXOS_REFCLK_PWM_ENABLE_SIZE 1
#define CSR_VCXOS_REFCLK_PWM_WIDTH_ADDR 0xc804
#define CSR_VCXOS_REFCLK_PWM_WIDTH_SIZE 1
#define CSR_VCXOS_REFCLK_PWM_PERIOD_ADDR 0xc808
#define CSR_VCXOS_REFCLK_PWM_PERIOD_SIZE 1

/* vcxos_refclk_sel */
#define CSR_VCXOS_REFCLK_SEL_BASE 0xc000
#define CSR_VCXOS_REFCLK_SEL_OUT_ADDR 0xc000
#define CSR_VCXOS_REFCLK_SEL_OUT_SIZE 1

/* xadc */
#define CSR_XADC_BASE 0x6000
#define CSR_XADC_TEMPERATURE_ADDR 0x6000
#define CSR_XADC_TEMPERATURE_SIZE 1
#define CSR_XADC_VCCINT_ADDR 0x6004
#define CSR_XADC_VCCINT_SIZE 1
#define CSR_XADC_VCCAUX_ADDR 0x6008
#define CSR_XADC_VCCAUX_SIZE 1
#define CSR_XADC_VCCBRAM_ADDR 0x600c
#define CSR_XADC_VCCBRAM_SIZE 1

/* identifier_mem */
#define CSR_IDENTIFIER_MEM_BASE 0x800

/* constants */
#define TIMER0_INTERRUPT 1
#define UART_INTERRUPT 2
#define CSR_DATA_WIDTH 32
#define SYSTEM_CLOCK_FREQUENCY 125000000
#define PCIE_LANES 4
#define SDI_CHANNELS 4
#define GENLOCK_HSYNC_INTERRUPT 20
#define GENLOCK_VSYNC_INTERRUPT 21
#define PCIE_DMA0_READER_INTERRUPT 1
#define PCIE_DMA0_WRITER_INTERRUPT 0
#define PCIE_DMA1_READER_INTERRUPT 3
#define PCIE_DMA1_WRITER_INTERRUPT 2
#define PCIE_DMA2_READER_INTERRUPT 5
#define PCIE_DMA2_WRITER_INTERRUPT 4
#define PCIE_DMA3_READER_INTERRUPT 7
#define PCIE_DMA3_WRITER_INTERRUPT 6
#define SDI0_CORE_RX_LOCK_INTERRUPT 10
#define SDI1_CORE_RX_LOCK_INTERRUPT 11
#define SDI2_CORE_RX_LOCK_INTERRUPT 12
#define SDI3_CORE_RX_LOCK_INTERRUPT 13
#define CONFIG_CLOCK_FREQUENCY 125000000
#define CONFIG_CPU_RESET_ADDR 0
#define CONFIG_CPU_TYPE "NONE"
#define CONFIG_CSR_DATA_WIDTH 32

#endif
