// Seed: 4085019162
module module_0 (
    input supply1 id_0,
    input uwire   id_1
);
  logic id_3;
  reg   id_4;
  always @(id_4) begin : LABEL_0
    id_4 = 1;
  end
  wire id_5;
  parameter id_6 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output uwire id_2,
    output wand id_3,
    input wor id_4
    , id_11,
    output supply1 id_5,
    input uwire id_6,
    output tri0 id_7,
    input wand id_8,
    input wor id_9
);
  logic [~  1 : -1 'd0] id_12;
  module_0 modCall_1 (
      id_8,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
