// Seed: 2319733622
module module_0 ();
endmodule
module module_1 #(
    parameter id_5 = 32'd66,
    parameter id_8 = 32'd80
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    _id_8
);
  output wire _id_8;
  module_0 modCall_1 ();
  input wire id_7;
  input wire id_6;
  input wire _id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic [id_8 : id_5] id_9;
endmodule
module module_2 #(
    parameter id_2 = 32'd70
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  module_0 modCall_1 ();
  output wire id_4;
  output wire id_3;
  input wire _id_2;
  output wire id_1;
  wire [id_2 : ""] id_8;
  final @((id_8) or negedge id_2);
endmodule
