{
  "module_name": "pfc-sh7722.c",
  "hash_id": "51b626c96999dbcd74936f6d377cd2b2cd741d3911c536fe7ffac06eb4c513c7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-sh7722.c",
  "human_readable_source": "\n#include <linux/kernel.h>\n#include <cpu/sh7722.h>\n\n#include \"sh_pfc.h\"\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tPTA7_DATA, PTA6_DATA, PTA5_DATA, PTA4_DATA,\n\tPTA3_DATA, PTA2_DATA, PTA1_DATA, PTA0_DATA,\n\tPTB7_DATA, PTB6_DATA, PTB5_DATA, PTB4_DATA,\n\tPTB3_DATA, PTB2_DATA, PTB1_DATA, PTB0_DATA,\n\tPTC7_DATA, PTC5_DATA, PTC4_DATA, PTC3_DATA, PTC2_DATA, PTC0_DATA,\n\tPTD7_DATA, PTD6_DATA, PTD5_DATA, PTD4_DATA,\n\tPTD3_DATA, PTD2_DATA, PTD1_DATA, PTD0_DATA,\n\tPTE7_DATA, PTE6_DATA, PTE5_DATA, PTE4_DATA, PTE1_DATA, PTE0_DATA,\n\tPTF6_DATA, PTF5_DATA, PTF4_DATA,\n\tPTF3_DATA, PTF2_DATA, PTF1_DATA, PTF0_DATA,\n\tPTG4_DATA, PTG3_DATA, PTG2_DATA, PTG1_DATA, PTG0_DATA,\n\tPTH7_DATA, PTH6_DATA, PTH5_DATA, PTH4_DATA,\n\tPTH3_DATA, PTH2_DATA, PTH1_DATA, PTH0_DATA,\n\tPTJ7_DATA, PTJ6_DATA, PTJ5_DATA, PTJ1_DATA, PTJ0_DATA,\n\tPTK6_DATA, PTK5_DATA, PTK4_DATA,\n\tPTK3_DATA, PTK2_DATA, PTK1_DATA, PTK0_DATA,\n\tPTL7_DATA, PTL6_DATA, PTL5_DATA, PTL4_DATA,\n\tPTL3_DATA, PTL2_DATA, PTL1_DATA, PTL0_DATA,\n\tPTM7_DATA, PTM6_DATA, PTM5_DATA, PTM4_DATA,\n\tPTM3_DATA, PTM2_DATA, PTM1_DATA, PTM0_DATA,\n\tPTN7_DATA, PTN6_DATA, PTN5_DATA, PTN4_DATA,\n\tPTN3_DATA, PTN2_DATA, PTN1_DATA, PTN0_DATA,\n\tPTQ6_DATA, PTQ5_DATA, PTQ4_DATA,\n\tPTQ3_DATA, PTQ2_DATA, PTQ1_DATA, PTQ0_DATA,\n\tPTR4_DATA, PTR3_DATA, PTR2_DATA, PTR1_DATA, PTR0_DATA,\n\tPTS4_DATA, PTS3_DATA, PTS2_DATA, PTS1_DATA, PTS0_DATA,\n\tPTT4_DATA, PTT3_DATA, PTT2_DATA, PTT1_DATA, PTT0_DATA,\n\tPTU4_DATA, PTU3_DATA, PTU2_DATA, PTU1_DATA, PTU0_DATA,\n\tPTV4_DATA, PTV3_DATA, PTV2_DATA, PTV1_DATA, PTV0_DATA,\n\tPTW6_DATA, PTW5_DATA, PTW4_DATA,\n\tPTW3_DATA, PTW2_DATA, PTW1_DATA, PTW0_DATA,\n\tPTX6_DATA, PTX5_DATA, PTX4_DATA,\n\tPTX3_DATA, PTX2_DATA, PTX1_DATA, PTX0_DATA,\n\tPTY6_DATA, PTY5_DATA, PTY4_DATA,\n\tPTY3_DATA, PTY2_DATA, PTY1_DATA, PTY0_DATA,\n\tPTZ5_DATA, PTZ4_DATA, PTZ3_DATA, PTZ2_DATA, PTZ1_DATA, PTZ0_DATA,\n\tPINMUX_DATA_END,\n\n\tPINMUX_INPUT_BEGIN,\n\tPTA7_IN, PTA6_IN, PTA5_IN, PTA4_IN,\n\tPTA3_IN, PTA2_IN, PTA1_IN, PTA0_IN,\n\tPTB7_IN, PTB6_IN, PTB5_IN, PTB4_IN,\n\tPTB3_IN, PTB2_IN, PTB1_IN, PTB0_IN,\n\tPTC7_IN, PTC5_IN, PTC4_IN, PTC3_IN, PTC2_IN, PTC0_IN,\n\tPTD7_IN, PTD6_IN, PTD5_IN, PTD4_IN, PTD3_IN, PTD2_IN, PTD1_IN,\n\tPTE7_IN, PTE6_IN, PTE5_IN, PTE4_IN, PTE1_IN, PTE0_IN,\n\tPTF6_IN, PTF5_IN, PTF4_IN, PTF3_IN, PTF2_IN, PTF1_IN,\n\tPTH6_IN, PTH5_IN, PTH1_IN, PTH0_IN,\n\tPTJ1_IN, PTJ0_IN,\n\tPTK6_IN, PTK5_IN, PTK4_IN, PTK3_IN, PTK2_IN, PTK0_IN,\n\tPTL7_IN, PTL6_IN, PTL5_IN, PTL4_IN,\n\tPTL3_IN, PTL2_IN, PTL1_IN, PTL0_IN,\n\tPTM7_IN, PTM6_IN, PTM5_IN, PTM4_IN,\n\tPTM3_IN, PTM2_IN, PTM1_IN, PTM0_IN,\n\tPTN7_IN, PTN6_IN, PTN5_IN, PTN4_IN,\n\tPTN3_IN, PTN2_IN, PTN1_IN, PTN0_IN,\n\tPTQ5_IN, PTQ4_IN, PTQ3_IN, PTQ2_IN, PTQ0_IN,\n\tPTR2_IN,\n\tPTS4_IN, PTS2_IN, PTS1_IN,\n\tPTT4_IN, PTT3_IN, PTT2_IN, PTT1_IN,\n\tPTU4_IN, PTU3_IN, PTU2_IN, PTU1_IN, PTU0_IN,\n\tPTV4_IN, PTV3_IN, PTV2_IN, PTV1_IN, PTV0_IN,\n\tPTW6_IN, PTW4_IN, PTW3_IN, PTW2_IN, PTW1_IN, PTW0_IN,\n\tPTX6_IN, PTX5_IN, PTX4_IN, PTX3_IN, PTX2_IN, PTX1_IN, PTX0_IN,\n\tPTY5_IN, PTY4_IN, PTY3_IN, PTY2_IN, PTY0_IN,\n\tPTZ5_IN, PTZ4_IN, PTZ3_IN, PTZ2_IN, PTZ1_IN,\n\tPINMUX_INPUT_END,\n\n\tPINMUX_OUTPUT_BEGIN,\n\tPTA7_OUT, PTA5_OUT,\n\tPTB7_OUT, PTB6_OUT, PTB5_OUT, PTB4_OUT,\n\tPTB3_OUT, PTB2_OUT, PTB1_OUT, PTB0_OUT,\n\tPTC4_OUT, PTC3_OUT, PTC2_OUT, PTC0_OUT,\n\tPTD6_OUT, PTD5_OUT, PTD4_OUT,\n\tPTD3_OUT, PTD2_OUT, PTD1_OUT, PTD0_OUT,\n\tPTE7_OUT, PTE6_OUT, PTE5_OUT, PTE4_OUT, PTE1_OUT, PTE0_OUT,\n\tPTF6_OUT, PTF5_OUT, PTF4_OUT, PTF3_OUT, PTF2_OUT, PTF0_OUT,\n\tPTG4_OUT, PTG3_OUT, PTG2_OUT, PTG1_OUT, PTG0_OUT,\n\tPTH7_OUT, PTH6_OUT, PTH5_OUT, PTH4_OUT,\n\tPTH3_OUT, PTH2_OUT, PTH1_OUT, PTH0_OUT,\n\tPTJ7_OUT, PTJ6_OUT, PTJ5_OUT, PTJ1_OUT, PTJ0_OUT,\n\tPTK6_OUT, PTK5_OUT, PTK4_OUT, PTK3_OUT, PTK1_OUT, PTK0_OUT,\n\tPTL7_OUT, PTL6_OUT, PTL5_OUT, PTL4_OUT,\n\tPTL3_OUT, PTL2_OUT, PTL1_OUT, PTL0_OUT,\n\tPTM7_OUT, PTM6_OUT, PTM5_OUT, PTM4_OUT,\n\tPTM3_OUT, PTM2_OUT, PTM1_OUT, PTM0_OUT,\n\tPTN7_OUT, PTN6_OUT, PTN5_OUT, PTN4_OUT,\n\tPTN3_OUT, PTN2_OUT, PTN1_OUT, PTN0_OUT,\tPTQ6_OUT, PTQ5_OUT, PTQ4_OUT,\n\tPTQ3_OUT, PTQ2_OUT, PTQ1_OUT, PTQ0_OUT,\n\tPTR4_OUT, PTR3_OUT, PTR1_OUT, PTR0_OUT,\n\tPTS3_OUT, PTS2_OUT, PTS0_OUT,\n\tPTT4_OUT, PTT3_OUT, PTT2_OUT, PTT0_OUT,\n\tPTU4_OUT, PTU3_OUT, PTU2_OUT, PTU0_OUT,\n\tPTV4_OUT, PTV3_OUT, PTV2_OUT, PTV1_OUT, PTV0_OUT,\n\tPTW5_OUT, PTW4_OUT, PTW3_OUT, PTW2_OUT, PTW1_OUT, PTW0_OUT,\n\tPTX6_OUT, PTX5_OUT, PTX4_OUT, PTX3_OUT, PTX2_OUT, PTX1_OUT, PTX0_OUT,\n\tPTY5_OUT, PTY4_OUT, PTY3_OUT, PTY2_OUT, PTY1_OUT, PTY0_OUT,\n\tPINMUX_OUTPUT_END,\n\n\tPINMUX_MARK_BEGIN,\n\tSCIF0_TXD_MARK, SCIF0_RXD_MARK,\n\tSCIF0_RTS_MARK, SCIF0_CTS_MARK, SCIF0_SCK_MARK,\n\tSCIF1_TXD_MARK, SCIF1_RXD_MARK,\n\tSCIF1_RTS_MARK, SCIF1_CTS_MARK, SCIF1_SCK_MARK,\n\tSCIF2_TXD_MARK, SCIF2_RXD_MARK,\n\tSCIF2_RTS_MARK, SCIF2_CTS_MARK, SCIF2_SCK_MARK,\n\tSIOTXD_MARK, SIORXD_MARK,\n\tSIOD_MARK, SIOSTRB0_MARK, SIOSTRB1_MARK,\n\tSIOSCK_MARK, SIOMCK_MARK,\n\tVIO_D15_MARK, VIO_D14_MARK, VIO_D13_MARK, VIO_D12_MARK,\n\tVIO_D11_MARK, VIO_D10_MARK, VIO_D9_MARK, VIO_D8_MARK,\n\tVIO_D7_MARK, VIO_D6_MARK, VIO_D5_MARK, VIO_D4_MARK,\n\tVIO_D3_MARK, VIO_D2_MARK, VIO_D1_MARK, VIO_D0_MARK,\n\tVIO_CLK_MARK, VIO_VD_MARK, VIO_HD_MARK, VIO_FLD_MARK,\n\tVIO_CKO_MARK, VIO_STEX_MARK, VIO_STEM_MARK, VIO_VD2_MARK,\n\tVIO_HD2_MARK, VIO_CLK2_MARK,\n\tLCDD23_MARK, LCDD22_MARK, LCDD21_MARK, LCDD20_MARK,\n\tLCDD19_MARK, LCDD18_MARK, LCDD17_MARK, LCDD16_MARK,\n\tLCDD15_MARK, LCDD14_MARK, LCDD13_MARK, LCDD12_MARK,\n\tLCDD11_MARK, LCDD10_MARK, LCDD9_MARK, LCDD8_MARK,\n\tLCDD7_MARK, LCDD6_MARK, LCDD5_MARK, LCDD4_MARK,\n\tLCDD3_MARK, LCDD2_MARK, LCDD1_MARK, LCDD0_MARK,\n\tLCDLCLK_MARK, LCDDON_MARK, LCDVCPWC_MARK, LCDVEPWC_MARK,\n\tLCDVSYN_MARK, LCDDCK_MARK, LCDHSYN_MARK, LCDDISP_MARK,\n\tLCDRS_MARK, LCDCS_MARK, LCDWR_MARK, LCDRD_MARK,\n\tLCDDON2_MARK, LCDVCPWC2_MARK, LCDVEPWC2_MARK, LCDVSYN2_MARK,\n\tLCDCS2_MARK,\n\tIOIS16_MARK, A25_MARK, A24_MARK, A23_MARK, A22_MARK,\n\tBS_MARK, CS6B_CE1B_MARK, WAIT_MARK, CS6A_CE2B_MARK,\n\tHPD63_MARK, HPD62_MARK, HPD61_MARK, HPD60_MARK,\n\tHPD59_MARK, HPD58_MARK, HPD57_MARK, HPD56_MARK,\n\tHPD55_MARK, HPD54_MARK, HPD53_MARK, HPD52_MARK,\n\tHPD51_MARK, HPD50_MARK, HPD49_MARK, HPD48_MARK,\n\tHPDQM7_MARK, HPDQM6_MARK, HPDQM5_MARK, HPDQM4_MARK,\n\tIRQ0_MARK, IRQ1_MARK, IRQ2_MARK, IRQ3_MARK,\n\tIRQ4_MARK, IRQ5_MARK, IRQ6_MARK, IRQ7_MARK,\n\tSDHICD_MARK, SDHIWP_MARK, SDHID3_MARK, SDHID2_MARK,\n\tSDHID1_MARK, SDHID0_MARK, SDHICMD_MARK, SDHICLK_MARK,\n\tSIUAOLR_MARK, SIUAOBT_MARK, SIUAISLD_MARK, SIUAILR_MARK,\n\tSIUAIBT_MARK, SIUAOSLD_MARK, SIUMCKA_MARK, SIUFCKA_MARK,\n\tSIUBOLR_MARK, SIUBOBT_MARK, SIUBISLD_MARK, SIUBILR_MARK,\n\tSIUBIBT_MARK, SIUBOSLD_MARK, SIUMCKB_MARK, SIUFCKB_MARK,\n\tAUDSYNC_MARK, AUDATA3_MARK, AUDATA2_MARK, AUDATA1_MARK,\tAUDATA0_MARK,\n\tDACK_MARK, DREQ0_MARK,\n\tDV_CLKI_MARK, DV_CLK_MARK, DV_HSYNC_MARK, DV_VSYNC_MARK,\n\tDV_D15_MARK, DV_D14_MARK, DV_D13_MARK, DV_D12_MARK,\n\tDV_D11_MARK, DV_D10_MARK, DV_D9_MARK, DV_D8_MARK,\n\tDV_D7_MARK, DV_D6_MARK, DV_D5_MARK, DV_D4_MARK,\n\tDV_D3_MARK, DV_D2_MARK, DV_D1_MARK, DV_D0_MARK,\n\tSTATUS0_MARK, PDSTATUS_MARK,\n\tSIOF0_MCK_MARK, SIOF0_SCK_MARK,\n\tSIOF0_SYNC_MARK, SIOF0_SS1_MARK, SIOF0_SS2_MARK,\n\tSIOF0_TXD_MARK,\tSIOF0_RXD_MARK,\n\tSIOF1_MCK_MARK, SIOF1_SCK_MARK,\n\tSIOF1_SYNC_MARK, SIOF1_SS1_MARK, SIOF1_SS2_MARK,\n\tSIOF1_TXD_MARK, SIOF1_RXD_MARK,\n\tSIM_D_MARK, SIM_CLK_MARK, SIM_RST_MARK,\n\tTS_SDAT_MARK, TS_SCK_MARK, TS_SDEN_MARK, TS_SPSYNC_MARK,\n\tIRDA_IN_MARK, IRDA_OUT_MARK,\n\tTPUTO_MARK,\n\tFCE_MARK, NAF7_MARK, NAF6_MARK, NAF5_MARK, NAF4_MARK,\n\tNAF3_MARK, NAF2_MARK, NAF1_MARK, NAF0_MARK, FCDE_MARK,\n\tFOE_MARK, FSC_MARK, FWE_MARK, FRB_MARK,\n\tKEYIN0_MARK, KEYIN1_MARK, KEYIN2_MARK, KEYIN3_MARK, KEYIN4_MARK,\n\tKEYOUT0_MARK, KEYOUT1_MARK, KEYOUT2_MARK, KEYOUT3_MARK,\n\tKEYOUT4_IN6_MARK, KEYOUT5_IN5_MARK,\n\tPINMUX_MARK_END,\n\n\tPINMUX_FUNCTION_BEGIN,\n\tVIO_D7_SCIF1_SCK, VIO_D6_SCIF1_RXD, VIO_D5_SCIF1_TXD, VIO_D4,\n\tVIO_D3, VIO_D2, VIO_D1, VIO_D0_LCDLCLK,\n\tHPD55, HPD54, HPD53, HPD52, HPD51, HPD50, HPD49, HPD48,\n\tIOIS16, HPDQM7, HPDQM6, HPDQM5, HPDQM4,\n\tSDHICD, SDHIWP, SDHID3, IRQ2_SDHID2, SDHID1, SDHID0, SDHICMD, SDHICLK,\n\tA25, A24, A23, A22, IRQ5, IRQ4_BS,\n\tPTF6, SIOSCK_SIUBOBT, SIOSTRB1_SIUBOLR,\n\tSIOSTRB0_SIUBIBT, SIOD_SIUBILR, SIORXD_SIUBISLD, SIOTXD_SIUBOSLD,\n\tAUDSYNC, AUDATA3, AUDATA2, AUDATA1, AUDATA0,\n\tLCDVCPWC_LCDVCPWC2, LCDVSYN2_DACK, LCDVSYN, LCDDISP_LCDRS,\n\tLCDHSYN_LCDCS, LCDDON_LCDDON2, LCDD17_DV_HSYNC, LCDD16_DV_VSYNC,\n\tSTATUS0, PDSTATUS, IRQ1, IRQ0,\n\tSIUAILR_SIOF1_SS2, SIUAIBT_SIOF1_SS1, SIUAOLR_SIOF1_SYNC,\n\tSIUAOBT_SIOF1_SCK, SIUAISLD_SIOF1_RXD, SIUAOSLD_SIOF1_TXD, PTK0,\n\tLCDD15_DV_D15, LCDD14_DV_D14, LCDD13_DV_D13, LCDD12_DV_D12,\n\tLCDD11_DV_D11, LCDD10_DV_D10, LCDD9_DV_D9, LCDD8_DV_D8,\n\tLCDD7_DV_D7, LCDD6_DV_D6, LCDD5_DV_D5, LCDD4_DV_D4,\n\tLCDD3_DV_D3, LCDD2_DV_D2, LCDD1_DV_D1, LCDD0_DV_D0,\n\tHPD63, HPD62, HPD61, HPD60, HPD59, HPD58, HPD57, HPD56,\n\tSIOF0_SS2_SIM_RST, SIOF0_SS1_TS_SPSYNC, SIOF0_SYNC_TS_SDEN,\n\tSIOF0_SCK_TS_SCK, PTQ2, PTQ1, PTQ0,\n\tLCDRD, CS6B_CE1B_LCDCS2, WAIT, LCDDCK_LCDWR, LCDVEPWC_LCDVEPWC2,\n\tSCIF0_CTS_SIUAISPD, SCIF0_RTS_SIUAOSPD,\n\tSCIF0_SCK_TPUTO, SCIF0_RXD, SCIF0_TXD,\n\tFOE_VIO_VD2, FWE, FSC, DREQ0, FCDE,\n\tNAF2_VIO_D10, NAF1_VIO_D9, NAF0_VIO_D8,\n\tFRB_VIO_CLK2, FCE_VIO_HD2,\n\tNAF7_VIO_D15, NAF6_VIO_D14, NAF5_VIO_D13, NAF4_VIO_D12, NAF3_VIO_D11,\n\tVIO_FLD_SCIF2_CTS, VIO_CKO_SCIF2_RTS, VIO_STEX_SCIF2_SCK,\n\tVIO_STEM_SCIF2_TXD, VIO_HD_SCIF2_RXD,\n\tVIO_VD_SCIF1_CTS, VIO_CLK_SCIF1_RTS,\n\tCS6A_CE2B, LCDD23, LCDD22, LCDD21, LCDD20,\n\tLCDD19_DV_CLKI, LCDD18_DV_CLK,\n\tKEYOUT5_IN5, KEYOUT4_IN6, KEYOUT3, KEYOUT2, KEYOUT1, KEYOUT0,\n\tKEYIN4_IRQ7, KEYIN3, KEYIN2, KEYIN1, KEYIN0_IRQ6,\n\n\tPSA15_KEYIN0, PSA15_IRQ6, PSA14_KEYIN4, PSA14_IRQ7,\n\tPSA9_IRQ4, PSA9_BS, PSA4_IRQ2, PSA4_SDHID2,\n\tPSB15_SIOTXD, PSB15_SIUBOSLD, PSB14_SIORXD, PSB14_SIUBISLD,\n\tPSB13_SIOD, PSB13_SIUBILR, PSB12_SIOSTRB0, PSB12_SIUBIBT,\n\tPSB11_SIOSTRB1, PSB11_SIUBOLR, PSB10_SIOSCK, PSB10_SIUBOBT,\n\tPSB9_SIOMCK, PSB9_SIUMCKB, PSB8_SIOF0_MCK, PSB8_IRQ3,\n\tPSB7_SIOF0_TXD, PSB7_IRDA_OUT, PSB6_SIOF0_RXD, PSB6_IRDA_IN,\n\tPSB5_SIOF0_SCK, PSB5_TS_SCK, PSB4_SIOF0_SYNC, PSB4_TS_SDEN,\n\tPSB3_SIOF0_SS1, PSB3_TS_SPSYNC, PSB2_SIOF0_SS2, PSB2_SIM_RST,\n\tPSB1_SIUMCKA, PSB1_SIOF1_MCK, PSB0_SIUAOSLD, PSB0_SIOF1_TXD,\n\tPSC15_SIUAISLD, PSC15_SIOF1_RXD, PSC14_SIUAOBT, PSC14_SIOF1_SCK,\n\tPSC13_SIUAOLR, PSC13_SIOF1_SYNC, PSC12_SIUAIBT, PSC12_SIOF1_SS1,\n\tPSC11_SIUAILR, PSC11_SIOF1_SS2, PSC0_NAF, PSC0_VIO,\n\tPSD13_VIO, PSD13_SCIF2, PSD12_VIO, PSD12_SCIF1,\n\tPSD11_VIO, PSD11_SCIF1, PSD10_VIO_D0, PSD10_LCDLCLK,\n\tPSD9_SIOMCK_SIUMCKB, PSD9_SIUFCKB, PSD8_SCIF0_SCK, PSD8_TPUTO,\n\tPSD7_SCIF0_RTS, PSD7_SIUAOSPD, PSD6_SCIF0_CTS, PSD6_SIUAISPD,\n\tPSD5_CS6B_CE1B, PSD5_LCDCS2,\n\tPSD3_LCDVEPWC_LCDVCPWC, PSD3_LCDVEPWC2_LCDVCPWC2,\n\tPSD2_LCDDON, PSD2_LCDDON2, PSD0_LCDD19_LCDD0, PSD0_DV,\n\tPSE15_SIOF0_MCK_IRQ3, PSE15_SIM_D,\n\tPSE14_SIOF0_TXD_IRDA_OUT, PSE14_SIM_CLK,\n\tPSE13_SIOF0_RXD_IRDA_IN, PSE13_TS_SDAT, PSE12_LCDVSYN2, PSE12_DACK,\n\tPSE11_SIUMCKA_SIOF1_MCK, PSE11_SIUFCKA,\n\tPSE3_FLCTL, PSE3_VIO, PSE2_NAF2, PSE2_VIO_D10,\n\tPSE1_NAF1, PSE1_VIO_D9, PSE0_NAF0, PSE0_VIO_D8,\n\n\tHIZA14_KEYSC, HIZA14_HIZ,\n\tHIZA10_NAF, HIZA10_HIZ,\n\tHIZA9_VIO, HIZA9_HIZ,\n\tHIZA8_LCDC, HIZA8_HIZ,\n\tHIZA7_LCDC, HIZA7_HIZ,\n\tHIZA6_LCDC, HIZA6_HIZ,\n\tHIZB4_SIUA, HIZB4_HIZ,\n\tHIZB1_VIO, HIZB1_HIZ,\n\tHIZB0_VIO, HIZB0_HIZ,\n\tHIZC15_IRQ7, HIZC15_HIZ,\n\tHIZC14_IRQ6, HIZC14_HIZ,\n\tHIZC13_IRQ5, HIZC13_HIZ,\n\tHIZC12_IRQ4, HIZC12_HIZ,\n\tHIZC11_IRQ3, HIZC11_HIZ,\n\tHIZC10_IRQ2, HIZC10_HIZ,\n\tHIZC9_IRQ1, HIZC9_HIZ,\n\tHIZC8_IRQ0, HIZC8_HIZ,\n\tMSELB9_VIO, MSELB9_VIO2,\n\tMSELB8_RGB, MSELB8_SYS,\n\tPINMUX_FUNCTION_END,\n};\n\nstatic const u16 pinmux_data[] = {\n\t \n\tPINMUX_DATA(PTA7_DATA, PTA7_IN, PTA7_OUT),\n\tPINMUX_DATA(PTA6_DATA, PTA6_IN),\n\tPINMUX_DATA(PTA5_DATA, PTA5_IN, PTA5_OUT),\n\tPINMUX_DATA(PTA4_DATA, PTA4_IN),\n\tPINMUX_DATA(PTA3_DATA, PTA3_IN),\n\tPINMUX_DATA(PTA2_DATA, PTA2_IN),\n\tPINMUX_DATA(PTA1_DATA, PTA1_IN),\n\tPINMUX_DATA(PTA0_DATA, PTA0_IN),\n\n\t \n\tPINMUX_DATA(PTB7_DATA, PTB7_IN, PTB7_OUT),\n\tPINMUX_DATA(PTB6_DATA, PTB6_IN, PTB6_OUT),\n\tPINMUX_DATA(PTB5_DATA, PTB5_IN, PTB5_OUT),\n\tPINMUX_DATA(PTB4_DATA, PTB4_IN, PTB4_OUT),\n\tPINMUX_DATA(PTB3_DATA, PTB3_IN, PTB3_OUT),\n\tPINMUX_DATA(PTB2_DATA, PTB2_IN, PTB2_OUT),\n\tPINMUX_DATA(PTB1_DATA, PTB1_IN, PTB1_OUT),\n\tPINMUX_DATA(PTB0_DATA, PTB0_IN, PTB0_OUT),\n\n\t \n\tPINMUX_DATA(PTC7_DATA, PTC7_IN),\n\tPINMUX_DATA(PTC5_DATA, PTC5_IN),\n\tPINMUX_DATA(PTC4_DATA, PTC4_IN, PTC4_OUT),\n\tPINMUX_DATA(PTC3_DATA, PTC3_IN, PTC3_OUT),\n\tPINMUX_DATA(PTC2_DATA, PTC2_IN, PTC2_OUT),\n\tPINMUX_DATA(PTC0_DATA, PTC0_IN, PTC0_OUT),\n\n\t \n\tPINMUX_DATA(PTD7_DATA, PTD7_IN),\n\tPINMUX_DATA(PTD6_DATA, PTD6_OUT, PTD6_IN),\n\tPINMUX_DATA(PTD5_DATA, PTD5_OUT, PTD5_IN),\n\tPINMUX_DATA(PTD4_DATA, PTD4_OUT, PTD4_IN),\n\tPINMUX_DATA(PTD3_DATA, PTD3_OUT, PTD3_IN),\n\tPINMUX_DATA(PTD2_DATA, PTD2_OUT, PTD2_IN),\n\tPINMUX_DATA(PTD1_DATA, PTD1_OUT, PTD1_IN),\n\tPINMUX_DATA(PTD0_DATA, PTD0_OUT),\n\n\t \n\tPINMUX_DATA(PTE7_DATA, PTE7_OUT, PTE7_IN),\n\tPINMUX_DATA(PTE6_DATA, PTE6_OUT, PTE6_IN),\n\tPINMUX_DATA(PTE5_DATA, PTE5_OUT, PTE5_IN),\n\tPINMUX_DATA(PTE4_DATA, PTE4_OUT, PTE4_IN),\n\tPINMUX_DATA(PTE1_DATA, PTE1_OUT, PTE1_IN),\n\tPINMUX_DATA(PTE0_DATA, PTE0_OUT, PTE0_IN),\n\n\t \n\tPINMUX_DATA(PTF6_DATA, PTF6_OUT, PTF6_IN),\n\tPINMUX_DATA(PTF5_DATA, PTF5_OUT, PTF5_IN),\n\tPINMUX_DATA(PTF4_DATA, PTF4_OUT, PTF4_IN),\n\tPINMUX_DATA(PTF3_DATA, PTF3_OUT, PTF3_IN),\n\tPINMUX_DATA(PTF2_DATA, PTF2_OUT, PTF2_IN),\n\tPINMUX_DATA(PTF1_DATA, PTF1_IN),\n\tPINMUX_DATA(PTF0_DATA, PTF0_OUT),\n\n\t \n\tPINMUX_DATA(PTG4_DATA, PTG4_OUT),\n\tPINMUX_DATA(PTG3_DATA, PTG3_OUT),\n\tPINMUX_DATA(PTG2_DATA, PTG2_OUT),\n\tPINMUX_DATA(PTG1_DATA, PTG1_OUT),\n\tPINMUX_DATA(PTG0_DATA, PTG0_OUT),\n\n\t \n\tPINMUX_DATA(PTH7_DATA, PTH7_OUT),\n\tPINMUX_DATA(PTH6_DATA, PTH6_OUT, PTH6_IN),\n\tPINMUX_DATA(PTH5_DATA, PTH5_OUT, PTH5_IN),\n\tPINMUX_DATA(PTH4_DATA, PTH4_OUT),\n\tPINMUX_DATA(PTH3_DATA, PTH3_OUT),\n\tPINMUX_DATA(PTH2_DATA, PTH2_OUT),\n\tPINMUX_DATA(PTH1_DATA, PTH1_OUT, PTH1_IN),\n\tPINMUX_DATA(PTH0_DATA, PTH0_OUT, PTH0_IN),\n\n\t \n\tPINMUX_DATA(PTJ7_DATA, PTJ7_OUT),\n\tPINMUX_DATA(PTJ6_DATA, PTJ6_OUT),\n\tPINMUX_DATA(PTJ5_DATA, PTJ5_OUT),\n\tPINMUX_DATA(PTJ1_DATA, PTJ1_OUT, PTJ1_IN),\n\tPINMUX_DATA(PTJ0_DATA, PTJ0_OUT, PTJ0_IN),\n\n\t \n\tPINMUX_DATA(PTK6_DATA, PTK6_OUT, PTK6_IN),\n\tPINMUX_DATA(PTK5_DATA, PTK5_OUT, PTK5_IN),\n\tPINMUX_DATA(PTK4_DATA, PTK4_OUT, PTK4_IN),\n\tPINMUX_DATA(PTK3_DATA, PTK3_OUT, PTK3_IN),\n\tPINMUX_DATA(PTK2_DATA, PTK2_IN),\n\tPINMUX_DATA(PTK1_DATA, PTK1_OUT),\n\tPINMUX_DATA(PTK0_DATA, PTK0_OUT, PTK0_IN),\n\n\t \n\tPINMUX_DATA(PTL7_DATA, PTL7_OUT, PTL7_IN),\n\tPINMUX_DATA(PTL6_DATA, PTL6_OUT, PTL6_IN),\n\tPINMUX_DATA(PTL5_DATA, PTL5_OUT, PTL5_IN),\n\tPINMUX_DATA(PTL4_DATA, PTL4_OUT, PTL4_IN),\n\tPINMUX_DATA(PTL3_DATA, PTL3_OUT, PTL3_IN),\n\tPINMUX_DATA(PTL2_DATA, PTL2_OUT, PTL2_IN),\n\tPINMUX_DATA(PTL1_DATA, PTL1_OUT, PTL1_IN),\n\tPINMUX_DATA(PTL0_DATA, PTL0_OUT, PTL0_IN),\n\n\t \n\tPINMUX_DATA(PTM7_DATA, PTM7_OUT, PTM7_IN),\n\tPINMUX_DATA(PTM6_DATA, PTM6_OUT, PTM6_IN),\n\tPINMUX_DATA(PTM5_DATA, PTM5_OUT, PTM5_IN),\n\tPINMUX_DATA(PTM4_DATA, PTM4_OUT, PTM4_IN),\n\tPINMUX_DATA(PTM3_DATA, PTM3_OUT, PTM3_IN),\n\tPINMUX_DATA(PTM2_DATA, PTM2_OUT, PTM2_IN),\n\tPINMUX_DATA(PTM1_DATA, PTM1_OUT, PTM1_IN),\n\tPINMUX_DATA(PTM0_DATA, PTM0_OUT, PTM0_IN),\n\n\t \n\tPINMUX_DATA(PTN7_DATA, PTN7_OUT, PTN7_IN),\n\tPINMUX_DATA(PTN6_DATA, PTN6_OUT, PTN6_IN),\n\tPINMUX_DATA(PTN5_DATA, PTN5_OUT, PTN5_IN),\n\tPINMUX_DATA(PTN4_DATA, PTN4_OUT, PTN4_IN),\n\tPINMUX_DATA(PTN3_DATA, PTN3_OUT, PTN3_IN),\n\tPINMUX_DATA(PTN2_DATA, PTN2_OUT, PTN2_IN),\n\tPINMUX_DATA(PTN1_DATA, PTN1_OUT, PTN1_IN),\n\tPINMUX_DATA(PTN0_DATA, PTN0_OUT, PTN0_IN),\n\n\t \n\tPINMUX_DATA(PTQ6_DATA, PTQ6_OUT),\n\tPINMUX_DATA(PTQ5_DATA, PTQ5_OUT, PTQ5_IN),\n\tPINMUX_DATA(PTQ4_DATA, PTQ4_OUT, PTQ4_IN),\n\tPINMUX_DATA(PTQ3_DATA, PTQ3_OUT, PTQ3_IN),\n\tPINMUX_DATA(PTQ2_DATA, PTQ2_IN),\n\tPINMUX_DATA(PTQ1_DATA, PTQ1_OUT),\n\tPINMUX_DATA(PTQ0_DATA, PTQ0_OUT, PTQ0_IN),\n\n\t \n\tPINMUX_DATA(PTR4_DATA, PTR4_OUT),\n\tPINMUX_DATA(PTR3_DATA, PTR3_OUT),\n\tPINMUX_DATA(PTR2_DATA, PTR2_IN),\n\tPINMUX_DATA(PTR1_DATA, PTR1_OUT),\n\tPINMUX_DATA(PTR0_DATA, PTR0_OUT),\n\n\t \n\tPINMUX_DATA(PTS4_DATA, PTS4_IN),\n\tPINMUX_DATA(PTS3_DATA, PTS3_OUT),\n\tPINMUX_DATA(PTS2_DATA, PTS2_OUT, PTS2_IN),\n\tPINMUX_DATA(PTS1_DATA, PTS1_IN),\n\tPINMUX_DATA(PTS0_DATA, PTS0_OUT),\n\n\t \n\tPINMUX_DATA(PTT4_DATA, PTT4_OUT, PTT4_IN),\n\tPINMUX_DATA(PTT3_DATA, PTT3_OUT, PTT3_IN),\n\tPINMUX_DATA(PTT2_DATA, PTT2_OUT, PTT2_IN),\n\tPINMUX_DATA(PTT1_DATA, PTT1_IN),\n\tPINMUX_DATA(PTT0_DATA, PTT0_OUT),\n\n\t \n\tPINMUX_DATA(PTU4_DATA, PTU4_OUT, PTU4_IN),\n\tPINMUX_DATA(PTU3_DATA, PTU3_OUT, PTU3_IN),\n\tPINMUX_DATA(PTU2_DATA, PTU2_OUT, PTU2_IN),\n\tPINMUX_DATA(PTU1_DATA, PTU1_IN),\n\tPINMUX_DATA(PTU0_DATA, PTU0_OUT, PTU0_IN),\n\n\t \n\tPINMUX_DATA(PTV4_DATA, PTV4_OUT, PTV4_IN),\n\tPINMUX_DATA(PTV3_DATA, PTV3_OUT, PTV3_IN),\n\tPINMUX_DATA(PTV2_DATA, PTV2_OUT, PTV2_IN),\n\tPINMUX_DATA(PTV1_DATA, PTV1_OUT, PTV1_IN),\n\tPINMUX_DATA(PTV0_DATA, PTV0_OUT, PTV0_IN),\n\n\t \n\tPINMUX_DATA(PTW6_DATA, PTW6_IN),\n\tPINMUX_DATA(PTW5_DATA, PTW5_OUT),\n\tPINMUX_DATA(PTW4_DATA, PTW4_OUT, PTW4_IN),\n\tPINMUX_DATA(PTW3_DATA, PTW3_OUT, PTW3_IN),\n\tPINMUX_DATA(PTW2_DATA, PTW2_OUT, PTW2_IN),\n\tPINMUX_DATA(PTW1_DATA, PTW1_OUT, PTW1_IN),\n\tPINMUX_DATA(PTW0_DATA, PTW0_OUT, PTW0_IN),\n\n\t \n\tPINMUX_DATA(PTX6_DATA, PTX6_OUT, PTX6_IN),\n\tPINMUX_DATA(PTX5_DATA, PTX5_OUT, PTX5_IN),\n\tPINMUX_DATA(PTX4_DATA, PTX4_OUT, PTX4_IN),\n\tPINMUX_DATA(PTX3_DATA, PTX3_OUT, PTX3_IN),\n\tPINMUX_DATA(PTX2_DATA, PTX2_OUT, PTX2_IN),\n\tPINMUX_DATA(PTX1_DATA, PTX1_OUT, PTX1_IN),\n\tPINMUX_DATA(PTX0_DATA, PTX0_OUT, PTX0_IN),\n\n\t \n\tPINMUX_DATA(PTY5_DATA, PTY5_OUT, PTY5_IN),\n\tPINMUX_DATA(PTY4_DATA, PTY4_OUT, PTY4_IN),\n\tPINMUX_DATA(PTY3_DATA, PTY3_OUT, PTY3_IN),\n\tPINMUX_DATA(PTY2_DATA, PTY2_OUT, PTY2_IN),\n\tPINMUX_DATA(PTY1_DATA, PTY1_OUT),\n\tPINMUX_DATA(PTY0_DATA, PTY0_OUT, PTY0_IN),\n\n\t \n\tPINMUX_DATA(PTZ5_DATA, PTZ5_IN),\n\tPINMUX_DATA(PTZ4_DATA, PTZ4_IN),\n\tPINMUX_DATA(PTZ3_DATA, PTZ3_IN),\n\tPINMUX_DATA(PTZ2_DATA, PTZ2_IN),\n\tPINMUX_DATA(PTZ1_DATA, PTZ1_IN),\n\n\t \n\tPINMUX_DATA(SCIF0_TXD_MARK, SCIF0_TXD),\n\tPINMUX_DATA(SCIF0_RXD_MARK, SCIF0_RXD),\n\tPINMUX_DATA(SCIF0_RTS_MARK, PSD7_SCIF0_RTS, SCIF0_RTS_SIUAOSPD),\n\tPINMUX_DATA(SCIF0_CTS_MARK, PSD6_SCIF0_CTS, SCIF0_CTS_SIUAISPD),\n\tPINMUX_DATA(SCIF0_SCK_MARK, PSD8_SCIF0_SCK, SCIF0_SCK_TPUTO),\n\n\t \n\tPINMUX_DATA(SCIF1_TXD_MARK, PSD11_SCIF1, VIO_D5_SCIF1_TXD),\n\tPINMUX_DATA(SCIF1_RXD_MARK, PSD11_SCIF1, VIO_D6_SCIF1_RXD),\n\tPINMUX_DATA(SCIF1_RTS_MARK, PSD12_SCIF1, VIO_CLK_SCIF1_RTS),\n\tPINMUX_DATA(SCIF1_CTS_MARK, PSD12_SCIF1, VIO_VD_SCIF1_CTS),\n\tPINMUX_DATA(SCIF1_SCK_MARK, PSD11_SCIF1, VIO_D7_SCIF1_SCK),\n\n\t \n\tPINMUX_DATA(SCIF2_TXD_MARK, PSD13_SCIF2, VIO_STEM_SCIF2_TXD),\n\tPINMUX_DATA(SCIF2_RXD_MARK, PSD13_SCIF2, VIO_HD_SCIF2_RXD),\n\tPINMUX_DATA(SCIF2_RTS_MARK, PSD13_SCIF2, VIO_CKO_SCIF2_RTS),\n\tPINMUX_DATA(SCIF2_CTS_MARK, PSD13_SCIF2, VIO_FLD_SCIF2_CTS),\n\tPINMUX_DATA(SCIF2_SCK_MARK, PSD13_SCIF2, VIO_STEX_SCIF2_SCK),\n\n\t \n\tPINMUX_DATA(SIOTXD_MARK, PSB15_SIOTXD, SIOTXD_SIUBOSLD),\n\tPINMUX_DATA(SIORXD_MARK, PSB14_SIORXD, SIORXD_SIUBISLD),\n\tPINMUX_DATA(SIOD_MARK, PSB13_SIOD, SIOD_SIUBILR),\n\tPINMUX_DATA(SIOSTRB0_MARK, PSB12_SIOSTRB0, SIOSTRB0_SIUBIBT),\n\tPINMUX_DATA(SIOSTRB1_MARK, PSB11_SIOSTRB1, SIOSTRB1_SIUBOLR),\n\tPINMUX_DATA(SIOSCK_MARK, PSB10_SIOSCK, SIOSCK_SIUBOBT),\n\tPINMUX_DATA(SIOMCK_MARK, PSD9_SIOMCK_SIUMCKB, PSB9_SIOMCK, PTF6),\n\n\t \n\tPINMUX_DATA(VIO_D15_MARK, PSC0_VIO, HIZA10_NAF, NAF7_VIO_D15),\n\tPINMUX_DATA(VIO_D14_MARK, PSC0_VIO, HIZA10_NAF, NAF6_VIO_D14),\n\tPINMUX_DATA(VIO_D13_MARK, PSC0_VIO, HIZA10_NAF, NAF5_VIO_D13),\n\tPINMUX_DATA(VIO_D12_MARK, PSC0_VIO, HIZA10_NAF, NAF4_VIO_D12),\n\tPINMUX_DATA(VIO_D11_MARK, PSC0_VIO, HIZA10_NAF, NAF3_VIO_D11),\n\tPINMUX_DATA(VIO_D10_MARK, PSE2_VIO_D10, HIZB0_VIO, NAF2_VIO_D10),\n\tPINMUX_DATA(VIO_D9_MARK, PSE1_VIO_D9, HIZB0_VIO, NAF1_VIO_D9),\n\tPINMUX_DATA(VIO_D8_MARK, PSE0_VIO_D8, HIZB0_VIO, NAF0_VIO_D8),\n\tPINMUX_DATA(VIO_D7_MARK, PSD11_VIO, VIO_D7_SCIF1_SCK),\n\tPINMUX_DATA(VIO_D6_MARK, PSD11_VIO, VIO_D6_SCIF1_RXD),\n\tPINMUX_DATA(VIO_D5_MARK, PSD11_VIO, VIO_D5_SCIF1_TXD),\n\tPINMUX_DATA(VIO_D4_MARK, VIO_D4),\n\tPINMUX_DATA(VIO_D3_MARK, VIO_D3),\n\tPINMUX_DATA(VIO_D2_MARK, VIO_D2),\n\tPINMUX_DATA(VIO_D1_MARK, VIO_D1),\n\tPINMUX_DATA(VIO_D0_MARK, PSD10_VIO_D0, VIO_D0_LCDLCLK),\n\tPINMUX_DATA(VIO_CLK_MARK, PSD12_VIO, MSELB9_VIO, VIO_CLK_SCIF1_RTS),\n\tPINMUX_DATA(VIO_VD_MARK, PSD12_VIO, MSELB9_VIO, VIO_VD_SCIF1_CTS),\n\tPINMUX_DATA(VIO_HD_MARK, PSD13_VIO, MSELB9_VIO, VIO_HD_SCIF2_RXD),\n\tPINMUX_DATA(VIO_FLD_MARK, PSD13_VIO, HIZA9_VIO, VIO_FLD_SCIF2_CTS),\n\tPINMUX_DATA(VIO_CKO_MARK, PSD13_VIO, HIZA9_VIO, VIO_CKO_SCIF2_RTS),\n\tPINMUX_DATA(VIO_STEX_MARK, PSD13_VIO, HIZA9_VIO, VIO_STEX_SCIF2_SCK),\n\tPINMUX_DATA(VIO_STEM_MARK, PSD13_VIO, HIZA9_VIO, VIO_STEM_SCIF2_TXD),\n\tPINMUX_DATA(VIO_VD2_MARK, PSE3_VIO, MSELB9_VIO2,\n\t\t    HIZB0_VIO, FOE_VIO_VD2),\n\tPINMUX_DATA(VIO_HD2_MARK, PSE3_VIO, MSELB9_VIO2,\n\t\t    HIZB1_VIO, FCE_VIO_HD2),\n\tPINMUX_DATA(VIO_CLK2_MARK, PSE3_VIO, MSELB9_VIO2,\n\t\t    HIZB1_VIO, FRB_VIO_CLK2),\n\n\t \n\tPINMUX_DATA(LCDD23_MARK, HIZA8_LCDC, LCDD23),\n\tPINMUX_DATA(LCDD22_MARK, HIZA8_LCDC, LCDD22),\n\tPINMUX_DATA(LCDD21_MARK, HIZA8_LCDC, LCDD21),\n\tPINMUX_DATA(LCDD20_MARK, HIZA8_LCDC, LCDD20),\n\tPINMUX_DATA(LCDD19_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD19_DV_CLKI),\n\tPINMUX_DATA(LCDD18_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD18_DV_CLK),\n\tPINMUX_DATA(LCDD17_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC,\n\t\t    LCDD17_DV_HSYNC),\n\tPINMUX_DATA(LCDD16_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC,\n\t\t    LCDD16_DV_VSYNC),\n\tPINMUX_DATA(LCDD15_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD15_DV_D15),\n\tPINMUX_DATA(LCDD14_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD14_DV_D14),\n\tPINMUX_DATA(LCDD13_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD13_DV_D13),\n\tPINMUX_DATA(LCDD12_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD12_DV_D12),\n\tPINMUX_DATA(LCDD11_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD11_DV_D11),\n\tPINMUX_DATA(LCDD10_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD10_DV_D10),\n\tPINMUX_DATA(LCDD9_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD9_DV_D9),\n\tPINMUX_DATA(LCDD8_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD8_DV_D8),\n\tPINMUX_DATA(LCDD7_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD7_DV_D7),\n\tPINMUX_DATA(LCDD6_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD6_DV_D6),\n\tPINMUX_DATA(LCDD5_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD5_DV_D5),\n\tPINMUX_DATA(LCDD4_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD4_DV_D4),\n\tPINMUX_DATA(LCDD3_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD3_DV_D3),\n\tPINMUX_DATA(LCDD2_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD2_DV_D2),\n\tPINMUX_DATA(LCDD1_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD1_DV_D1),\n\tPINMUX_DATA(LCDD0_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD0_DV_D0),\n\tPINMUX_DATA(LCDLCLK_MARK, PSD10_LCDLCLK, VIO_D0_LCDLCLK),\n\t \n\tPINMUX_DATA(LCDDON_MARK, PSD2_LCDDON, HIZA7_LCDC, LCDDON_LCDDON2),\n\tPINMUX_DATA(LCDVCPWC_MARK, PSD3_LCDVEPWC_LCDVCPWC,\n\t\t    HIZA6_LCDC, LCDVCPWC_LCDVCPWC2),\n\tPINMUX_DATA(LCDVEPWC_MARK, PSD3_LCDVEPWC_LCDVCPWC,\n\t\t    HIZA6_LCDC, LCDVEPWC_LCDVEPWC2),\n\tPINMUX_DATA(LCDVSYN_MARK, HIZA7_LCDC, LCDVSYN),\n\t \n\tPINMUX_DATA(LCDDCK_MARK, MSELB8_RGB, HIZA8_LCDC, LCDDCK_LCDWR),\n\tPINMUX_DATA(LCDHSYN_MARK, MSELB8_RGB, HIZA7_LCDC, LCDHSYN_LCDCS),\n\tPINMUX_DATA(LCDDISP_MARK, MSELB8_RGB, HIZA7_LCDC, LCDDISP_LCDRS),\n\t \n\tPINMUX_DATA(LCDRS_MARK, MSELB8_SYS, HIZA7_LCDC, LCDDISP_LCDRS),\n\tPINMUX_DATA(LCDCS_MARK, MSELB8_SYS, HIZA7_LCDC, LCDHSYN_LCDCS),\n\tPINMUX_DATA(LCDWR_MARK, MSELB8_SYS, HIZA8_LCDC, LCDDCK_LCDWR),\n\tPINMUX_DATA(LCDRD_MARK, HIZA7_LCDC, LCDRD),\n\t \n\tPINMUX_DATA(LCDDON2_MARK, PSD2_LCDDON2, HIZA7_LCDC, LCDDON_LCDDON2),\n\tPINMUX_DATA(LCDVCPWC2_MARK, PSD3_LCDVEPWC2_LCDVCPWC2,\n\t\t    HIZA6_LCDC, LCDVCPWC_LCDVCPWC2),\n\tPINMUX_DATA(LCDVEPWC2_MARK, PSD3_LCDVEPWC2_LCDVCPWC2,\n\t\t    HIZA6_LCDC, LCDVEPWC_LCDVEPWC2),\n\tPINMUX_DATA(LCDVSYN2_MARK, PSE12_LCDVSYN2, HIZA8_LCDC, LCDVSYN2_DACK),\n\tPINMUX_DATA(LCDCS2_MARK, PSD5_LCDCS2, CS6B_CE1B_LCDCS2),\n\n\t \n\tPINMUX_DATA(IOIS16_MARK, IOIS16),\n\tPINMUX_DATA(A25_MARK, A25),\n\tPINMUX_DATA(A24_MARK, A24),\n\tPINMUX_DATA(A23_MARK, A23),\n\tPINMUX_DATA(A22_MARK, A22),\n\tPINMUX_DATA(BS_MARK, PSA9_BS, IRQ4_BS),\n\tPINMUX_DATA(CS6B_CE1B_MARK, PSD5_CS6B_CE1B, CS6B_CE1B_LCDCS2),\n\tPINMUX_DATA(WAIT_MARK, WAIT),\n\tPINMUX_DATA(CS6A_CE2B_MARK, CS6A_CE2B),\n\n\t \n\tPINMUX_DATA(HPD63_MARK, HPD63),\n\tPINMUX_DATA(HPD62_MARK, HPD62),\n\tPINMUX_DATA(HPD61_MARK, HPD61),\n\tPINMUX_DATA(HPD60_MARK, HPD60),\n\tPINMUX_DATA(HPD59_MARK, HPD59),\n\tPINMUX_DATA(HPD58_MARK, HPD58),\n\tPINMUX_DATA(HPD57_MARK, HPD57),\n\tPINMUX_DATA(HPD56_MARK, HPD56),\n\tPINMUX_DATA(HPD55_MARK, HPD55),\n\tPINMUX_DATA(HPD54_MARK, HPD54),\n\tPINMUX_DATA(HPD53_MARK, HPD53),\n\tPINMUX_DATA(HPD52_MARK, HPD52),\n\tPINMUX_DATA(HPD51_MARK, HPD51),\n\tPINMUX_DATA(HPD50_MARK, HPD50),\n\tPINMUX_DATA(HPD49_MARK, HPD49),\n\tPINMUX_DATA(HPD48_MARK, HPD48),\n\tPINMUX_DATA(HPDQM7_MARK, HPDQM7),\n\tPINMUX_DATA(HPDQM6_MARK, HPDQM6),\n\tPINMUX_DATA(HPDQM5_MARK, HPDQM5),\n\tPINMUX_DATA(HPDQM4_MARK, HPDQM4),\n\n\t \n\tPINMUX_DATA(IRQ0_MARK, HIZC8_IRQ0, IRQ0),\n\tPINMUX_DATA(IRQ1_MARK, HIZC9_IRQ1, IRQ1),\n\tPINMUX_DATA(IRQ2_MARK, PSA4_IRQ2, HIZC10_IRQ2, IRQ2_SDHID2),\n\tPINMUX_DATA(IRQ3_MARK, PSE15_SIOF0_MCK_IRQ3, PSB8_IRQ3,\n\t\t    HIZC11_IRQ3, PTQ0),\n\tPINMUX_DATA(IRQ4_MARK, PSA9_IRQ4, HIZC12_IRQ4, IRQ4_BS),\n\tPINMUX_DATA(IRQ5_MARK, HIZC13_IRQ5, IRQ5),\n\tPINMUX_DATA(IRQ6_MARK, PSA15_IRQ6, HIZC14_IRQ6, KEYIN0_IRQ6),\n\tPINMUX_DATA(IRQ7_MARK, PSA14_IRQ7, HIZC15_IRQ7, KEYIN4_IRQ7),\n\n\t \n\tPINMUX_DATA(SDHICD_MARK, SDHICD),\n\tPINMUX_DATA(SDHIWP_MARK, SDHIWP),\n\tPINMUX_DATA(SDHID3_MARK, SDHID3),\n\tPINMUX_DATA(SDHID2_MARK, PSA4_SDHID2, IRQ2_SDHID2),\n\tPINMUX_DATA(SDHID1_MARK, SDHID1),\n\tPINMUX_DATA(SDHID0_MARK, SDHID0),\n\tPINMUX_DATA(SDHICMD_MARK, SDHICMD),\n\tPINMUX_DATA(SDHICLK_MARK, SDHICLK),\n\n\t \n\tPINMUX_DATA(SIUAOLR_MARK, PSC13_SIUAOLR, HIZB4_SIUA, SIUAOLR_SIOF1_SYNC),\n\tPINMUX_DATA(SIUAOBT_MARK, PSC14_SIUAOBT, HIZB4_SIUA, SIUAOBT_SIOF1_SCK),\n\tPINMUX_DATA(SIUAISLD_MARK, PSC15_SIUAISLD, HIZB4_SIUA, SIUAISLD_SIOF1_RXD),\n\tPINMUX_DATA(SIUAILR_MARK, PSC11_SIUAILR, HIZB4_SIUA, SIUAILR_SIOF1_SS2),\n\tPINMUX_DATA(SIUAIBT_MARK, PSC12_SIUAIBT, HIZB4_SIUA, SIUAIBT_SIOF1_SS1),\n\tPINMUX_DATA(SIUAOSLD_MARK, PSB0_SIUAOSLD, HIZB4_SIUA, SIUAOSLD_SIOF1_TXD),\n\tPINMUX_DATA(SIUMCKA_MARK, PSE11_SIUMCKA_SIOF1_MCK, HIZB4_SIUA, PSB1_SIUMCKA, PTK0),\n\tPINMUX_DATA(SIUFCKA_MARK, PSE11_SIUFCKA, HIZB4_SIUA, PTK0),\n\n\t \n\tPINMUX_DATA(SIUBOLR_MARK, PSB11_SIUBOLR, SIOSTRB1_SIUBOLR),\n\tPINMUX_DATA(SIUBOBT_MARK, PSB10_SIUBOBT, SIOSCK_SIUBOBT),\n\tPINMUX_DATA(SIUBISLD_MARK, PSB14_SIUBISLD, SIORXD_SIUBISLD),\n\tPINMUX_DATA(SIUBILR_MARK, PSB13_SIUBILR, SIOD_SIUBILR),\n\tPINMUX_DATA(SIUBIBT_MARK, PSB12_SIUBIBT, SIOSTRB0_SIUBIBT),\n\tPINMUX_DATA(SIUBOSLD_MARK, PSB15_SIUBOSLD, SIOTXD_SIUBOSLD),\n\tPINMUX_DATA(SIUMCKB_MARK, PSD9_SIOMCK_SIUMCKB, PSB9_SIUMCKB, PTF6),\n\tPINMUX_DATA(SIUFCKB_MARK, PSD9_SIUFCKB, PTF6),\n\n\t \n\tPINMUX_DATA(AUDSYNC_MARK, AUDSYNC),\n\tPINMUX_DATA(AUDATA3_MARK, AUDATA3),\n\tPINMUX_DATA(AUDATA2_MARK, AUDATA2),\n\tPINMUX_DATA(AUDATA1_MARK, AUDATA1),\n\tPINMUX_DATA(AUDATA0_MARK, AUDATA0),\n\n\t \n\tPINMUX_DATA(DACK_MARK, PSE12_DACK, LCDVSYN2_DACK),\n\tPINMUX_DATA(DREQ0_MARK, DREQ0),\n\n\t \n\tPINMUX_DATA(DV_CLKI_MARK, PSD0_DV, LCDD19_DV_CLKI),\n\tPINMUX_DATA(DV_CLK_MARK, PSD0_DV, LCDD18_DV_CLK),\n\tPINMUX_DATA(DV_HSYNC_MARK, PSD0_DV, LCDD17_DV_HSYNC),\n\tPINMUX_DATA(DV_VSYNC_MARK, PSD0_DV, LCDD16_DV_VSYNC),\n\tPINMUX_DATA(DV_D15_MARK, PSD0_DV, LCDD15_DV_D15),\n\tPINMUX_DATA(DV_D14_MARK, PSD0_DV, LCDD14_DV_D14),\n\tPINMUX_DATA(DV_D13_MARK, PSD0_DV, LCDD13_DV_D13),\n\tPINMUX_DATA(DV_D12_MARK, PSD0_DV, LCDD12_DV_D12),\n\tPINMUX_DATA(DV_D11_MARK, PSD0_DV, LCDD11_DV_D11),\n\tPINMUX_DATA(DV_D10_MARK, PSD0_DV, LCDD10_DV_D10),\n\tPINMUX_DATA(DV_D9_MARK, PSD0_DV, LCDD9_DV_D9),\n\tPINMUX_DATA(DV_D8_MARK, PSD0_DV, LCDD8_DV_D8),\n\tPINMUX_DATA(DV_D7_MARK, PSD0_DV, LCDD7_DV_D7),\n\tPINMUX_DATA(DV_D6_MARK, PSD0_DV, LCDD6_DV_D6),\n\tPINMUX_DATA(DV_D5_MARK, PSD0_DV, LCDD5_DV_D5),\n\tPINMUX_DATA(DV_D4_MARK, PSD0_DV, LCDD4_DV_D4),\n\tPINMUX_DATA(DV_D3_MARK, PSD0_DV, LCDD3_DV_D3),\n\tPINMUX_DATA(DV_D2_MARK, PSD0_DV, LCDD2_DV_D2),\n\tPINMUX_DATA(DV_D1_MARK, PSD0_DV, LCDD1_DV_D1),\n\tPINMUX_DATA(DV_D0_MARK, PSD0_DV, LCDD0_DV_D0),\n\n\t \n\tPINMUX_DATA(STATUS0_MARK, STATUS0),\n\tPINMUX_DATA(PDSTATUS_MARK, PDSTATUS),\n\n\t \n\tPINMUX_DATA(SIOF0_MCK_MARK, PSE15_SIOF0_MCK_IRQ3, PSB8_SIOF0_MCK, PTQ0),\n\tPINMUX_DATA(SIOF0_SCK_MARK, PSB5_SIOF0_SCK, SIOF0_SCK_TS_SCK),\n\tPINMUX_DATA(SIOF0_SYNC_MARK, PSB4_SIOF0_SYNC, SIOF0_SYNC_TS_SDEN),\n\tPINMUX_DATA(SIOF0_SS1_MARK, PSB3_SIOF0_SS1, SIOF0_SS1_TS_SPSYNC),\n\tPINMUX_DATA(SIOF0_SS2_MARK, PSB2_SIOF0_SS2, SIOF0_SS2_SIM_RST),\n\tPINMUX_DATA(SIOF0_TXD_MARK, PSE14_SIOF0_TXD_IRDA_OUT,\n\t\t    PSB7_SIOF0_TXD, PTQ1),\n\tPINMUX_DATA(SIOF0_RXD_MARK, PSE13_SIOF0_RXD_IRDA_IN,\n\t\t    PSB6_SIOF0_RXD, PTQ2),\n\n\t \n\tPINMUX_DATA(SIOF1_MCK_MARK, PSE11_SIUMCKA_SIOF1_MCK,\n\t\t    PSB1_SIOF1_MCK, PTK0),\n\tPINMUX_DATA(SIOF1_SCK_MARK, PSC14_SIOF1_SCK, SIUAOBT_SIOF1_SCK),\n\tPINMUX_DATA(SIOF1_SYNC_MARK, PSC13_SIOF1_SYNC, SIUAOLR_SIOF1_SYNC),\n\tPINMUX_DATA(SIOF1_SS1_MARK, PSC12_SIOF1_SS1, SIUAIBT_SIOF1_SS1),\n\tPINMUX_DATA(SIOF1_SS2_MARK, PSC11_SIOF1_SS2, SIUAILR_SIOF1_SS2),\n\tPINMUX_DATA(SIOF1_TXD_MARK, PSB0_SIOF1_TXD, SIUAOSLD_SIOF1_TXD),\n\tPINMUX_DATA(SIOF1_RXD_MARK, PSC15_SIOF1_RXD, SIUAISLD_SIOF1_RXD),\n\n\t \n\tPINMUX_DATA(SIM_D_MARK, PSE15_SIM_D, PTQ0),\n\tPINMUX_DATA(SIM_CLK_MARK, PSE14_SIM_CLK, PTQ1),\n\tPINMUX_DATA(SIM_RST_MARK, PSB2_SIM_RST, SIOF0_SS2_SIM_RST),\n\n\t \n\tPINMUX_DATA(TS_SDAT_MARK, PSE13_TS_SDAT, PTQ2),\n\tPINMUX_DATA(TS_SCK_MARK, PSB5_TS_SCK, SIOF0_SCK_TS_SCK),\n\tPINMUX_DATA(TS_SDEN_MARK, PSB4_TS_SDEN, SIOF0_SYNC_TS_SDEN),\n\tPINMUX_DATA(TS_SPSYNC_MARK, PSB3_TS_SPSYNC, SIOF0_SS1_TS_SPSYNC),\n\n\t \n\tPINMUX_DATA(IRDA_IN_MARK, PSE13_SIOF0_RXD_IRDA_IN, PSB6_IRDA_IN, PTQ2),\n\tPINMUX_DATA(IRDA_OUT_MARK, PSE14_SIOF0_TXD_IRDA_OUT,\n\t\t    PSB7_IRDA_OUT, PTQ1),\n\n\t \n\tPINMUX_DATA(TPUTO_MARK, PSD8_TPUTO, SCIF0_SCK_TPUTO),\n\n\t \n\tPINMUX_DATA(FCE_MARK, PSE3_FLCTL, FCE_VIO_HD2),\n\tPINMUX_DATA(NAF7_MARK, PSC0_NAF, HIZA10_NAF, NAF7_VIO_D15),\n\tPINMUX_DATA(NAF6_MARK, PSC0_NAF, HIZA10_NAF, NAF6_VIO_D14),\n\tPINMUX_DATA(NAF5_MARK, PSC0_NAF, HIZA10_NAF, NAF5_VIO_D13),\n\tPINMUX_DATA(NAF4_MARK, PSC0_NAF, HIZA10_NAF, NAF4_VIO_D12),\n\tPINMUX_DATA(NAF3_MARK, PSC0_NAF, HIZA10_NAF, NAF3_VIO_D11),\n\tPINMUX_DATA(NAF2_MARK, PSE2_NAF2, HIZB0_VIO, NAF2_VIO_D10),\n\tPINMUX_DATA(NAF1_MARK, PSE1_NAF1, HIZB0_VIO, NAF1_VIO_D9),\n\tPINMUX_DATA(NAF0_MARK, PSE0_NAF0, HIZB0_VIO, NAF0_VIO_D8),\n\tPINMUX_DATA(FCDE_MARK, FCDE),\n\tPINMUX_DATA(FOE_MARK, PSE3_FLCTL, HIZB0_VIO, FOE_VIO_VD2),\n\tPINMUX_DATA(FSC_MARK, FSC),\n\tPINMUX_DATA(FWE_MARK, FWE),\n\tPINMUX_DATA(FRB_MARK, PSE3_FLCTL, FRB_VIO_CLK2),\n\n\t \n\tPINMUX_DATA(KEYIN0_MARK, PSA15_KEYIN0, HIZC14_IRQ6, KEYIN0_IRQ6),\n\tPINMUX_DATA(KEYIN1_MARK, HIZA14_KEYSC, KEYIN1),\n\tPINMUX_DATA(KEYIN2_MARK, HIZA14_KEYSC, KEYIN2),\n\tPINMUX_DATA(KEYIN3_MARK, HIZA14_KEYSC, KEYIN3),\n\tPINMUX_DATA(KEYIN4_MARK, PSA14_KEYIN4, HIZC15_IRQ7, KEYIN4_IRQ7),\n\tPINMUX_DATA(KEYOUT0_MARK, HIZA14_KEYSC, KEYOUT0),\n\tPINMUX_DATA(KEYOUT1_MARK, HIZA14_KEYSC, KEYOUT1),\n\tPINMUX_DATA(KEYOUT2_MARK, HIZA14_KEYSC, KEYOUT2),\n\tPINMUX_DATA(KEYOUT3_MARK, HIZA14_KEYSC, KEYOUT3),\n\tPINMUX_DATA(KEYOUT4_IN6_MARK, HIZA14_KEYSC, KEYOUT4_IN6),\n\tPINMUX_DATA(KEYOUT5_IN5_MARK, HIZA14_KEYSC, KEYOUT5_IN5),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\t \n\tPINMUX_GPIO(PTA7),\n\tPINMUX_GPIO(PTA6),\n\tPINMUX_GPIO(PTA5),\n\tPINMUX_GPIO(PTA4),\n\tPINMUX_GPIO(PTA3),\n\tPINMUX_GPIO(PTA2),\n\tPINMUX_GPIO(PTA1),\n\tPINMUX_GPIO(PTA0),\n\n\t \n\tPINMUX_GPIO(PTB7),\n\tPINMUX_GPIO(PTB6),\n\tPINMUX_GPIO(PTB5),\n\tPINMUX_GPIO(PTB4),\n\tPINMUX_GPIO(PTB3),\n\tPINMUX_GPIO(PTB2),\n\tPINMUX_GPIO(PTB1),\n\tPINMUX_GPIO(PTB0),\n\n\t \n\tPINMUX_GPIO(PTC7),\n\tPINMUX_GPIO(PTC5),\n\tPINMUX_GPIO(PTC4),\n\tPINMUX_GPIO(PTC3),\n\tPINMUX_GPIO(PTC2),\n\tPINMUX_GPIO(PTC0),\n\n\t \n\tPINMUX_GPIO(PTD7),\n\tPINMUX_GPIO(PTD6),\n\tPINMUX_GPIO(PTD5),\n\tPINMUX_GPIO(PTD4),\n\tPINMUX_GPIO(PTD3),\n\tPINMUX_GPIO(PTD2),\n\tPINMUX_GPIO(PTD1),\n\tPINMUX_GPIO(PTD0),\n\n\t \n\tPINMUX_GPIO(PTE7),\n\tPINMUX_GPIO(PTE6),\n\tPINMUX_GPIO(PTE5),\n\tPINMUX_GPIO(PTE4),\n\tPINMUX_GPIO(PTE1),\n\tPINMUX_GPIO(PTE0),\n\n\t \n\tPINMUX_GPIO(PTF6),\n\tPINMUX_GPIO(PTF5),\n\tPINMUX_GPIO(PTF4),\n\tPINMUX_GPIO(PTF3),\n\tPINMUX_GPIO(PTF2),\n\tPINMUX_GPIO(PTF1),\n\tPINMUX_GPIO(PTF0),\n\n\t \n\tPINMUX_GPIO(PTG4),\n\tPINMUX_GPIO(PTG3),\n\tPINMUX_GPIO(PTG2),\n\tPINMUX_GPIO(PTG1),\n\tPINMUX_GPIO(PTG0),\n\n\t \n\tPINMUX_GPIO(PTH7),\n\tPINMUX_GPIO(PTH6),\n\tPINMUX_GPIO(PTH5),\n\tPINMUX_GPIO(PTH4),\n\tPINMUX_GPIO(PTH3),\n\tPINMUX_GPIO(PTH2),\n\tPINMUX_GPIO(PTH1),\n\tPINMUX_GPIO(PTH0),\n\n\t \n\tPINMUX_GPIO(PTJ7),\n\tPINMUX_GPIO(PTJ6),\n\tPINMUX_GPIO(PTJ5),\n\tPINMUX_GPIO(PTJ1),\n\tPINMUX_GPIO(PTJ0),\n\n\t \n\tPINMUX_GPIO(PTK6),\n\tPINMUX_GPIO(PTK5),\n\tPINMUX_GPIO(PTK4),\n\tPINMUX_GPIO(PTK3),\n\tPINMUX_GPIO(PTK2),\n\tPINMUX_GPIO(PTK1),\n\tPINMUX_GPIO(PTK0),\n\n\t \n\tPINMUX_GPIO(PTL7),\n\tPINMUX_GPIO(PTL6),\n\tPINMUX_GPIO(PTL5),\n\tPINMUX_GPIO(PTL4),\n\tPINMUX_GPIO(PTL3),\n\tPINMUX_GPIO(PTL2),\n\tPINMUX_GPIO(PTL1),\n\tPINMUX_GPIO(PTL0),\n\n\t \n\tPINMUX_GPIO(PTM7),\n\tPINMUX_GPIO(PTM6),\n\tPINMUX_GPIO(PTM5),\n\tPINMUX_GPIO(PTM4),\n\tPINMUX_GPIO(PTM3),\n\tPINMUX_GPIO(PTM2),\n\tPINMUX_GPIO(PTM1),\n\tPINMUX_GPIO(PTM0),\n\n\t \n\tPINMUX_GPIO(PTN7),\n\tPINMUX_GPIO(PTN6),\n\tPINMUX_GPIO(PTN5),\n\tPINMUX_GPIO(PTN4),\n\tPINMUX_GPIO(PTN3),\n\tPINMUX_GPIO(PTN2),\n\tPINMUX_GPIO(PTN1),\n\tPINMUX_GPIO(PTN0),\n\n\t \n\tPINMUX_GPIO(PTQ6),\n\tPINMUX_GPIO(PTQ5),\n\tPINMUX_GPIO(PTQ4),\n\tPINMUX_GPIO(PTQ3),\n\tPINMUX_GPIO(PTQ2),\n\tPINMUX_GPIO(PTQ1),\n\tPINMUX_GPIO(PTQ0),\n\n\t \n\tPINMUX_GPIO(PTR4),\n\tPINMUX_GPIO(PTR3),\n\tPINMUX_GPIO(PTR2),\n\tPINMUX_GPIO(PTR1),\n\tPINMUX_GPIO(PTR0),\n\n\t \n\tPINMUX_GPIO(PTS4),\n\tPINMUX_GPIO(PTS3),\n\tPINMUX_GPIO(PTS2),\n\tPINMUX_GPIO(PTS1),\n\tPINMUX_GPIO(PTS0),\n\n\t \n\tPINMUX_GPIO(PTT4),\n\tPINMUX_GPIO(PTT3),\n\tPINMUX_GPIO(PTT2),\n\tPINMUX_GPIO(PTT1),\n\tPINMUX_GPIO(PTT0),\n\n\t \n\tPINMUX_GPIO(PTU4),\n\tPINMUX_GPIO(PTU3),\n\tPINMUX_GPIO(PTU2),\n\tPINMUX_GPIO(PTU1),\n\tPINMUX_GPIO(PTU0),\n\n\t \n\tPINMUX_GPIO(PTV4),\n\tPINMUX_GPIO(PTV3),\n\tPINMUX_GPIO(PTV2),\n\tPINMUX_GPIO(PTV1),\n\tPINMUX_GPIO(PTV0),\n\n\t \n\tPINMUX_GPIO(PTW6),\n\tPINMUX_GPIO(PTW5),\n\tPINMUX_GPIO(PTW4),\n\tPINMUX_GPIO(PTW3),\n\tPINMUX_GPIO(PTW2),\n\tPINMUX_GPIO(PTW1),\n\tPINMUX_GPIO(PTW0),\n\n\t \n\tPINMUX_GPIO(PTX6),\n\tPINMUX_GPIO(PTX5),\n\tPINMUX_GPIO(PTX4),\n\tPINMUX_GPIO(PTX3),\n\tPINMUX_GPIO(PTX2),\n\tPINMUX_GPIO(PTX1),\n\tPINMUX_GPIO(PTX0),\n\n\t \n\tPINMUX_GPIO(PTY5),\n\tPINMUX_GPIO(PTY4),\n\tPINMUX_GPIO(PTY3),\n\tPINMUX_GPIO(PTY2),\n\tPINMUX_GPIO(PTY1),\n\tPINMUX_GPIO(PTY0),\n\n\t \n\tPINMUX_GPIO(PTZ5),\n\tPINMUX_GPIO(PTZ4),\n\tPINMUX_GPIO(PTZ3),\n\tPINMUX_GPIO(PTZ2),\n\tPINMUX_GPIO(PTZ1),\n};\n\n#define PINMUX_FN_BASE\tARRAY_SIZE(pinmux_pins)\n\nstatic const struct pinmux_func pinmux_func_gpios[] = {\n\t \n\tGPIO_FN(SCIF0_TXD),\n\tGPIO_FN(SCIF0_RXD),\n\tGPIO_FN(SCIF0_RTS),\n\tGPIO_FN(SCIF0_CTS),\n\tGPIO_FN(SCIF0_SCK),\n\n\t \n\tGPIO_FN(SCIF1_TXD),\n\tGPIO_FN(SCIF1_RXD),\n\tGPIO_FN(SCIF1_RTS),\n\tGPIO_FN(SCIF1_CTS),\n\tGPIO_FN(SCIF1_SCK),\n\n\t \n\tGPIO_FN(SCIF2_TXD),\n\tGPIO_FN(SCIF2_RXD),\n\tGPIO_FN(SCIF2_RTS),\n\tGPIO_FN(SCIF2_CTS),\n\tGPIO_FN(SCIF2_SCK),\n\n\t \n\tGPIO_FN(SIOTXD),\n\tGPIO_FN(SIORXD),\n\tGPIO_FN(SIOD),\n\tGPIO_FN(SIOSTRB0),\n\tGPIO_FN(SIOSTRB1),\n\tGPIO_FN(SIOSCK),\n\tGPIO_FN(SIOMCK),\n\n\t \n\tGPIO_FN(VIO_D15),\n\tGPIO_FN(VIO_D14),\n\tGPIO_FN(VIO_D13),\n\tGPIO_FN(VIO_D12),\n\tGPIO_FN(VIO_D11),\n\tGPIO_FN(VIO_D10),\n\tGPIO_FN(VIO_D9),\n\tGPIO_FN(VIO_D8),\n\tGPIO_FN(VIO_D7),\n\tGPIO_FN(VIO_D6),\n\tGPIO_FN(VIO_D5),\n\tGPIO_FN(VIO_D4),\n\tGPIO_FN(VIO_D3),\n\tGPIO_FN(VIO_D2),\n\tGPIO_FN(VIO_D1),\n\tGPIO_FN(VIO_D0),\n\tGPIO_FN(VIO_CLK),\n\tGPIO_FN(VIO_VD),\n\tGPIO_FN(VIO_HD),\n\tGPIO_FN(VIO_FLD),\n\tGPIO_FN(VIO_CKO),\n\tGPIO_FN(VIO_STEX),\n\tGPIO_FN(VIO_STEM),\n\tGPIO_FN(VIO_VD2),\n\tGPIO_FN(VIO_HD2),\n\tGPIO_FN(VIO_CLK2),\n\n\t \n\tGPIO_FN(LCDD23),\n\tGPIO_FN(LCDD22),\n\tGPIO_FN(LCDD21),\n\tGPIO_FN(LCDD20),\n\tGPIO_FN(LCDD19),\n\tGPIO_FN(LCDD18),\n\tGPIO_FN(LCDD17),\n\tGPIO_FN(LCDD16),\n\tGPIO_FN(LCDD15),\n\tGPIO_FN(LCDD14),\n\tGPIO_FN(LCDD13),\n\tGPIO_FN(LCDD12),\n\tGPIO_FN(LCDD11),\n\tGPIO_FN(LCDD10),\n\tGPIO_FN(LCDD9),\n\tGPIO_FN(LCDD8),\n\tGPIO_FN(LCDD7),\n\tGPIO_FN(LCDD6),\n\tGPIO_FN(LCDD5),\n\tGPIO_FN(LCDD4),\n\tGPIO_FN(LCDD3),\n\tGPIO_FN(LCDD2),\n\tGPIO_FN(LCDD1),\n\tGPIO_FN(LCDD0),\n\tGPIO_FN(LCDLCLK),\n\t \n\tGPIO_FN(LCDDON),\n\tGPIO_FN(LCDVCPWC),\n\tGPIO_FN(LCDVEPWC),\n\tGPIO_FN(LCDVSYN),\n\t \n\tGPIO_FN(LCDDCK),\n\tGPIO_FN(LCDHSYN),\n\tGPIO_FN(LCDDISP),\n\t \n\tGPIO_FN(LCDRS),\n\tGPIO_FN(LCDCS),\n\tGPIO_FN(LCDWR),\n\tGPIO_FN(LCDRD),\n\t \n\tGPIO_FN(LCDDON2),\n\tGPIO_FN(LCDVCPWC2),\n\tGPIO_FN(LCDVEPWC2),\n\tGPIO_FN(LCDVSYN2),\n\tGPIO_FN(LCDCS2),\n\n\t \n\tGPIO_FN(IOIS16),\n\tGPIO_FN(A25),\n\tGPIO_FN(A24),\n\tGPIO_FN(A23),\n\tGPIO_FN(A22),\n\tGPIO_FN(BS),\n\tGPIO_FN(CS6B_CE1B),\n\tGPIO_FN(WAIT),\n\tGPIO_FN(CS6A_CE2B),\n\n\t \n\tGPIO_FN(HPD63),\n\tGPIO_FN(HPD62),\n\tGPIO_FN(HPD61),\n\tGPIO_FN(HPD60),\n\tGPIO_FN(HPD59),\n\tGPIO_FN(HPD58),\n\tGPIO_FN(HPD57),\n\tGPIO_FN(HPD56),\n\tGPIO_FN(HPD55),\n\tGPIO_FN(HPD54),\n\tGPIO_FN(HPD53),\n\tGPIO_FN(HPD52),\n\tGPIO_FN(HPD51),\n\tGPIO_FN(HPD50),\n\tGPIO_FN(HPD49),\n\tGPIO_FN(HPD48),\n\tGPIO_FN(HPDQM7),\n\tGPIO_FN(HPDQM6),\n\tGPIO_FN(HPDQM5),\n\tGPIO_FN(HPDQM4),\n\n\t \n\tGPIO_FN(IRQ0),\n\tGPIO_FN(IRQ1),\n\tGPIO_FN(IRQ2),\n\tGPIO_FN(IRQ3),\n\tGPIO_FN(IRQ4),\n\tGPIO_FN(IRQ5),\n\tGPIO_FN(IRQ6),\n\tGPIO_FN(IRQ7),\n\n\t \n\tGPIO_FN(SDHICD),\n\tGPIO_FN(SDHIWP),\n\tGPIO_FN(SDHID3),\n\tGPIO_FN(SDHID2),\n\tGPIO_FN(SDHID1),\n\tGPIO_FN(SDHID0),\n\tGPIO_FN(SDHICMD),\n\tGPIO_FN(SDHICLK),\n\n\t \n\tGPIO_FN(SIUAOLR),\n\tGPIO_FN(SIUAOBT),\n\tGPIO_FN(SIUAISLD),\n\tGPIO_FN(SIUAILR),\n\tGPIO_FN(SIUAIBT),\n\tGPIO_FN(SIUAOSLD),\n\tGPIO_FN(SIUMCKA),\n\tGPIO_FN(SIUFCKA),\n\n\t \n\tGPIO_FN(SIUBOLR),\n\tGPIO_FN(SIUBOBT),\n\tGPIO_FN(SIUBISLD),\n\tGPIO_FN(SIUBILR),\n\tGPIO_FN(SIUBIBT),\n\tGPIO_FN(SIUBOSLD),\n\tGPIO_FN(SIUMCKB),\n\tGPIO_FN(SIUFCKB),\n\n\t \n\tGPIO_FN(AUDSYNC),\n\tGPIO_FN(AUDATA3),\n\tGPIO_FN(AUDATA2),\n\tGPIO_FN(AUDATA1),\n\tGPIO_FN(AUDATA0),\n\n\t \n\tGPIO_FN(DACK),\n\tGPIO_FN(DREQ0),\n\n\t \n\tGPIO_FN(DV_CLKI),\n\tGPIO_FN(DV_CLK),\n\tGPIO_FN(DV_HSYNC),\n\tGPIO_FN(DV_VSYNC),\n\tGPIO_FN(DV_D15),\n\tGPIO_FN(DV_D14),\n\tGPIO_FN(DV_D13),\n\tGPIO_FN(DV_D12),\n\tGPIO_FN(DV_D11),\n\tGPIO_FN(DV_D10),\n\tGPIO_FN(DV_D9),\n\tGPIO_FN(DV_D8),\n\tGPIO_FN(DV_D7),\n\tGPIO_FN(DV_D6),\n\tGPIO_FN(DV_D5),\n\tGPIO_FN(DV_D4),\n\tGPIO_FN(DV_D3),\n\tGPIO_FN(DV_D2),\n\tGPIO_FN(DV_D1),\n\tGPIO_FN(DV_D0),\n\n\t \n\tGPIO_FN(STATUS0),\n\tGPIO_FN(PDSTATUS),\n\n\t \n\tGPIO_FN(SIOF0_MCK),\n\tGPIO_FN(SIOF0_SCK),\n\tGPIO_FN(SIOF0_SYNC),\n\tGPIO_FN(SIOF0_SS1),\n\tGPIO_FN(SIOF0_SS2),\n\tGPIO_FN(SIOF0_TXD),\n\tGPIO_FN(SIOF0_RXD),\n\n\t \n\tGPIO_FN(SIOF1_MCK),\n\tGPIO_FN(SIOF1_SCK),\n\tGPIO_FN(SIOF1_SYNC),\n\tGPIO_FN(SIOF1_SS1),\n\tGPIO_FN(SIOF1_SS2),\n\tGPIO_FN(SIOF1_TXD),\n\tGPIO_FN(SIOF1_RXD),\n\n\t \n\tGPIO_FN(SIM_D),\n\tGPIO_FN(SIM_CLK),\n\tGPIO_FN(SIM_RST),\n\n\t \n\tGPIO_FN(TS_SDAT),\n\tGPIO_FN(TS_SCK),\n\tGPIO_FN(TS_SDEN),\n\tGPIO_FN(TS_SPSYNC),\n\n\t \n\tGPIO_FN(IRDA_IN),\n\tGPIO_FN(IRDA_OUT),\n\n\t \n\tGPIO_FN(TPUTO),\n\n\t \n\tGPIO_FN(FCE),\n\tGPIO_FN(NAF7),\n\tGPIO_FN(NAF6),\n\tGPIO_FN(NAF5),\n\tGPIO_FN(NAF4),\n\tGPIO_FN(NAF3),\n\tGPIO_FN(NAF2),\n\tGPIO_FN(NAF1),\n\tGPIO_FN(NAF0),\n\tGPIO_FN(FCDE),\n\tGPIO_FN(FOE),\n\tGPIO_FN(FSC),\n\tGPIO_FN(FWE),\n\tGPIO_FN(FRB),\n\n\t \n\tGPIO_FN(KEYIN0),\n\tGPIO_FN(KEYIN1),\n\tGPIO_FN(KEYIN2),\n\tGPIO_FN(KEYIN3),\n\tGPIO_FN(KEYIN4),\n\tGPIO_FN(KEYOUT0),\n\tGPIO_FN(KEYOUT1),\n\tGPIO_FN(KEYOUT2),\n\tGPIO_FN(KEYOUT3),\n\tGPIO_FN(KEYOUT4_IN6),\n\tGPIO_FN(KEYOUT5_IN5),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n\t{ PINMUX_CFG_REG(\"PACR\", 0xa4050100, 16, 2, GROUP(\n\t\tVIO_D7_SCIF1_SCK, PTA7_OUT, 0, PTA7_IN,\n\t\tVIO_D6_SCIF1_RXD, 0, 0, PTA6_IN,\n\t\tVIO_D5_SCIF1_TXD, PTA5_OUT, 0, PTA5_IN,\n\t\tVIO_D4, 0, 0, PTA4_IN,\n\t\tVIO_D3, 0, 0, PTA3_IN,\n\t\tVIO_D2, 0, 0, PTA2_IN,\n\t\tVIO_D1, 0, 0, PTA1_IN,\n\t\tVIO_D0_LCDLCLK, 0, 0, PTA0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PBCR\", 0xa4050102, 16, 2, GROUP(\n\t\tHPD55, PTB7_OUT, 0, PTB7_IN,\n\t\tHPD54, PTB6_OUT, 0, PTB6_IN,\n\t\tHPD53, PTB5_OUT, 0, PTB5_IN,\n\t\tHPD52, PTB4_OUT, 0, PTB4_IN,\n\t\tHPD51, PTB3_OUT, 0, PTB3_IN,\n\t\tHPD50, PTB2_OUT, 0, PTB2_IN,\n\t\tHPD49, PTB1_OUT, 0, PTB1_IN,\n\t\tHPD48, PTB0_OUT, 0, PTB0_IN ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PCCR\", 0xa4050104, 16,\n\t\t\t     GROUP(2, -2, 2, 2, 2, 2, -2, 2),\n\t\t\t     GROUP(\n\t\t0, 0, 0, PTC7_IN,\n\t\t \n\t\tIOIS16, 0, 0, PTC5_IN,\n\t\tHPDQM7, PTC4_OUT, 0, PTC4_IN,\n\t\tHPDQM6, PTC3_OUT, 0, PTC3_IN,\n\t\tHPDQM5, PTC2_OUT, 0, PTC2_IN,\n\t\t \n\t\tHPDQM4, PTC0_OUT, 0, PTC0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PDCR\", 0xa4050106, 16, 2, GROUP(\n\t\tSDHICD, 0, 0, PTD7_IN,\n\t\tSDHIWP, PTD6_OUT, 0, PTD6_IN,\n\t\tSDHID3, PTD5_OUT, 0, PTD5_IN,\n\t\tIRQ2_SDHID2, PTD4_OUT, 0, PTD4_IN,\n\t\tSDHID1, PTD3_OUT, 0, PTD3_IN,\n\t\tSDHID0, PTD2_OUT, 0, PTD2_IN,\n\t\tSDHICMD, PTD1_OUT, 0, PTD1_IN,\n\t\tSDHICLK, PTD0_OUT, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PECR\", 0xa4050108, 16,\n\t\t\t     GROUP(2, 2, 2, 2, -4, 2, 2),\n\t\t\t     GROUP(\n\t\tA25, PTE7_OUT, 0, PTE7_IN,\n\t\tA24, PTE6_OUT, 0, PTE6_IN,\n\t\tA23, PTE5_OUT, 0, PTE5_IN,\n\t\tA22, PTE4_OUT, 0, PTE4_IN,\n\t\t \n\t\tIRQ5, PTE1_OUT, 0, PTE1_IN,\n\t\tIRQ4_BS, PTE0_OUT, 0, PTE0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PFCR\", 0xa405010a, 16, 2, GROUP(\n\t\t0, 0, 0, 0,\n\t\tPTF6, PTF6_OUT, 0, PTF6_IN,\n\t\tSIOSCK_SIUBOBT, PTF5_OUT, 0, PTF5_IN,\n\t\tSIOSTRB1_SIUBOLR, PTF4_OUT, 0, PTF4_IN,\n\t\tSIOSTRB0_SIUBIBT, PTF3_OUT, 0, PTF3_IN,\n\t\tSIOD_SIUBILR, PTF2_OUT, 0, PTF2_IN,\n\t\tSIORXD_SIUBISLD, 0, 0, PTF1_IN,\n\t\tSIOTXD_SIUBOSLD, PTF0_OUT, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PGCR\", 0xa405010c, 16,\n\t\t\t     GROUP(-6, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tAUDSYNC, PTG4_OUT, 0, 0,\n\t\tAUDATA3, PTG3_OUT, 0, 0,\n\t\tAUDATA2, PTG2_OUT, 0, 0,\n\t\tAUDATA1, PTG1_OUT, 0, 0,\n\t\tAUDATA0, PTG0_OUT, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PHCR\", 0xa405010e, 16, 2, GROUP(\n\t\tLCDVCPWC_LCDVCPWC2, PTH7_OUT, 0, 0,\n\t\tLCDVSYN2_DACK, PTH6_OUT, 0, PTH6_IN,\n\t\tLCDVSYN, PTH5_OUT, 0, PTH5_IN,\n\t\tLCDDISP_LCDRS, PTH4_OUT, 0, 0,\n\t\tLCDHSYN_LCDCS, PTH3_OUT, 0, 0,\n\t\tLCDDON_LCDDON2, PTH2_OUT, 0, 0,\n\t\tLCDD17_DV_HSYNC, PTH1_OUT, 0, PTH1_IN,\n\t\tLCDD16_DV_VSYNC, PTH0_OUT, 0, PTH0_IN ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PJCR\", 0xa4050110, 16,\n\t\t\t     GROUP(2, 2, 2, -6, 2, 2),\n\t\t\t     GROUP(\n\t\tSTATUS0, PTJ7_OUT, 0, 0,\n\t\t0, PTJ6_OUT, 0, 0,\n\t\tPDSTATUS, PTJ5_OUT, 0, 0,\n\t\t \n\t\tIRQ1, PTJ1_OUT, 0, PTJ1_IN,\n\t\tIRQ0, PTJ0_OUT, 0, PTJ0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PKCR\", 0xa4050112, 16, 2, GROUP(\n\t\t0, 0, 0, 0,\n\t\tSIUAILR_SIOF1_SS2, PTK6_OUT, 0, PTK6_IN,\n\t\tSIUAIBT_SIOF1_SS1, PTK5_OUT, 0, PTK5_IN,\n\t\tSIUAOLR_SIOF1_SYNC, PTK4_OUT, 0, PTK4_IN,\n\t\tSIUAOBT_SIOF1_SCK, PTK3_OUT, 0, PTK3_IN,\n\t\tSIUAISLD_SIOF1_RXD, 0, 0, PTK2_IN,\n\t\tSIUAOSLD_SIOF1_TXD, PTK1_OUT, 0, 0,\n\t\tPTK0, PTK0_OUT, 0, PTK0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PLCR\", 0xa4050114, 16, 2, GROUP(\n\t\tLCDD15_DV_D15, PTL7_OUT, 0, PTL7_IN,\n\t\tLCDD14_DV_D14, PTL6_OUT, 0, PTL6_IN,\n\t\tLCDD13_DV_D13, PTL5_OUT, 0, PTL5_IN,\n\t\tLCDD12_DV_D12, PTL4_OUT, 0, PTL4_IN,\n\t\tLCDD11_DV_D11, PTL3_OUT, 0, PTL3_IN,\n\t\tLCDD10_DV_D10, PTL2_OUT, 0, PTL2_IN,\n\t\tLCDD9_DV_D9, PTL1_OUT, 0, PTL1_IN,\n\t\tLCDD8_DV_D8, PTL0_OUT, 0, PTL0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PMCR\", 0xa4050116, 16, 2, GROUP(\n\t\tLCDD7_DV_D7, PTM7_OUT, 0, PTM7_IN,\n\t\tLCDD6_DV_D6, PTM6_OUT, 0, PTM6_IN,\n\t\tLCDD5_DV_D5, PTM5_OUT, 0, PTM5_IN,\n\t\tLCDD4_DV_D4, PTM4_OUT, 0, PTM4_IN,\n\t\tLCDD3_DV_D3, PTM3_OUT, 0, PTM3_IN,\n\t\tLCDD2_DV_D2, PTM2_OUT, 0, PTM2_IN,\n\t\tLCDD1_DV_D1, PTM1_OUT, 0, PTM1_IN,\n\t\tLCDD0_DV_D0, PTM0_OUT, 0, PTM0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PNCR\", 0xa4050118, 16, 2, GROUP(\n\t\tHPD63, PTN7_OUT, 0, PTN7_IN,\n\t\tHPD62, PTN6_OUT, 0, PTN6_IN,\n\t\tHPD61, PTN5_OUT, 0, PTN5_IN,\n\t\tHPD60, PTN4_OUT, 0, PTN4_IN,\n\t\tHPD59, PTN3_OUT, 0, PTN3_IN,\n\t\tHPD58, PTN2_OUT, 0, PTN2_IN,\n\t\tHPD57, PTN1_OUT, 0, PTN1_IN,\n\t\tHPD56, PTN0_OUT, 0, PTN0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PQCR\", 0xa405011a, 16, 2, GROUP(\n\t\t0, 0, 0, 0,\n\t\tSIOF0_SS2_SIM_RST, PTQ6_OUT, 0, 0,\n\t\tSIOF0_SS1_TS_SPSYNC, PTQ5_OUT, 0, PTQ5_IN,\n\t\tSIOF0_SYNC_TS_SDEN, PTQ4_OUT, 0, PTQ4_IN,\n\t\tSIOF0_SCK_TS_SCK, PTQ3_OUT, 0, PTQ3_IN,\n\t\tPTQ2, 0, 0, PTQ2_IN,\n\t\tPTQ1, PTQ1_OUT, 0, 0,\n\t\tPTQ0, PTQ0_OUT, 0, PTQ0_IN ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PRCR\", 0xa405011c, 16,\n\t\t\t     GROUP(-6, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tLCDRD, PTR4_OUT, 0, 0,\n\t\tCS6B_CE1B_LCDCS2, PTR3_OUT, 0, 0,\n\t\tWAIT, 0, 0, PTR2_IN,\n\t\tLCDDCK_LCDWR, PTR1_OUT, 0, 0,\n\t\tLCDVEPWC_LCDVEPWC2, PTR0_OUT, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PSCR\", 0xa405011e, 16,\n\t\t\t     GROUP(-6, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tSCIF0_CTS_SIUAISPD, 0, 0, PTS4_IN,\n\t\tSCIF0_RTS_SIUAOSPD, PTS3_OUT, 0, 0,\n\t\tSCIF0_SCK_TPUTO, PTS2_OUT, 0, PTS2_IN,\n\t\tSCIF0_RXD, 0, 0, PTS1_IN,\n\t\tSCIF0_TXD, PTS0_OUT, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PTCR\", 0xa4050140, 16,\n\t\t\t     GROUP(-6, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tFOE_VIO_VD2, PTT4_OUT, 0, PTT4_IN,\n\t\tFWE, PTT3_OUT, 0, PTT3_IN,\n\t\tFSC, PTT2_OUT, 0, PTT2_IN,\n\t\tDREQ0, 0, 0, PTT1_IN,\n\t\tFCDE, PTT0_OUT, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PUCR\", 0xa4050142, 16,\n\t\t\t     GROUP(-6, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tNAF2_VIO_D10, PTU4_OUT, 0, PTU4_IN,\n\t\tNAF1_VIO_D9, PTU3_OUT, 0, PTU3_IN,\n\t\tNAF0_VIO_D8, PTU2_OUT, 0, PTU2_IN,\n\t\tFRB_VIO_CLK2, 0, 0, PTU1_IN,\n\t\tFCE_VIO_HD2, PTU0_OUT, 0, PTU0_IN ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PVCR\", 0xa4050144, 16,\n\t\t\t     GROUP(-6, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tNAF7_VIO_D15, PTV4_OUT, 0, PTV4_IN,\n\t\tNAF6_VIO_D14, PTV3_OUT, 0, PTV3_IN,\n\t\tNAF5_VIO_D13, PTV2_OUT, 0, PTV2_IN,\n\t\tNAF4_VIO_D12, PTV1_OUT, 0, PTV1_IN,\n\t\tNAF3_VIO_D11, PTV0_OUT, 0, PTV0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PWCR\", 0xa4050146, 16, 2, GROUP(\n\t\t0, 0, 0, 0,\n\t\tVIO_FLD_SCIF2_CTS, 0, 0, PTW6_IN,\n\t\tVIO_CKO_SCIF2_RTS, PTW5_OUT, 0, 0,\n\t\tVIO_STEX_SCIF2_SCK, PTW4_OUT, 0, PTW4_IN,\n\t\tVIO_STEM_SCIF2_TXD, PTW3_OUT, 0, PTW3_IN,\n\t\tVIO_HD_SCIF2_RXD, PTW2_OUT, 0, PTW2_IN,\n\t\tVIO_VD_SCIF1_CTS, PTW1_OUT, 0, PTW1_IN,\n\t\tVIO_CLK_SCIF1_RTS, PTW0_OUT, 0, PTW0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PXCR\", 0xa4050148, 16, 2, GROUP(\n\t\t0, 0, 0, 0,\n\t\tCS6A_CE2B, PTX6_OUT, 0, PTX6_IN,\n\t\tLCDD23, PTX5_OUT, 0, PTX5_IN,\n\t\tLCDD22, PTX4_OUT, 0, PTX4_IN,\n\t\tLCDD21, PTX3_OUT, 0, PTX3_IN,\n\t\tLCDD20, PTX2_OUT, 0, PTX2_IN,\n\t\tLCDD19_DV_CLKI, PTX1_OUT, 0, PTX1_IN,\n\t\tLCDD18_DV_CLK, PTX0_OUT, 0, PTX0_IN ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PYCR\", 0xa405014a, 16,\n\t\t\t     GROUP(-4, 2, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tKEYOUT5_IN5, PTY5_OUT, 0, PTY5_IN,\n\t\tKEYOUT4_IN6, PTY4_OUT, 0, PTY4_IN,\n\t\tKEYOUT3, PTY3_OUT, 0, PTY3_IN,\n\t\tKEYOUT2, PTY2_OUT, 0, PTY2_IN,\n\t\tKEYOUT1, PTY1_OUT, 0, 0,\n\t\tKEYOUT0, PTY0_OUT, 0, PTY0_IN ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PZCR\", 0xa405014c, 16,\n\t\t\t     GROUP(-4, 2, 2, 2, 2, 2, -2),\n\t\t\t     GROUP(\n\t\t \n\t\tKEYIN4_IRQ7, 0, 0, PTZ5_IN,\n\t\tKEYIN3, 0, 0, PTZ4_IN,\n\t\tKEYIN2, 0, 0, PTZ3_IN,\n\t\tKEYIN1, 0, 0, PTZ2_IN,\n\t\tKEYIN0_IRQ6, 0, 0, PTZ1_IN,\n\t\t  ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PSELA\", 0xa405014e, 16,\n\t\t\t     GROUP(1, 1, -4, 1, -4, 1, -4),\n\t\t\t     GROUP(\n\t\tPSA15_KEYIN0, PSA15_IRQ6,\n\t\tPSA14_KEYIN4, PSA14_IRQ7,\n\t\t \n\t\tPSA9_IRQ4, PSA9_BS,\n\t\t \n\t\tPSA4_IRQ2, PSA4_SDHID2,\n\t\t  ))\n\t},\n\t{ PINMUX_CFG_REG(\"PSELB\", 0xa4050150, 16, 1, GROUP(\n\t\tPSB15_SIOTXD, PSB15_SIUBOSLD,\n\t\tPSB14_SIORXD, PSB14_SIUBISLD,\n\t\tPSB13_SIOD, PSB13_SIUBILR,\n\t\tPSB12_SIOSTRB0, PSB12_SIUBIBT,\n\t\tPSB11_SIOSTRB1, PSB11_SIUBOLR,\n\t\tPSB10_SIOSCK, PSB10_SIUBOBT,\n\t\tPSB9_SIOMCK, PSB9_SIUMCKB,\n\t\tPSB8_SIOF0_MCK, PSB8_IRQ3,\n\t\tPSB7_SIOF0_TXD, PSB7_IRDA_OUT,\n\t\tPSB6_SIOF0_RXD, PSB6_IRDA_IN,\n\t\tPSB5_SIOF0_SCK, PSB5_TS_SCK,\n\t\tPSB4_SIOF0_SYNC, PSB4_TS_SDEN,\n\t\tPSB3_SIOF0_SS1, PSB3_TS_SPSYNC,\n\t\tPSB2_SIOF0_SS2, PSB2_SIM_RST,\n\t\tPSB1_SIUMCKA, PSB1_SIOF1_MCK,\n\t\tPSB0_SIUAOSLD, PSB0_SIOF1_TXD ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PSELC\", 0xa4050152, 16,\n\t\t\t     GROUP(1, 1, 1, 1, 1, -10, 1),\n\t\t\t     GROUP(\n\t\tPSC15_SIUAISLD, PSC15_SIOF1_RXD,\n\t\tPSC14_SIUAOBT, PSC14_SIOF1_SCK,\n\t\tPSC13_SIUAOLR, PSC13_SIOF1_SYNC,\n\t\tPSC12_SIUAIBT, PSC12_SIOF1_SS1,\n\t\tPSC11_SIUAILR, PSC11_SIOF1_SS2,\n\t\t \n\t\tPSC0_NAF, PSC0_VIO ))\n\t},\n\t{ PINMUX_CFG_REG(\"PSELD\", 0xa4050154, 16, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\tPSD13_VIO, PSD13_SCIF2,\n\t\tPSD12_VIO, PSD12_SCIF1,\n\t\tPSD11_VIO, PSD11_SCIF1,\n\t\tPSD10_VIO_D0, PSD10_LCDLCLK,\n\t\tPSD9_SIOMCK_SIUMCKB, PSD9_SIUFCKB,\n\t\tPSD8_SCIF0_SCK, PSD8_TPUTO,\n\t\tPSD7_SCIF0_RTS, PSD7_SIUAOSPD,\n\t\tPSD6_SCIF0_CTS, PSD6_SIUAISPD,\n\t\tPSD5_CS6B_CE1B, PSD5_LCDCS2,\n\t\t0, 0,\n\t\tPSD3_LCDVEPWC_LCDVCPWC, PSD3_LCDVEPWC2_LCDVCPWC2,\n\t\tPSD2_LCDDON, PSD2_LCDDON2,\n\t\t0, 0,\n\t\tPSD0_LCDD19_LCDD0, PSD0_DV ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PSELE\", 0xa4050156, 16,\n\t\t\t     GROUP(1, 1, 1, 1, 1, -7, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\tPSE15_SIOF0_MCK_IRQ3, PSE15_SIM_D,\n\t\tPSE14_SIOF0_TXD_IRDA_OUT, PSE14_SIM_CLK,\n\t\tPSE13_SIOF0_RXD_IRDA_IN, PSE13_TS_SDAT,\n\t\tPSE12_LCDVSYN2, PSE12_DACK,\n\t\tPSE11_SIUMCKA_SIOF1_MCK, PSE11_SIUFCKA,\n\t\t \n\t\tPSE3_FLCTL, PSE3_VIO,\n\t\tPSE2_NAF2, PSE2_VIO_D10,\n\t\tPSE1_NAF1, PSE1_VIO_D9,\n\t\tPSE0_NAF0, PSE0_VIO_D8 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"HIZCRA\", 0xa4050158, 16,\n\t\t\t     GROUP(-1, 1, -3, 1, 1, 1, 1, 1, -6),\n\t\t\t     GROUP(\n\t\t \n\t\tHIZA14_KEYSC, HIZA14_HIZ,\n\t\t \n\t\tHIZA10_NAF, HIZA10_HIZ,\n\t\tHIZA9_VIO, HIZA9_HIZ,\n\t\tHIZA8_LCDC, HIZA8_HIZ,\n\t\tHIZA7_LCDC, HIZA7_HIZ,\n\t\tHIZA6_LCDC, HIZA6_HIZ,\n\t\t  ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"HIZCRB\", 0xa405015a, 16,\n\t\t\t     GROUP(-11, 1, -2, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tHIZB4_SIUA, HIZB4_HIZ,\n\t\t \n\t\tHIZB1_VIO, HIZB1_HIZ,\n\t\tHIZB0_VIO, HIZB0_HIZ ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"HIZCRC\", 0xa405015c, 16,\n\t\t\t     GROUP(1, 1, 1, 1, 1, 1, 1, 1, -8),\n\t\t\t     GROUP(\n\t\tHIZC15_IRQ7, HIZC15_HIZ,\n\t\tHIZC14_IRQ6, HIZC14_HIZ,\n\t\tHIZC13_IRQ5, HIZC13_HIZ,\n\t\tHIZC12_IRQ4, HIZC12_HIZ,\n\t\tHIZC11_IRQ3, HIZC11_HIZ,\n\t\tHIZC10_IRQ2, HIZC10_HIZ,\n\t\tHIZC9_IRQ1, HIZC9_HIZ,\n\t\tHIZC8_IRQ0, HIZC8_HIZ,\n\t\t  ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MSELCRB\", 0xa4050182, 16,\n\t\t\t     GROUP(-6, 1, 1, -8),\n\t\t\t     GROUP(\n\t\t \n\t\tMSELB9_VIO, MSELB9_VIO2,\n\t\tMSELB8_RGB, MSELB8_SYS,\n\t\t  ))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_data_reg pinmux_data_regs[] = {\n\t{ PINMUX_DATA_REG(\"PADR\", 0xa4050120, 8, GROUP(\n\t\tPTA7_DATA, PTA6_DATA, PTA5_DATA, PTA4_DATA,\n\t\tPTA3_DATA, PTA2_DATA, PTA1_DATA, PTA0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PBDR\", 0xa4050122, 8, GROUP(\n\t\tPTB7_DATA, PTB6_DATA, PTB5_DATA, PTB4_DATA,\n\t\tPTB3_DATA, PTB2_DATA, PTB1_DATA, PTB0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PCDR\", 0xa4050124, 8, GROUP(\n\t\tPTC7_DATA, 0, PTC5_DATA, PTC4_DATA,\n\t\tPTC3_DATA, PTC2_DATA, 0, PTC0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PDDR\", 0xa4050126, 8, GROUP(\n\t\tPTD7_DATA, PTD6_DATA, PTD5_DATA, PTD4_DATA,\n\t\tPTD3_DATA, PTD2_DATA, PTD1_DATA, PTD0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PEDR\", 0xa4050128, 8, GROUP(\n\t\tPTE7_DATA, PTE6_DATA, PTE5_DATA, PTE4_DATA,\n\t\t0, 0, PTE1_DATA, PTE0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PFDR\", 0xa405012a, 8, GROUP(\n\t\t0, PTF6_DATA, PTF5_DATA, PTF4_DATA,\n\t\tPTF3_DATA, PTF2_DATA, PTF1_DATA, PTF0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PGDR\", 0xa405012c, 8, GROUP(\n\t\t0, 0, 0, PTG4_DATA,\n\t\tPTG3_DATA, PTG2_DATA, PTG1_DATA, PTG0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PHDR\", 0xa405012e, 8, GROUP(\n\t\tPTH7_DATA, PTH6_DATA, PTH5_DATA, PTH4_DATA,\n\t\tPTH3_DATA, PTH2_DATA, PTH1_DATA, PTH0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PJDR\", 0xa4050130, 8, GROUP(\n\t\tPTJ7_DATA, PTJ6_DATA, PTJ5_DATA, 0,\n\t\t0, 0, PTJ1_DATA, PTJ0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PKDR\", 0xa4050132, 8, GROUP(\n\t\t0, PTK6_DATA, PTK5_DATA, PTK4_DATA,\n\t\tPTK3_DATA, PTK2_DATA, PTK1_DATA, PTK0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PLDR\", 0xa4050134, 8, GROUP(\n\t\tPTL7_DATA, PTL6_DATA, PTL5_DATA, PTL4_DATA,\n\t\tPTL3_DATA, PTL2_DATA, PTL1_DATA, PTL0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PMDR\", 0xa4050136, 8, GROUP(\n\t\tPTM7_DATA, PTM6_DATA, PTM5_DATA, PTM4_DATA,\n\t\tPTM3_DATA, PTM2_DATA, PTM1_DATA, PTM0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PNDR\", 0xa4050138, 8, GROUP(\n\t\tPTN7_DATA, PTN6_DATA, PTN5_DATA, PTN4_DATA,\n\t\tPTN3_DATA, PTN2_DATA, PTN1_DATA, PTN0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PQDR\", 0xa405013a, 8, GROUP(\n\t\t0, PTQ6_DATA, PTQ5_DATA, PTQ4_DATA,\n\t\tPTQ3_DATA, PTQ2_DATA, PTQ1_DATA, PTQ0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PRDR\", 0xa405013c, 8, GROUP(\n\t\t0, 0, 0, PTR4_DATA,\n\t\tPTR3_DATA, PTR2_DATA, PTR1_DATA, PTR0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PSDR\", 0xa405013e, 8, GROUP(\n\t\t0, 0, 0, PTS4_DATA,\n\t\tPTS3_DATA, PTS2_DATA, PTS1_DATA, PTS0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PTDR\", 0xa4050160, 8, GROUP(\n\t\t0, 0, 0, PTT4_DATA,\n\t\tPTT3_DATA, PTT2_DATA, PTT1_DATA, PTT0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PUDR\", 0xa4050162, 8, GROUP(\n\t\t0, 0, 0, PTU4_DATA,\n\t\tPTU3_DATA, PTU2_DATA, PTU1_DATA, PTU0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PVDR\", 0xa4050164, 8, GROUP(\n\t\t0, 0, 0, PTV4_DATA,\n\t\tPTV3_DATA, PTV2_DATA, PTV1_DATA, PTV0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PWDR\", 0xa4050166, 8, GROUP(\n\t\t0, PTW6_DATA, PTW5_DATA, PTW4_DATA,\n\t\tPTW3_DATA, PTW2_DATA, PTW1_DATA, PTW0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PXDR\", 0xa4050168, 8, GROUP(\n\t\t0, PTX6_DATA, PTX5_DATA, PTX4_DATA,\n\t\tPTX3_DATA, PTX2_DATA, PTX1_DATA, PTX0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PYDR\", 0xa405016a, 8, GROUP(\n\t\t0, PTY6_DATA, PTY5_DATA, PTY4_DATA,\n\t\tPTY3_DATA, PTY2_DATA, PTY1_DATA, PTY0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PZDR\", 0xa405016c, 8, GROUP(\n\t\t0, 0, PTZ5_DATA, PTZ4_DATA,\n\t\tPTZ3_DATA, PTZ2_DATA, PTZ1_DATA, PTZ0_DATA ))\n\t},\n\t{   }\n};\n\nconst struct sh_pfc_soc_info sh7722_pinmux_info = {\n\t.name = \"sh7722_pfc\",\n\t.input = { PINMUX_INPUT_BEGIN, PINMUX_INPUT_END },\n\t.output = { PINMUX_OUTPUT_BEGIN, PINMUX_OUTPUT_END },\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.func_gpios = pinmux_func_gpios,\n\t.nr_func_gpios = ARRAY_SIZE(pinmux_func_gpios),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.data_regs = pinmux_data_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}