<stg><name>Mem_Patch_Gen</name>


<trans_list>

<trans id="180" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="7" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207_1" val="0"/>
<literal name="cmp_i_i121205" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="8" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207_1" val="0"/>
<literal name="cmp_i_i121205" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="8" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="17" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
<literal name="cmp_i_i121205" val="1"/>
<literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="18" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
<literal name="cmp_i_i121205" val="0"/>
<literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="18" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="27" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="28" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph274:0 %pny = alloca i32 1

]]></Node>
<StgValue><ssdm name="pny"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="24" op_0_bw="32">
<![CDATA[
.lr.ph274:1 %indvar_flatten27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten27"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph274:2 %rd_ptr1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rd_ptr1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph274:3 %rd_ptr2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rd_ptr2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph274:7 %layer1_reg_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer1_reg

]]></Node>
<StgValue><ssdm name="layer1_reg_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph274:8 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %layer1_reg_c31, i32 %layer1_reg_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph274:10 %ctrl2_reg_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %ctrl2_reg

]]></Node>
<StgValue><ssdm name="ctrl2_reg_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph274:11 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl2_reg_c26, i32 %ctrl2_reg_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph274:13 %ctrl1_reg_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %ctrl1_reg

]]></Node>
<StgValue><ssdm name="ctrl1_reg_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph274:14 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl1_reg_c21, i32 %ctrl1_reg_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="64">
<![CDATA[
.lr.ph274:17 %burst_buffer1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="burst_buffer1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="128" op_0_bw="64">
<![CDATA[
.lr.ph274:18 %burst_buffer2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="burst_buffer2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="32">
<![CDATA[
.lr.ph274:19 %empty = trunc i32 %layer1_reg_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph274:20 %empty_177 = trunc i32 %ctrl2_reg_read

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph274:23 %p_cast6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %ctrl1_reg_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph274:25 %p_cast3_cast = zext i8 %p_cast6

]]></Node>
<StgValue><ssdm name="p_cast3_cast"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph274:42 %bound = mul i16 %p_cast3_cast, i16 %p_cast3_cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="8">
<![CDATA[
.lr.ph274:43 %cast2 = zext i8 %empty_177

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph274:44 %cast3 = zext i16 %bound

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.lr.ph274:45 %bound4 = mul i24 %cast2, i24 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph274:46 %cast22 = zext i16 %empty

]]></Node>
<StgValue><ssdm name="cast22"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.lr.ph274:47 %bound24 = mul i24 %cast22, i24 %cast2

]]></Node>
<StgValue><ssdm name="bound24"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph274:49 %store_ln192 = store i32 0, i32 %rd_ptr2

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph274:50 %store_ln192 = store i32 0, i32 %rd_ptr1

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.lr.ph274:51 %store_ln192 = store i24 0, i24 %indvar_flatten27

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph274:52 %store_ln192 = store i8 0, i8 %pny

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="55" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.lr.ph274:45 %bound4 = mul i24 %cast2, i24 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.lr.ph274:47 %bound24 = mul i24 %cast22, i24 %cast2

]]></Node>
<StgValue><ssdm name="bound24"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.lr.ph274:45 %bound4 = mul i24 %cast2, i24 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.lr.ph274:47 %bound24 = mul i24 %cast22, i24 %cast2

]]></Node>
<StgValue><ssdm name="bound24"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph274:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_reg_c31, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph274:5 %in2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in2

]]></Node>
<StgValue><ssdm name="in2_read"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph274:6 %in1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in1

]]></Node>
<StgValue><ssdm name="in1_read"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph274:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl2_reg_c26, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph274:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_reg_c21, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph274:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_ifmap_patch_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph274:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_30, i32 0, i32 0, void @empty_27, i32 0, i32 1024, void @empty_36, void @empty_26, void @empty_27, i32 16, i32 16, i32 16, i32 16, void @empty_27, void @empty_27

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="8">
<![CDATA[
.lr.ph274:21 %ctrl2_reg_load_cast_cast = zext i8 %empty_177

]]></Node>
<StgValue><ssdm name="ctrl2_reg_load_cast_cast"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.lr.ph274:22 %sub_i_i = add i9 %ctrl2_reg_load_cast_cast, i9 511

]]></Node>
<StgValue><ssdm name="sub_i_i"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="8">
<![CDATA[
.lr.ph274:24 %p_cast20_cast = zext i8 %p_cast6

]]></Node>
<StgValue><ssdm name="p_cast20_cast"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph274:26 %layer2_reg_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer2_reg

]]></Node>
<StgValue><ssdm name="layer2_reg_read"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph274:27 %p_cast = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %layer2_reg_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="16">
<![CDATA[
.lr.ph274:28 %p_cast_cast = zext i16 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph274:29 %cmp_i_i121205 = icmp_ne  i16 %p_cast, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i_i121205"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph274:30 %add_ln207 = add i17 %p_cast_cast, i17 131071

]]></Node>
<StgValue><ssdm name="add_ln207"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph274:31 %trunc_ln = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln207, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="29" op_0_bw="14">
<![CDATA[
.lr.ph274:32 %sext_ln210_2 = sext i14 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln210_2"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="30" op_0_bw="29">
<![CDATA[
.lr.ph274:33 %zext_ln210 = zext i29 %sext_ln210_2

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph274:34 %add_ln210 = add i30 %zext_ln210, i30 1

]]></Node>
<StgValue><ssdm name="add_ln210"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="30">
<![CDATA[
.lr.ph274:35 %zext_ln207 = zext i30 %add_ln210

]]></Node>
<StgValue><ssdm name="zext_ln207"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="61" op_0_bw="14">
<![CDATA[
.lr.ph274:36 %sext_ln207 = sext i14 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln207"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="62" op_0_bw="61">
<![CDATA[
.lr.ph274:37 %zext_ln207_1 = zext i61 %sext_ln207

]]></Node>
<StgValue><ssdm name="zext_ln207_1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="14">
<![CDATA[
.lr.ph274:38 %sext_ln207_1 = sext i14 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln207_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.lr.ph274:39 %add_ln207_1 = add i62 %zext_ln207_1, i62 1

]]></Node>
<StgValue><ssdm name="add_ln207_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph274:40 %add_ln210_2 = add i15 %sext_ln207_1, i15 1

]]></Node>
<StgValue><ssdm name="add_ln210_2"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="15">
<![CDATA[
.lr.ph274:41 %sext_ln192 = sext i15 %add_ln210_2

]]></Node>
<StgValue><ssdm name="sext_ln192"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.lr.ph274:45 %bound4 = mul i24 %cast2, i24 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.lr.ph274:47 %bound24 = mul i24 %cast22, i24 %cast2

]]></Node>
<StgValue><ssdm name="bound24"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph274:48 %icmp_ln1057 = icmp_eq  i8 %p_cast6, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1057"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph274:53 %br_ln192 = br void

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten27_load = load i24 %indvar_flatten27

]]></Node>
<StgValue><ssdm name="indvar_flatten27_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1 %icmp_ln1057_12 = icmp_eq  i24 %indvar_flatten27_load, i24 %bound24

]]></Node>
<StgValue><ssdm name="icmp_ln1057_12"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:2 %add_ln1057 = add i24 %indvar_flatten27_load, i24 1

]]></Node>
<StgValue><ssdm name="add_ln1057"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln1057 = br i1 %icmp_ln1057_12, void %._crit_edge262.loopexit, void %._crit_edge275.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1057"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge262.loopexit:0 %pny_load = load i8 %pny

]]></Node>
<StgValue><ssdm name="pny_load"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge262.loopexit:3 %icmp_ln1057_13 = icmp_eq  i8 %pny_load, i8 %empty_177

]]></Node>
<StgValue><ssdm name="icmp_ln1057_13"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge262.loopexit:4 %select_ln188 = select i1 %icmp_ln1057_13, i8 0, i8 %pny_load

]]></Node>
<StgValue><ssdm name="select_ln188"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge262.loopexit:7 %zext_ln1057 = zext i8 %select_ln188

]]></Node>
<StgValue><ssdm name="zext_ln1057"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge262.loopexit:8 %icmp_ln1057_14 = icmp_slt  i9 %zext_ln1057, i9 %sub_i_i

]]></Node>
<StgValue><ssdm name="icmp_ln1057_14"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0">
<![CDATA[
._crit_edge275.loopexit:0 %ret_ln254 = ret

]]></Node>
<StgValue><ssdm name="ret_ln254"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge262.loopexit:5 %zext_ln188 = zext i8 %select_ln188

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge262.loopexit:9 %mul_ln205 = mul i16 %zext_ln188, i16 %p_cast3_cast

]]></Node>
<StgValue><ssdm name="mul_ln205"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge262.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_192_1_VITIS_LOOP_195_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge262.loopexit:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 48, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge262.loopexit:6 %specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln188"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge262.loopexit:10 %zext_ln205 = zext i16 %mul_ln205

]]></Node>
<StgValue><ssdm name="zext_ln205"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge262.loopexit:11 %chunk_size = sub i17 %p_cast_cast, i17 %zext_ln205

]]></Node>
<StgValue><ssdm name="chunk_size"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge262.loopexit:12 %chunk_size_1 = select i1 %icmp_ln1057_14, i17 %p_cast20_cast, i17 %chunk_size

]]></Node>
<StgValue><ssdm name="chunk_size_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge262.loopexit:13 %icmp_ln207 = icmp_sgt  i17 %chunk_size_1, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge262.loopexit:14 %br_ln207 = br i1 %icmp_ln207, void %._crit_edge227, void %.lr.ph212

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="17">
<![CDATA[
.lr.ph212:0 %trunc_ln207 = trunc i17 %chunk_size_1

]]></Node>
<StgValue><ssdm name="trunc_ln207"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph212:1 %br_ln207 = br void

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %lsy = phi i16 %add_ln207_3, void %._crit_edge, i16 0, void %.lr.ph212

]]></Node>
<StgValue><ssdm name="lsy"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %icmp_ln207_1 = icmp_eq  i16 %lsy, i16 %trunc_ln207

]]></Node>
<StgValue><ssdm name="icmp_ln207_1"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 14, i64 7

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3 %add_ln207_3 = add i16 %lsy, i16 1

]]></Node>
<StgValue><ssdm name="add_ln207_3"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln207 = br i1 %icmp_ln207_1, void %.split7, void %._crit_edge213.preheader

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="16">
<![CDATA[
.split7:0 %trunc_ln214 = trunc i16 %lsy

]]></Node>
<StgValue><ssdm name="trunc_ln214"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.split7:1 %tmp_13_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln214, i5 0

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:2 %specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln188"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split7:3 %br_ln210 = br i1 %cmp_i_i121205, void %._crit_edge, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207_1" val="0"/>
<literal name="cmp_i_i121205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph:0 %rd_ptr1_load = load i32 %rd_ptr1

]]></Node>
<StgValue><ssdm name="rd_ptr1_load"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207_1" val="0"/>
<literal name="cmp_i_i121205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
.lr.ph:1 %shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %rd_ptr1_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207_1" val="0"/>
<literal name="cmp_i_i121205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="36">
<![CDATA[
.lr.ph:2 %sext_ln210 = sext i36 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln210"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207_1" val="0"/>
<literal name="cmp_i_i121205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:3 %add_ln210_1 = add i64 %sext_ln210, i64 %in1_read

]]></Node>
<StgValue><ssdm name="add_ln210_1"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207_1" val="0"/>
<literal name="cmp_i_i121205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:4 %trunc_ln7 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln210_1, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207_1" val="0"/>
<literal name="cmp_i_i121205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:9 %add_ln207_2 = add i32 %rd_ptr1_load, i32 %zext_ln207

]]></Node>
<StgValue><ssdm name="add_ln207_2"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207_1" val="0"/>
<literal name="cmp_i_i121205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph:10 %store_ln207 = store i32 %add_ln207_2, i32 %rd_ptr1

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge213.preheader:0 %br_ln217 = br void %._crit_edge213

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="60">
<![CDATA[
.lr.ph:5 %sext_ln210_1 = sext i60 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln210_1"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
.lr.ph:6 %gmem_addr = getelementptr i128 %gmem, i64 %sext_ln210_1

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:7 %empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %sext_ln192

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="131" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:7 %empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %sext_ln192

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="132" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:7 %empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %sext_ln192

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="133" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:7 %empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %sext_ln192

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="134" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:7 %empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %sext_ln192

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="135" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:7 %empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %sext_ln192

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="136" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:7 %empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %sext_ln192

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="137" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="60" op_3_bw="62" op_4_bw="11" op_5_bw="128" op_6_bw="0">
<![CDATA[
.lr.ph:8 %call_ln210 = call void @Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4, i128 %gmem, i60 %trunc_ln7, i62 %add_ln207_1, i11 %tmp_13_cast, i128 %burst_buffer1

]]></Node>
<StgValue><ssdm name="call_ln210"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="138" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i121205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="60" op_3_bw="62" op_4_bw="11" op_5_bw="128" op_6_bw="0">
<![CDATA[
.lr.ph:8 %call_ln210 = call void @Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4, i128 %gmem, i60 %trunc_ln7, i62 %add_ln207_1, i11 %tmp_13_cast, i128 %burst_buffer1

]]></Node>
<StgValue><ssdm name="call_ln210"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i121205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:11 %br_ln207 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="141" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
._crit_edge213:0 %lsy_1 = phi i16 %add_ln217_1, void %._crit_edge220, i16 0, void %._crit_edge213.preheader

]]></Node>
<StgValue><ssdm name="lsy_1"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge213:1 %icmp_ln217 = icmp_eq  i16 %lsy_1, i16 %trunc_ln207

]]></Node>
<StgValue><ssdm name="icmp_ln217"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge213:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 14, i64 7

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge213:3 %add_ln217_1 = add i16 %lsy_1, i16 1

]]></Node>
<StgValue><ssdm name="add_ln217_1"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge213:4 %br_ln217 = br i1 %icmp_ln217, void %.split11, void %._crit_edge227.loopexit

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
<literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="16">
<![CDATA[
.split11:0 %trunc_ln224 = trunc i16 %lsy_1

]]></Node>
<StgValue><ssdm name="trunc_ln224"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
<literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.split11:1 %tmp_14_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln224, i5 0

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
<literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:2 %specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln188"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
<literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split11:3 %br_ln220 = br i1 %cmp_i_i121205, void %._crit_edge220, void %.lr.ph219

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
<literal name="cmp_i_i121205" val="1"/>
<literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph219:0 %rd_ptr2_load = load i32 %rd_ptr2

]]></Node>
<StgValue><ssdm name="rd_ptr2_load"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
<literal name="cmp_i_i121205" val="1"/>
<literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
.lr.ph219:1 %shl_ln1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %rd_ptr2_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
<literal name="cmp_i_i121205" val="1"/>
<literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="36">
<![CDATA[
.lr.ph219:2 %sext_ln220 = sext i36 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln220"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
<literal name="cmp_i_i121205" val="1"/>
<literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph219:3 %add_ln220 = add i64 %sext_ln220, i64 %in2_read

]]></Node>
<StgValue><ssdm name="add_ln220"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
<literal name="cmp_i_i121205" val="1"/>
<literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph219:4 %trunc_ln8 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln220, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
<literal name="cmp_i_i121205" val="1"/>
<literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph219:9 %add_ln217 = add i32 %rd_ptr2_load, i32 %zext_ln207

]]></Node>
<StgValue><ssdm name="add_ln217"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
<literal name="cmp_i_i121205" val="1"/>
<literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph219:10 %store_ln217 = store i32 %add_ln217, i32 %rd_ptr2

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
<literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge227.loopexit:0 %br_ln0 = br void %._crit_edge227

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge227:0 %ult = icmp_ult  i16 %mul_ln205, i16 %p_cast

]]></Node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge227:1 %rev77 = xor i1 %ult, i1 1

]]></Node>
<StgValue><ssdm name="rev77"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge227:2 %empty_180 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="24" op_4_bw="16" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="128" op_10_bw="128" op_11_bw="32" op_12_bw="0">
<![CDATA[
._crit_edge227:3 %call_ln205 = call void @Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9, i16 %mul_ln205, i16 %p_cast, i24 %bound4, i16 %bound, i8 %p_cast6, i1 %rev77, i8 %p_cast6, i1 %icmp_ln1057, i128 %burst_buffer1, i128 %burst_buffer2, i32 %c_ifmap_patch_st

]]></Node>
<StgValue><ssdm name="call_ln205"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge227:4 %pny_6 = add i8 %select_ln188, i8 1

]]></Node>
<StgValue><ssdm name="pny_6"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge227:5 %store_ln1057 = store i24 %add_ln1057, i24 %indvar_flatten27

]]></Node>
<StgValue><ssdm name="store_ln1057"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge227:6 %store_ln195 = store i8 %pny_6, i8 %pny

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="60">
<![CDATA[
.lr.ph219:5 %sext_ln220_1 = sext i60 %trunc_ln8

]]></Node>
<StgValue><ssdm name="sext_ln220_1"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
.lr.ph219:6 %gmem_addr_1 = getelementptr i128 %gmem, i64 %sext_ln220_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph219:7 %empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %sext_ln192

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="168" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph219:7 %empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %sext_ln192

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="169" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph219:7 %empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %sext_ln192

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="170" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph219:7 %empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %sext_ln192

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="171" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph219:7 %empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %sext_ln192

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="172" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph219:7 %empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %sext_ln192

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="173" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph219:7 %empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %sext_ln192

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="174" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="60" op_3_bw="62" op_4_bw="11" op_5_bw="128" op_6_bw="0">
<![CDATA[
.lr.ph219:8 %call_ln220 = call void @Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6, i128 %gmem, i60 %trunc_ln8, i62 %add_ln207_1, i11 %tmp_14_cast, i128 %burst_buffer2

]]></Node>
<StgValue><ssdm name="call_ln220"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="175" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i121205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="60" op_3_bw="62" op_4_bw="11" op_5_bw="128" op_6_bw="0">
<![CDATA[
.lr.ph219:8 %call_ln220 = call void @Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6, i128 %gmem, i60 %trunc_ln8, i62 %add_ln207_1, i11 %tmp_14_cast, i128 %burst_buffer2

]]></Node>
<StgValue><ssdm name="call_ln220"/></StgValue>
</operation>

<operation id="176" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i121205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph219:11 %br_ln217 = br void %._crit_edge220

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="177" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge220:0 %br_ln0 = br void %._crit_edge213

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="178" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="24" op_4_bw="16" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="128" op_10_bw="128" op_11_bw="32" op_12_bw="0">
<![CDATA[
._crit_edge227:3 %call_ln205 = call void @Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9, i16 %mul_ln205, i16 %p_cast, i24 %bound4, i16 %bound, i8 %p_cast6, i1 %rev77, i8 %p_cast6, i1 %icmp_ln1057, i128 %burst_buffer1, i128 %burst_buffer2, i32 %c_ifmap_patch_st

]]></Node>
<StgValue><ssdm name="call_ln205"/></StgValue>
</operation>

<operation id="179" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge227:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
