

================================================================
== Vivado HLS Report for 'fft_top'
================================================================
* Date:           Sat Aug  1 17:12:54 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        deblur_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4721|  4721|  4721|  4721|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+------------------------+------+------+------+------+---------+
        |                                  |                        |   Latency   |   Interval  | Pipeline|
        |             Instance             |         Module         |  min |  max |  min |  max |   Type  |
        +----------------------------------+------------------------+------+------+------+------+---------+
        |grp_dummy_proc_middle_1394_fu_75  |dummy_proc_middle_1394  |  3585|  3585|  3585|  3585|   none  |
        |grp_dummy_proc_fe_1395_fu_85      |dummy_proc_fe_1395      |   257|   257|   257|   257|   none  |
        |grp_fft_config1_s_fu_96           |fft_config1_s           |   874|   874|   874|   874|   none  |
        +----------------------------------+------------------------+------+------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%direction_read = call i1 @_ssdm_op_Read.ap_hs.i1(i1 %direction)"   --->   Operation 7 'read' 'direction_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%fft_status1_data_V = alloca i8, align 1" [WienerDeblur.cpp:360]   --->   Operation 8 'alloca' 'fft_status1_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%fft_config1_data_V = alloca i16, align 2" [WienerDeblur.cpp:361]   --->   Operation 9 'alloca' 'fft_config1_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%fft_config1_data_V_1 = call fastcc i16 @dummy_proc_fe.1395(i1 %direction_read, i64* %in_r)"   --->   Operation 10 'call' 'fft_config1_data_V_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "%fft_config1_data_V_1 = call fastcc i16 @dummy_proc_fe.1395(i1 %direction_read, i64* %in_r)"   --->   Operation 11 'call' 'fft_config1_data_V_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %fft_config1_data_V, i16 %fft_config1_data_V_1)" [WienerDeblur.cpp:371]   --->   Operation 12 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 13 [2/2] (8.75ns)   --->   "call fastcc void @"fft<config1>"(i64* @xn1, i64* @xk1, i8* %fft_status1_data_V, i16* %fft_config1_data_V)"   --->   Operation 13 'call' <Predicate = true> <Delay = 8.75> <Core = "Vivado_FFT">   --->   Core 12 'Vivado_FFT' <Latency = 874> <II = 0> <Delay = 2.00> <IPBlock> <Opcode : > <InPorts = 2> <OutPorts = 1> <Async> <VivadoIP> <CReg>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 14 [1/2] (8.75ns)   --->   "call fastcc void @"fft<config1>"(i64* @xn1, i64* @xk1, i8* %fft_status1_data_V, i16* %fft_config1_data_V)"   --->   Operation 14 'call' <Predicate = true> <Delay = 8.75> <Core = "Vivado_FFT">   --->   Core 12 'Vivado_FFT' <Latency = 874> <II = 0> <Delay = 2.00> <IPBlock> <Opcode : > <InPorts = 2> <OutPorts = 1> <Async> <VivadoIP> <CReg>

State 5 <SV = 4> <Delay = 4.61>
ST_5 : Operation 15 [1/1] (3.63ns)   --->   "%fft_status1_data_V_r = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %fft_status1_data_V)" [WienerDeblur.cpp:377]   --->   Operation 15 'read' 'fft_status1_data_V_r' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 16 [2/2] (0.97ns)   --->   "call fastcc void @dummy_proc_middle.1394(i8 %fft_status1_data_V_r, i64* %out_r)" [WienerDeblur.cpp:377]   --->   Operation 16 'call' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %direction, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [WienerDeblur.cpp:351]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_r, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_r, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @xn1, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @xk1, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %fft_status1_data_V, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [WienerDeblur.cpp:368]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %fft_config1_data_V, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [WienerDeblur.cpp:368]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @dummy_proc_middle.1394(i8 %fft_status1_data_V_r, i64* %out_r)" [WienerDeblur.cpp:377]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @xk1305_str, i32 1, [1 x i8]* @p_str306, [1 x i8]* @p_str306, i32 256, i32 256, i64* @xk1, i64* @xk1)"   --->   Operation 25 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @xn1290_str, i32 1, [1 x i8]* @p_str291, [1 x i8]* @p_str291, i32 256, i32 256, i64* @xn1, i64* @xn1)"   --->   Operation 26 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [WienerDeblur.cpp:379]   --->   Operation 27 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ direction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xn1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ xk1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
direction_read       (read         ) [ 0010000]
fft_status1_data_V   (alloca       ) [ 0011111]
fft_config1_data_V   (alloca       ) [ 0011111]
fft_config1_data_V_1 (call         ) [ 0000000]
StgValue_12          (write        ) [ 0000000]
StgValue_14          (call         ) [ 0000000]
fft_status1_data_V_r (read         ) [ 0000001]
StgValue_17          (specinterface) [ 0000000]
StgValue_18          (specinterface) [ 0000000]
StgValue_19          (specinterface) [ 0000000]
StgValue_20          (specinterface) [ 0000000]
StgValue_21          (specinterface) [ 0000000]
StgValue_22          (specinterface) [ 0000000]
StgValue_23          (specinterface) [ 0000000]
StgValue_24          (call         ) [ 0000000]
empty                (specchannel  ) [ 0000000]
empty_71             (specchannel  ) [ 0000000]
StgValue_27          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="direction">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="direction"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xn1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xk1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_hs.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dummy_proc_fe.1395"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft<config1>"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dummy_proc_middle.1394"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk1305_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str306"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn1290_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str291"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="fft_status1_data_V_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fft_status1_data_V/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="fft_config1_data_V_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fft_config1_data_V/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="direction_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="direction_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="StgValue_12_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="1"/>
<pin id="67" dir="0" index="2" bw="16" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_12/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="fft_status1_data_V_r_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="4"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fft_status1_data_V_r/5 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_dummy_proc_middle_1394_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="8" slack="0"/>
<pin id="78" dir="0" index="2" bw="64" slack="0"/>
<pin id="79" dir="0" index="3" bw="64" slack="0"/>
<pin id="80" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_16/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_dummy_proc_fe_1395_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="64" slack="0"/>
<pin id="89" dir="0" index="3" bw="64" slack="0"/>
<pin id="90" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="fft_config1_data_V_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fft_config1_s_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="0" index="2" bw="64" slack="0"/>
<pin id="100" dir="0" index="3" bw="8" slack="2"/>
<pin id="101" dir="0" index="4" bw="16" slack="2"/>
<pin id="102" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_13/3 "/>
</bind>
</comp>

<comp id="106" class="1005" name="direction_read_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="direction_read "/>
</bind>
</comp>

<comp id="111" class="1005" name="fft_status1_data_V_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="2"/>
<pin id="113" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="fft_status1_data_V "/>
</bind>
</comp>

<comp id="117" class="1005" name="fft_config1_data_V_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="1"/>
<pin id="119" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fft_config1_data_V "/>
</bind>
</comp>

<comp id="123" class="1005" name="fft_status1_data_V_r_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="1"/>
<pin id="125" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fft_status1_data_V_r "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="82"><net_src comp="70" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="75" pin=3"/></net>

<net id="91"><net_src comp="85" pin="4"/><net_sink comp="64" pin=2"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="58" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="85" pin=3"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="58" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="114"><net_src comp="50" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="96" pin=3"/></net>

<net id="116"><net_src comp="111" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="120"><net_src comp="54" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="96" pin=4"/></net>

<net id="126"><net_src comp="70" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="75" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {5 6 }
	Port: xn1 | {1 2 }
 - Input state : 
	Port: fft_top : direction | {1 }
	Port: fft_top : in_r | {1 2 }
	Port: fft_top : xk1 | {5 6 }
  - Chain level:
	State 1
	State 2
		StgValue_12 : 1
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          | grp_dummy_proc_middle_1394_fu_75 |    0    |    4    |   1765  |   3648  |
|   call   |   grp_dummy_proc_fe_1395_fu_85   |    0    |    0    |    34   |    28   |
|          |      grp_fft_config1_s_fu_96     |    6    |    24   |  12481  |   9801  |
|----------|----------------------------------|---------|---------|---------|---------|
|   read   |     direction_read_read_fu_58    |    0    |    0    |    0    |    0    |
|          |  fft_status1_data_V_r_read_fu_70 |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   write  |      StgValue_12_write_fu_64     |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    6    |    28   |  14280  |  13477  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   direction_read_reg_106   |    1   |
| fft_config1_data_V_reg_117 |   16   |
|fft_status1_data_V_r_reg_123|    8   |
| fft_status1_data_V_reg_111 |    8   |
+----------------------------+--------+
|            Total           |   33   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_dummy_proc_middle_1394_fu_75 |  p1  |   2  |   8  |   16   ||    9    |
|   grp_dummy_proc_fe_1395_fu_85   |  p1  |   2  |   1  |    2   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   18   ||  3.538  ||    18   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    6   |   28   |    -   |  14280 |  13477 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   33   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   28   |    3   |  14313 |  13495 |
+-----------+--------+--------+--------+--------+--------+
