$date
	Tue Sep  9 22:37:37 2025
$end
$version
	QuestaSim Version 2021.1
$end
$timescale
	1ps
$end

$scope module ASYNC_FIFO_tb $end
$var parameter 32 ! data_width $end
$var parameter 32 " reading_clk_freq $end
$var parameter 32 # WRITING_clk_freq $end
$var parameter 0 $ reading_clk $end
$var parameter 0 % writing_clk $end
$var reg 1 & wclk $end
$var reg 1 ' wrst_n $end
$var reg 1 ( winc $end
$var reg 1 ) rclk $end
$var reg 1 * rrst_n $end
$var reg 1 + rinc $end
$var reg 8 , wr_data [7:0] $end
$var wire 1 - wfull $end
$var wire 1 . rempty $end
$var wire 1 / rd_data [7] $end
$var wire 1 0 rd_data [6] $end
$var wire 1 1 rd_data [5] $end
$var wire 1 2 rd_data [4] $end
$var wire 1 3 rd_data [3] $end
$var wire 1 4 rd_data [2] $end
$var wire 1 5 rd_data [1] $end
$var wire 1 6 rd_data [0] $end
$var integer 32 7 i $end
$var integer 32 8 j $end

$scope task reading $end
$var reg 8 9 data [7:0] $end
$upscope $end

$scope task writing $end
$var reg 8 : data [7:0] $end
$upscope $end

$scope task initialize_r $end
$upscope $end

$scope task initialize_w $end
$upscope $end

$scope task reset_r $end
$upscope $end

$scope task reset_w $end
$upscope $end

$scope module dut $end
$var parameter 32 ; data_width $end
$var parameter 32 < addr_size $end
$var wire 1 = wclk $end
$var wire 1 > wrst_n $end
$var wire 1 ? winc $end
$var wire 1 @ rclk $end
$var wire 1 A rrst_n $end
$var wire 1 B rinc $end
$var wire 1 C wr_data [7] $end
$var wire 1 D wr_data [6] $end
$var wire 1 E wr_data [5] $end
$var wire 1 F wr_data [4] $end
$var wire 1 G wr_data [3] $end
$var wire 1 H wr_data [2] $end
$var wire 1 I wr_data [1] $end
$var wire 1 J wr_data [0] $end
$var wire 1 - wfull $end
$var wire 1 . rempty $end
$var wire 1 / rd_data [7] $end
$var wire 1 0 rd_data [6] $end
$var wire 1 1 rd_data [5] $end
$var wire 1 2 rd_data [4] $end
$var wire 1 3 rd_data [3] $end
$var wire 1 4 rd_data [2] $end
$var wire 1 5 rd_data [1] $end
$var wire 1 6 rd_data [0] $end
$var wire 1 K w_gray_encoding [3] $end
$var wire 1 L w_gray_encoding [2] $end
$var wire 1 M w_gray_encoding [1] $end
$var wire 1 N w_gray_encoding [0] $end
$var wire 1 O r_gray_encoding [3] $end
$var wire 1 P r_gray_encoding [2] $end
$var wire 1 Q r_gray_encoding [1] $end
$var wire 1 R r_gray_encoding [0] $end
$var wire 1 S wq2_rptr [3] $end
$var wire 1 T wq2_rptr [2] $end
$var wire 1 U wq2_rptr [1] $end
$var wire 1 V wq2_rptr [0] $end
$var wire 1 W rq2_wptr [3] $end
$var wire 1 X rq2_wptr [2] $end
$var wire 1 Y rq2_wptr [1] $end
$var wire 1 Z rq2_wptr [0] $end
$var wire 1 [ raddr [2] $end
$var wire 1 \ raddr [1] $end
$var wire 1 ] raddr [0] $end
$var wire 1 ^ waddr [2] $end
$var wire 1 _ waddr [1] $end
$var wire 1 ` waddr [0] $end
$var wire 1 a wclken $end

$scope module sync_w2r $end
$var parameter 32 b fifo_width $end
$var parameter 32 c addr_size $end
$var wire 1 @ rclk $end
$var wire 1 A rrst_n $end
$var wire 1 B rinc $end
$var wire 1 W rq2_wptr [3] $end
$var wire 1 X rq2_wptr [2] $end
$var wire 1 Y rq2_wptr [1] $end
$var wire 1 Z rq2_wptr [0] $end
$var wire 1 [ raddr [2] $end
$var wire 1 \ raddr [1] $end
$var wire 1 ] raddr [0] $end
$var reg 1 d rempty $end
$var reg 4 e r_gray_encoding [3:0] $end
$var reg 4 f rd_pointer [3:0] $end
$upscope $end

$scope module sync_r2w $end
$var parameter 32 g fifo_width $end
$var parameter 32 h addr_size $end
$var wire 1 = wclk $end
$var wire 1 > wrst_n $end
$var wire 1 ? winc $end
$var wire 1 S wq2_rptr [3] $end
$var wire 1 T wq2_rptr [2] $end
$var wire 1 U wq2_rptr [1] $end
$var wire 1 V wq2_rptr [0] $end
$var wire 1 ^ waddr [2] $end
$var wire 1 _ waddr [1] $end
$var wire 1 ` waddr [0] $end
$var reg 1 i wfull $end
$var reg 4 j w_gray_encoding [3:0] $end
$var wire 1 a wclken $end
$var reg 4 k wr_pointer [3:0] $end
$upscope $end

$scope module fifo_mem_ctrl $end
$var parameter 32 l fifo_width $end
$var parameter 32 m addr_size $end
$var parameter 32 n fifo_depth $end
$var wire 1 = wclk $end
$var wire 1 > wrst_n $end
$var wire 1 C wr_data [7] $end
$var wire 1 D wr_data [6] $end
$var wire 1 E wr_data [5] $end
$var wire 1 F wr_data [4] $end
$var wire 1 G wr_data [3] $end
$var wire 1 H wr_data [2] $end
$var wire 1 I wr_data [1] $end
$var wire 1 J wr_data [0] $end
$var wire 1 a wclken $end
$var wire 1 [ raddr [2] $end
$var wire 1 \ raddr [1] $end
$var wire 1 ] raddr [0] $end
$var wire 1 ^ waddr [2] $end
$var wire 1 _ waddr [1] $end
$var wire 1 ` waddr [0] $end
$var reg 8 o rd_data [7:0] $end
$var integer 32 p i $end
$upscope $end

$scope module DF_SYNC_r $end
$var parameter 32 q fifo_width $end
$var parameter 32 r addr_size $end
$var wire 1 @ clk $end
$var wire 1 A rst $end
$var wire 1 K in1 [3] $end
$var wire 1 L in1 [2] $end
$var wire 1 M in1 [1] $end
$var wire 1 N in1 [0] $end
$var reg 4 s out2 [3:0] $end
$var reg 4 t out1 [3:0] $end
$upscope $end

$scope module DF_SYNC_w $end
$var parameter 32 u fifo_width $end
$var parameter 32 v addr_size $end
$var wire 1 = clk $end
$var wire 1 > rst $end
$var wire 1 O in1 [3] $end
$var wire 1 P in1 [2] $end
$var wire 1 Q in1 [1] $end
$var wire 1 R in1 [0] $end
$var reg 4 w out2 [3:0] $end
$var reg 4 x out1 [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
1'
0(
0)
1*
0+
b0 ,
xd
bx e
bx f
xi
bx j
bx k
bx o
bx s
bx t
bx w
bx x
bx 9
bx :
b1000 !
b10011000100101101000000000 "
b101111101011110000100000000 #
b1000 ;
b11 <
b1000 b
b11 c
b1000 g
b11 h
b1000 l
b11 m
b1000 n
b1000 q
b11 r
b1000 u
b11 v
r1.25e-08 $
r5e-09 %
bx p
bx 7
bx 8
x-
x.
x6
x5
x4
x3
x2
x1
x0
x/
xN
xM
xL
xK
xR
xQ
xP
xO
xV
xU
xT
xS
xZ
xY
xX
xW
x]
x\
x[
x`
x_
x^
0a
0J
0I
0H
0G
0F
0E
0D
0C
0B
1A
0@
0?
1>
0=
$end
#5000
1&
1=
#10000
0&
0=
#12500
1)
1@
#15000
1&
1=
#20000
0&
0=
0'
0>
b0 p
b1 p
b10 p
b11 p
b100 p
b101 p
b110 p
b111 p
b1000 p
b0 k
b0 j
b0 x
b0 w
0N
0M
0L
0K
0`
0_
0^
0V
0U
0T
0S
0i
0-
#25000
0)
1&
0@
1=
b0 p
b1 p
b10 p
b11 p
b100 p
b101 p
b110 p
b111 p
b1000 p
0*
0A
b0 f
b0 e
b0 t
b0 s
0R
0Q
0P
0O
0Z
0Y
0X
0W
0]
0\
0[
b0 o
1d
06
05
04
03
02
01
00
0/
1.
#30000
0&
0=
1'
1>
#35000
1&
1=
#37500
1)
1@
#40000
0&
0=
#45000
1&
1=
#50000
0)
0&
0@
0=
1*
b0 7
b1 :
1A
#55000
1&
1=
#60000
0&
0=
b1 ,
1J
#62500
1)
1@
#65000
1&
1=
#70000
0&
0=
1(
1?
1a
#75000
0)
1&
0@
1=
b0 8
b1 9
b1 k
1`
b1 o
16
#80000
0&
0=
0(
b1 7
b10 :
0?
0a
#85000
1&
1=
b1 j
1N
#87500
1)
1@
b1 t
#90000
0&
0=
b10 ,
0J
1I
#95000
1&
1=
#100000
0)
0&
0@
0=
1+
1(
1B
1?
1a
#105000
1&
1=
b10 k
0`
1_
#110000
0&
0=
0(
b10 7
b11 :
0?
0a
#112500
1)
1@
b1 s
1Z
0d
0.
#115000
1&
1=
b11 j
1M
#120000
0&
0=
b11 ,
1J
#125000
0)
1&
0@
1=
0+
b1 8
b10 9
0B
#130000
0&
0=
1(
1?
1a
#135000
1&
1=
b11 k
1`
#137500
1)
1@
b11 t
#140000
0&
0=
0(
b11 7
b100 :
0?
0a
#145000
1&
1=
b10 j
0N
#150000
0)
0&
0@
0=
1+
b100 ,
1B
0J
0I
1H
#155000
1&
1=
#160000
0&
0=
1(
1?
1a
#162500
1)
1@
b1 f
b10 t
b11 s
1Y
1]
b10 o
06
15
#165000
1&
1=
b100 k
0`
0_
1^
#170000
0&
0=
0(
b100 7
b101 :
0?
0a
#175000
0)
1&
0@
1=
0+
b10 8
b11 9
0B
b110 j
1L
#180000
0&
0=
b101 ,
1J
#185000
1&
1=
#187500
1)
1@
b110 t
b10 s
b1 e
1R
0Z
#190000
0&
0=
1(
1?
1a
#195000
1&
1=
b101 k
b1 x
1`
#200000
0)
0&
0@
0=
1+
0(
b101 7
b110 :
1B
0?
0a
#205000
1&
1=
b1 w
b111 j
1N
1V
#210000
0&
0=
b110 ,
0J
1I
#212500
1)
1@
b10 f
b111 t
b110 s
1X
0]
1\
b11 o
16
#215000
1&
1=
#220000
0&
0=
1(
1?
1a
#225000
0)
1&
0@
1=
0+
b11 8
b100 9
0B
b110 k
0`
1_
#230000
0&
0=
0(
b110 7
b111 :
0?
0a
#235000
1&
1=
b101 j
0M
#237500
1)
1@
b101 t
b111 s
b11 e
1Q
1Z
#240000
0&
0=
b111 ,
1J
#245000
1&
1=
b11 x
#250000
0)
0&
0@
0=
1+
1(
1B
1?
1a
#255000
1&
1=
b111 k
b11 w
1`
1U
#260000
0&
0=
0(
b111 7
b1000 :
0?
0a
#262500
1)
1@
b11 f
b101 s
0Y
1]
b100 o
06
05
14
#265000
1&
1=
b100 j
0N
#270000
0&
0=
b1000 ,
0J
0I
0H
1G
#275000
0)
1&
0@
1=
0+
b100 8
b101 9
0B
#280000
0&
0=
1(
1?
1a
#285000
1&
1=
b1000 k
0`
0_
0^
#287500
1)
1@
b100 t
b10 e
0R
#290000
0&
0=
0(
b1000 7
b1001 :
0?
0a
#295000
1&
1=
b10 x
b1100 j
1K
#300000
0)
0&
0@
0=
1+
b1001 ,
1B
1J
#305000
1&
1=
b10 w
0V
#310000
0&
0=
1(
1?
1a
#312500
1)
1@
b100 f
b1100 t
b100 s
0Z
0]
0\
1[
b101 o
16
#315000
1&
1=
b1001 k
1`
#320000
0&
0=
0(
b1001 7
b1010 :
0?
0a
#325000
0)
1&
0@
1=
0+
b101 8
b110 9
0B
b1101 j
1N
#330000
0&
0=
b1010 ,
0J
1I
#335000
1&
1=
#337500
1)
1@
b1101 t
b1100 s
b110 e
1P
1W
#340000
0&
0=
1(
1?
1a
#345000
1&
1=
b1010 k
b110