
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Krist/Documents/FPGA Projects/SimonSays-master/pa.fromNetlist.tcl}
# create_project -name SimonSays -dir "C:/Users/Krist/Documents/FPGA Projects/SimonSays-master/planAhead_run_4" -part xc3s50atq144-4
create_project: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 380.633 ; gain = 37.676
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Krist/Documents/FPGA Projects/SimonSays-master/phases.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Krist/Documents/FPGA Projects/SimonSays-master} }
# set_property target_constrs_file "simon.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Krist/Documents/FPGA Projects/SimonSays-master/simon.ucf' to fileset 'constrs_1'
# add_files [list {simon.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s50atq144-4
WARNING: [Common 17-175] Failed to make directory to contain cached edif files [C:/Users/Krist/Documents/FPGA Projects/SimonSays-master/planAhead_run_4/SimonSays.data/cache]
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design phases.ngc ...
WARNING:NetListWriters:298 - No output is written to phases.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcompar_state_cmp_lt0000_lut<13 : 1> on
   block phases is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file phases.edif ...
ngc2edif: Total memory usage is 110812 kilobytes

Parsing EDIF File [./.Xil/PlanAhead-14076-LAPTOP-O6VFEAQH/ngc2edif/phases.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-14076-LAPTOP-O6VFEAQH/ngc2edif/phases.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50a/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50a/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50a/tq144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50a/tq144/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
Parsing UCF File [C:/Users/Krist/Documents/FPGA Projects/SimonSays-master/simon.ucf]
Finished Parsing UCF File [C:/Users/Krist/Documents/FPGA Projects/SimonSays-master/simon.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 4eca4c56
link_design: Time (s): elapsed = 00:00:19 . Memory (MB): peak = 441.723 ; gain = 57.953
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Jul 11 17:08:29 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
