

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Wed Nov 10 01:06:25 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.552 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       61|       61| 0.610 us | 0.610 us |   61|   61|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       60|       60|         6|          -|          -|    10|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_last_V, float* %out_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read)"   --->   Operation 9 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%j3_0_i = phi i4 [ 0, %entry ], [ %j, %._crit_edge.i_ifconv ]"   --->   Operation 11 'phi' 'j3_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.30ns)   --->   "%icmp_ln37 = icmp eq i4 %j3_0_i, -6" [firmware/myproject_axi.cpp:37]   --->   Operation 12 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.73ns)   --->   "%j = add i4 %j3_0_i, 1" [firmware/myproject_axi.cpp:37]   --->   Operation 14 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %Loop_2_proc.exit, label %._crit_edge.i_ifconv" [firmware/myproject_axi.cpp:37]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.30ns)   --->   "%icmp_ln38 = icmp eq i4 %j3_0_i, -7" [firmware/myproject_axi.cpp:38]   --->   Operation 16 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln37)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.97ns)   --->   "%last = and i1 %icmp_ln38, %p_read_1" [firmware/myproject_axi.cpp:38]   --->   Operation 17 'and' 'last' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_V_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %tmp_data_V_0)" [firmware/myproject_axi.cpp:39]   --->   Operation 18 'read' 'tmp_data_V_0_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_V_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %tmp_data_V_1)" [firmware/myproject_axi.cpp:39]   --->   Operation 19 'read' 'tmp_data_V_1_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_V_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %tmp_data_V_2)" [firmware/myproject_axi.cpp:39]   --->   Operation 20 'read' 'tmp_data_V_2_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_V_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %tmp_data_V_3)" [firmware/myproject_axi.cpp:39]   --->   Operation 21 'read' 'tmp_data_V_3_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_V_4_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %tmp_data_V_4)" [firmware/myproject_axi.cpp:39]   --->   Operation 22 'read' 'tmp_data_V_4_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_V_5_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %tmp_data_V_5)" [firmware/myproject_axi.cpp:39]   --->   Operation 23 'read' 'tmp_data_V_5_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_V_6_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %tmp_data_V_6)" [firmware/myproject_axi.cpp:39]   --->   Operation 24 'read' 'tmp_data_V_6_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_V_7_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %tmp_data_V_7)" [firmware/myproject_axi.cpp:39]   --->   Operation 25 'read' 'tmp_data_V_7_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_V_8_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %tmp_data_V_8)" [firmware/myproject_axi.cpp:39]   --->   Operation 26 'read' 'tmp_data_V_8_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_V_9_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %tmp_data_V_9)" [firmware/myproject_axi.cpp:39]   --->   Operation 27 'read' 'tmp_data_V_9_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.63ns)   --->   "%tmp_V_3 = call i8 @_ssdm_op_Mux.ap_auto.10i8.i4(i8 %tmp_data_V_0_read, i8 %tmp_data_V_1_read, i8 %tmp_data_V_2_read, i8 %tmp_data_V_3_read, i8 %tmp_data_V_4_read, i8 %tmp_data_V_5_read, i8 %tmp_data_V_6_read, i8 %tmp_data_V_7_read, i8 %tmp_data_V_8_read, i8 %tmp_data_V_9_read, i4 %j3_0_i)" [firmware/myproject_axi.cpp:39]   --->   Operation 28 'mux' 'tmp_V_3' <Predicate = (!icmp_ln37)> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_V_3, i32 7)" [firmware/myproject_axi.cpp:39]   --->   Operation 29 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 30 'ret' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.56>
ST_3 : Operation 31 [1/1] (1.55ns)   --->   "%icmp_ln935 = icmp eq i8 %tmp_V_3, 0" [firmware/myproject_axi.cpp:39]   --->   Operation 31 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.91ns)   --->   "%tmp_V = sub i8 0, %tmp_V_3" [firmware/myproject_axi.cpp:39]   --->   Operation 32 'sub' 'tmp_V' <Predicate = (p_Result_6)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.24ns)   --->   "%tmp_V_4 = select i1 %p_Result_6, i8 %tmp_V, i8 %tmp_V_3" [firmware/myproject_axi.cpp:39]   --->   Operation 33 'select' 'tmp_V_4' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @llvm.part.select.i8(i8 %tmp_V_4, i32 7, i32 0) nounwind" [firmware/myproject_axi.cpp:39]   --->   Operation 34 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_7 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 -1, i8 %p_Result_s)" [firmware/myproject_axi.cpp:39]   --->   Operation 35 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_7, i1 true) nounwind" [firmware/myproject_axi.cpp:39]   --->   Operation 36 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [firmware/myproject_axi.cpp:39]   --->   Operation 37 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.55>
ST_4 : Operation 38 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 8, %l" [firmware/myproject_axi.cpp:39]   --->   Operation 38 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i8" [firmware/myproject_axi.cpp:39]   --->   Operation 39 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [firmware/myproject_axi.cpp:39]   --->   Operation 40 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [firmware/myproject_axi.cpp:39]   --->   Operation 41 'partselect' 'tmp' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp, 0" [firmware/myproject_axi.cpp:39]   --->   Operation 42 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i4" [firmware/myproject_axi.cpp:39]   --->   Operation 43 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.73ns)   --->   "%sub_ln947 = sub i4 1, %trunc_ln947" [firmware/myproject_axi.cpp:39]   --->   Operation 44 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i4 %sub_ln947 to i8" [firmware/myproject_axi.cpp:39]   --->   Operation 45 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i8 -1, %zext_ln947" [firmware/myproject_axi.cpp:39]   --->   Operation 46 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_4 = and i8 %tmp_V_4, %lshr_ln947" [firmware/myproject_axi.cpp:39]   --->   Operation 47 'and' 'p_Result_4' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i8 %p_Result_4, 0" [firmware/myproject_axi.cpp:39]   --->   Operation 48 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [firmware/myproject_axi.cpp:39]   --->   Operation 49 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [firmware/myproject_axi.cpp:39]   --->   Operation 50 'bitselect' 'tmp_102' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%xor_ln949 = xor i1 %tmp_102, true" [firmware/myproject_axi.cpp:39]   --->   Operation 51 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.91ns)   --->   "%add_ln949 = add i8 -24, %trunc_ln944" [firmware/myproject_axi.cpp:39]   --->   Operation 52 'add' 'add_ln949' <Predicate = (!icmp_ln935)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i8.i8(i8 %tmp_V_4, i8 %add_ln949)" [firmware/myproject_axi.cpp:39]   --->   Operation 53 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%and_ln949 = and i1 %p_Result_3, %xor_ln949" [firmware/myproject_axi.cpp:39]   --->   Operation 54 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%or_ln949 = or i1 %and_ln949, %a" [firmware/myproject_axi.cpp:39]   --->   Operation 55 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln_i = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [firmware/myproject_axi.cpp:39]   --->   Operation 56 'bitconcatenate' 'or_ln_i' <Predicate = (!icmp_ln935)> <Delay = 0.97>
ST_4 : Operation 57 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [firmware/myproject_axi.cpp:39]   --->   Operation 57 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i8 %tmp_V_4 to i64" [firmware/myproject_axi.cpp:39]   --->   Operation 58 'zext' 'm' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln957_1 = zext i8 %tmp_V_4 to i32" [firmware/myproject_axi.cpp:39]   --->   Operation 59 'zext' 'zext_ln957_1' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [firmware/myproject_axi.cpp:39]   --->   Operation 60 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [firmware/myproject_axi.cpp:39]   --->   Operation 61 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [firmware/myproject_axi.cpp:39]   --->   Operation 62 'zext' 'zext_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [firmware/myproject_axi.cpp:39]   --->   Operation 63 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958_1 = zext i32 %sub_ln958 to i64" [firmware/myproject_axi.cpp:39]   --->   Operation 64 'zext' 'zext_ln958_1' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [firmware/myproject_axi.cpp:39]   --->   Operation 65 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [firmware/myproject_axi.cpp:39]   --->   Operation 66 'select' 'm_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i32 %or_ln_i to i64" [firmware/myproject_axi.cpp:39]   --->   Operation 67 'zext' 'zext_ln961' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln961, %m_1" [firmware/myproject_axi.cpp:39]   --->   Operation 68 'add' 'm_2' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [firmware/myproject_axi.cpp:39]   --->   Operation 69 'partselect' 'm_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 25)" [firmware/myproject_axi.cpp:39]   --->   Operation 70 'bitselect' 'tmp_103' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.61>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [firmware/myproject_axi.cpp:39]   --->   Operation 71 'zext' 'm_6' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_103, i8 127, i8 126" [firmware/myproject_axi.cpp:39]   --->   Operation 72 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [firmware/myproject_axi.cpp:39]   --->   Operation 73 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 74 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [firmware/myproject_axi.cpp:39]   --->   Operation 74 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_429_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_6, i8 %add_ln964)" [firmware/myproject_axi.cpp:39]   --->   Operation 75 'bitconcatenate' 'tmp_429_i' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_8 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_6, i9 %tmp_429_i, i32 23, i32 31)" [firmware/myproject_axi.cpp:39]   --->   Operation 76 'partset' 'p_Result_8' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_8 to i32" [firmware/myproject_axi.cpp:39]   --->   Operation 77 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [firmware/myproject_axi.cpp:39]   --->   Operation 78 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [firmware/myproject_axi.cpp:39]   --->   Operation 79 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 80 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.floatP(i1* %out_last_V, float* %out_data, i1 %last, float %select_ln935)" [firmware/myproject_axi.h:23->firmware/myproject_axi.cpp:39]   --->   Operation 80 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 81 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.floatP(i1* %out_last_V, float* %out_data, i1 %last, float %select_ln935)" [firmware/myproject_axi.h:23->firmware/myproject_axi.cpp:39]   --->   Operation 81 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:37]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000000]
p_read_1          (read             ) [ 00111111]
br_ln0            (br               ) [ 01111111]
j3_0_i            (phi              ) [ 00100000]
icmp_ln37         (icmp             ) [ 00111111]
empty             (speclooptripcount) [ 00000000]
j                 (add              ) [ 01111111]
br_ln37           (br               ) [ 00000000]
icmp_ln38         (icmp             ) [ 00000000]
last              (and              ) [ 00011111]
tmp_data_V_0_read (read             ) [ 00000000]
tmp_data_V_1_read (read             ) [ 00000000]
tmp_data_V_2_read (read             ) [ 00000000]
tmp_data_V_3_read (read             ) [ 00000000]
tmp_data_V_4_read (read             ) [ 00000000]
tmp_data_V_5_read (read             ) [ 00000000]
tmp_data_V_6_read (read             ) [ 00000000]
tmp_data_V_7_read (read             ) [ 00000000]
tmp_data_V_8_read (read             ) [ 00000000]
tmp_data_V_9_read (read             ) [ 00000000]
tmp_V_3           (mux              ) [ 00010000]
p_Result_6        (bitselect        ) [ 00011110]
ret_ln0           (ret              ) [ 00000000]
icmp_ln935        (icmp             ) [ 00001110]
tmp_V             (sub              ) [ 00000000]
tmp_V_4           (select           ) [ 00001100]
p_Result_s        (partselect       ) [ 00000000]
p_Result_7        (bitconcatenate   ) [ 00000000]
l                 (cttz             ) [ 00001000]
trunc_ln943       (trunc            ) [ 00001110]
sub_ln944         (sub              ) [ 00000100]
trunc_ln944       (trunc            ) [ 00000000]
lsb_index         (add              ) [ 00000000]
tmp               (partselect       ) [ 00000000]
icmp_ln947        (icmp             ) [ 00000000]
trunc_ln947       (trunc            ) [ 00000000]
sub_ln947         (sub              ) [ 00000000]
zext_ln947        (zext             ) [ 00000000]
lshr_ln947        (lshr             ) [ 00000000]
p_Result_4        (and              ) [ 00000000]
icmp_ln947_1      (icmp             ) [ 00000000]
a                 (and              ) [ 00000000]
tmp_102           (bitselect        ) [ 00000000]
xor_ln949         (xor              ) [ 00000000]
add_ln949         (add              ) [ 00000000]
p_Result_3        (bitselect        ) [ 00000000]
and_ln949         (and              ) [ 00000000]
or_ln949          (or               ) [ 00000000]
or_ln_i           (bitconcatenate   ) [ 00000100]
icmp_ln958        (icmp             ) [ 00000100]
m                 (zext             ) [ 00000000]
zext_ln957_1      (zext             ) [ 00000000]
add_ln958         (add              ) [ 00000000]
lshr_ln958        (lshr             ) [ 00000000]
zext_ln958        (zext             ) [ 00000000]
sub_ln958         (sub              ) [ 00000000]
zext_ln958_1      (zext             ) [ 00000000]
shl_ln958         (shl              ) [ 00000000]
m_1               (select           ) [ 00000000]
zext_ln961        (zext             ) [ 00000000]
m_2               (add              ) [ 00000000]
m_5               (partselect       ) [ 00000010]
tmp_103           (bitselect        ) [ 00000010]
m_6               (zext             ) [ 00000000]
select_ln964      (select           ) [ 00000000]
sub_ln964         (sub              ) [ 00000000]
add_ln964         (add              ) [ 00000000]
tmp_429_i         (bitconcatenate   ) [ 00000000]
p_Result_8        (partset          ) [ 00000000]
trunc_ln738       (trunc            ) [ 00000000]
bitcast_ln739     (bitcast          ) [ 00000000]
select_ln935      (select           ) [ 00000001]
write_ln23        (write            ) [ 00000000]
br_ln37           (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_data_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_data_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_data_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp_data_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp_data_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tmp_data_V_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tmp_data_V_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tmp_data_V_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tmp_data_V_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tmp_data_V_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10i8.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_data_V_0_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_0_read/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_data_V_1_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_1_read/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_data_V_2_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_2_read/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_data_V_3_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_3_read/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_data_V_4_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_4_read/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_data_V_5_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_5_read/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_data_V_6_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_6_read/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_data_V_7_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_7_read/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_data_V_8_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_8_read/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_data_V_9_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_9_read/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="0" index="3" bw="1" slack="4"/>
<pin id="189" dir="0" index="4" bw="32" slack="0"/>
<pin id="190" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/6 "/>
</bind>
</comp>

<comp id="194" class="1005" name="j3_0_i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="1"/>
<pin id="196" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j3_0_i (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="j3_0_i_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0_i/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln37_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="4" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="j_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln38_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="last_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="1"/>
<pin id="226" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="last/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_V_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="0" index="3" bw="8" slack="0"/>
<pin id="233" dir="0" index="4" bw="8" slack="0"/>
<pin id="234" dir="0" index="5" bw="8" slack="0"/>
<pin id="235" dir="0" index="6" bw="8" slack="0"/>
<pin id="236" dir="0" index="7" bw="8" slack="0"/>
<pin id="237" dir="0" index="8" bw="8" slack="0"/>
<pin id="238" dir="0" index="9" bw="8" slack="0"/>
<pin id="239" dir="0" index="10" bw="8" slack="0"/>
<pin id="240" dir="0" index="11" bw="4" slack="0"/>
<pin id="241" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_V_3/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_Result_6_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln935_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_V_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="1"/>
<pin id="270" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_V_4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="0" index="2" bw="8" slack="1"/>
<pin id="276" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_Result_s_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="0" index="3" bw="1" slack="0"/>
<pin id="283" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_Result_7_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="8" slack="0"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="l_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln943_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sub_ln944_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln944_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="lsb_index_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="31" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="0" index="3" bw="6" slack="0"/>
<pin id="328" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln947_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln947_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sub_ln947_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="0"/>
<pin id="346" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln947_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="lshr_ln947_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="0"/>
<pin id="356" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_Result_4_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="1"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_4/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln947_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="a_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_102_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="6" slack="0"/>
<pin id="380" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_102/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="xor_ln949_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln949_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_Result_3_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="1"/>
<pin id="399" dir="0" index="2" bw="8" slack="0"/>
<pin id="400" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="and_ln949_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="or_ln949_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="or_ln_i_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_i/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln958_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="m_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="2"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln957_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="2"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln957_1/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln958_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="1"/>
<pin id="438" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="lshr_ln958_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln958_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sub_ln958_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="1"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln958_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_1/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="shl_ln958_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="m_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="64" slack="0"/>
<pin id="469" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln961_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="m_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="64" slack="0"/>
<pin id="478" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="m_5_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="63" slack="0"/>
<pin id="483" dir="0" index="1" bw="64" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="0" index="3" bw="7" slack="0"/>
<pin id="486" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_103_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="64" slack="0"/>
<pin id="494" dir="0" index="2" bw="6" slack="0"/>
<pin id="495" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_103/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="m_6_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="63" slack="1"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln964_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="0" index="2" bw="8" slack="0"/>
<pin id="506" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sub_ln964_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="0" index="1" bw="8" slack="3"/>
<pin id="512" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln964_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="0"/>
<pin id="517" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_429_i_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="9" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="4"/>
<pin id="523" dir="0" index="2" bw="8" slack="0"/>
<pin id="524" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_429_i/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="p_Result_8_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="0"/>
<pin id="529" dir="0" index="1" bw="63" slack="0"/>
<pin id="530" dir="0" index="2" bw="9" slack="0"/>
<pin id="531" dir="0" index="3" bw="6" slack="0"/>
<pin id="532" dir="0" index="4" bw="6" slack="0"/>
<pin id="533" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_8/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="trunc_ln738_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="64" slack="0"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln738/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="bitcast_ln739_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="select_ln935_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="3"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="0" index="2" bw="32" slack="0"/>
<pin id="551" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/6 "/>
</bind>
</comp>

<comp id="555" class="1005" name="p_read_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="563" class="1005" name="j_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="0"/>
<pin id="565" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="568" class="1005" name="last_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="4"/>
<pin id="570" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp_V_3_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="1"/>
<pin id="575" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="580" class="1005" name="p_Result_6_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="586" class="1005" name="icmp_ln935_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="591" class="1005" name="tmp_V_4_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="1"/>
<pin id="593" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="599" class="1005" name="l_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="604" class="1005" name="trunc_ln943_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="3"/>
<pin id="606" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="609" class="1005" name="sub_ln944_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="615" class="1005" name="or_ln_i_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln_i "/>
</bind>
</comp>

<comp id="620" class="1005" name="icmp_ln958_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="625" class="1005" name="m_5_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="63" slack="1"/>
<pin id="627" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="630" class="1005" name="tmp_103_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103 "/>
</bind>
</comp>

<comp id="635" class="1005" name="select_ln935_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln935 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="52" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="52" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="52" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="191"><net_src comp="116" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="198" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="198" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="198" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="243"><net_src comp="124" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="244"><net_src comp="130" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="245"><net_src comp="136" pin="2"/><net_sink comp="228" pin=3"/></net>

<net id="246"><net_src comp="142" pin="2"/><net_sink comp="228" pin=4"/></net>

<net id="247"><net_src comp="148" pin="2"/><net_sink comp="228" pin=5"/></net>

<net id="248"><net_src comp="154" pin="2"/><net_sink comp="228" pin=6"/></net>

<net id="249"><net_src comp="160" pin="2"/><net_sink comp="228" pin=7"/></net>

<net id="250"><net_src comp="166" pin="2"/><net_sink comp="228" pin=8"/></net>

<net id="251"><net_src comp="172" pin="2"/><net_sink comp="228" pin=9"/></net>

<net id="252"><net_src comp="178" pin="2"/><net_sink comp="228" pin=10"/></net>

<net id="253"><net_src comp="198" pin="4"/><net_sink comp="228" pin=11"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="228" pin="12"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="60" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="60" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="62" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="272" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="58" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="293"><net_src comp="64" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="66" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="278" pin="4"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="68" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="288" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="70" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="72" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="74" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="308" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="76" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="30" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="78" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="337"><net_src comp="323" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="80" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="308" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="48" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="82" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="359" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="60" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="333" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="84" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="317" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="78" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="70" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="86" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="313" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="88" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="390" pin="2"/><net_sink comp="396" pin=2"/></net>

<net id="407"><net_src comp="396" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="384" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="370" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="90" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="80" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="409" pin="2"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="317" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="34" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="439"><net_src comp="92" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="432" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="435" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="94" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="450" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="429" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="446" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="471"><net_src comp="459" pin="2"/><net_sink comp="465" pin=2"/></net>

<net id="479"><net_src comp="472" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="465" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="487"><net_src comp="96" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="475" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="30" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="98" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="496"><net_src comp="100" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="475" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="94" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="507"><net_src comp="102" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="104" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="106" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="509" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="502" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="108" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="514" pin="2"/><net_sink comp="520" pin=2"/></net>

<net id="534"><net_src comp="110" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="499" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="520" pin="3"/><net_sink comp="527" pin=2"/></net>

<net id="537"><net_src comp="112" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="538"><net_src comp="78" pin="0"/><net_sink comp="527" pin=4"/></net>

<net id="542"><net_src comp="527" pin="5"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="114" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="554"><net_src comp="547" pin="3"/><net_sink comp="184" pin=4"/></net>

<net id="558"><net_src comp="118" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="566"><net_src comp="211" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="571"><net_src comp="223" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="184" pin=3"/></net>

<net id="576"><net_src comp="228" pin="12"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="579"><net_src comp="573" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="583"><net_src comp="254" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="589"><net_src comp="262" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="594"><net_src comp="272" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="597"><net_src comp="591" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="598"><net_src comp="591" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="602"><net_src comp="296" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="607"><net_src comp="304" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="612"><net_src comp="308" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="618"><net_src comp="415" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="623"><net_src comp="423" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="628"><net_src comp="481" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="633"><net_src comp="491" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="638"><net_src comp="547" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="184" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {7 }
	Port: out_last_V | {7 }
 - Input state : 
	Port: Loop_2_proc : p_read | {1 }
	Port: Loop_2_proc : tmp_data_V_0 | {2 }
	Port: Loop_2_proc : tmp_data_V_1 | {2 }
	Port: Loop_2_proc : tmp_data_V_2 | {2 }
	Port: Loop_2_proc : tmp_data_V_3 | {2 }
	Port: Loop_2_proc : tmp_data_V_4 | {2 }
	Port: Loop_2_proc : tmp_data_V_5 | {2 }
	Port: Loop_2_proc : tmp_data_V_6 | {2 }
	Port: Loop_2_proc : tmp_data_V_7 | {2 }
	Port: Loop_2_proc : tmp_data_V_8 | {2 }
	Port: Loop_2_proc : tmp_data_V_9 | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln37 : 1
		j : 1
		br_ln37 : 2
		icmp_ln38 : 1
		last : 2
		p_Result_6 : 1
	State 3
		tmp_V_4 : 1
		p_Result_s : 2
		p_Result_7 : 3
		l : 4
		trunc_ln943 : 5
	State 4
		trunc_ln944 : 1
		lsb_index : 1
		tmp : 2
		icmp_ln947 : 3
		trunc_ln947 : 1
		sub_ln947 : 2
		zext_ln947 : 3
		lshr_ln947 : 4
		p_Result_4 : 5
		icmp_ln947_1 : 5
		a : 6
		tmp_102 : 2
		xor_ln949 : 3
		add_ln949 : 2
		p_Result_3 : 3
		and_ln949 : 3
		or_ln949 : 6
		or_ln_i : 6
		icmp_ln958 : 2
	State 5
		lshr_ln958 : 1
		zext_ln958 : 2
		zext_ln958_1 : 1
		shl_ln958 : 2
		m_1 : 3
		m_2 : 4
		m_5 : 5
		tmp_103 : 5
	State 6
		add_ln964 : 1
		tmp_429_i : 2
		p_Result_8 : 3
		trunc_ln738 : 4
		bitcast_ln739 : 5
		select_ln935 : 6
		write_ln23 : 7
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |            j_fu_211           |    0    |    13   |
|          |        lsb_index_fu_317       |    0    |    39   |
|    add   |        add_ln949_fu_390       |    0    |    15   |
|          |        add_ln958_fu_435       |    0    |    39   |
|          |           m_2_fu_475          |    0    |    71   |
|          |        add_ln964_fu_514       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |          tmp_V_fu_267         |    0    |    15   |
|          |        sub_ln944_fu_308       |    0    |    39   |
|    sub   |        sub_ln947_fu_343       |    0    |    13   |
|          |        sub_ln958_fu_450       |    0    |    39   |
|          |        sub_ln964_fu_509       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |         tmp_V_4_fu_272        |    0    |    8    |
|  select  |           m_1_fu_465          |    0    |    64   |
|          |      select_ln964_fu_502      |    0    |    8    |
|          |      select_ln935_fu_547      |    0    |    32   |
|----------|-------------------------------|---------|---------|
|   lshr   |       lshr_ln947_fu_353       |    0    |    11   |
|          |       lshr_ln958_fu_440       |    0    |   101   |
|----------|-------------------------------|---------|---------|
|    shl   |        shl_ln958_fu_459       |    0    |   101   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln37_fu_205       |    0    |    9    |
|          |        icmp_ln38_fu_217       |    0    |    9    |
|   icmp   |       icmp_ln935_fu_262       |    0    |    11   |
|          |       icmp_ln947_fu_333       |    0    |    18   |
|          |      icmp_ln947_1_fu_364      |    0    |    11   |
|          |       icmp_ln958_fu_423       |    0    |    18   |
|----------|-------------------------------|---------|---------|
|   cttz   |            l_fu_296           |    40   |    36   |
|----------|-------------------------------|---------|---------|
|    mux   |         tmp_V_3_fu_228        |    0    |    55   |
|----------|-------------------------------|---------|---------|
|          |          last_fu_223          |    0    |    2    |
|    and   |       p_Result_4_fu_359       |    0    |    8    |
|          |            a_fu_370           |    0    |    2    |
|          |        and_ln949_fu_403       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln949_fu_384       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    or    |        or_ln949_fu_409        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |      p_read_1_read_fu_118     |    0    |    0    |
|          | tmp_data_V_0_read_read_fu_124 |    0    |    0    |
|          | tmp_data_V_1_read_read_fu_130 |    0    |    0    |
|          | tmp_data_V_2_read_read_fu_136 |    0    |    0    |
|          | tmp_data_V_3_read_read_fu_142 |    0    |    0    |
|   read   | tmp_data_V_4_read_read_fu_148 |    0    |    0    |
|          | tmp_data_V_5_read_read_fu_154 |    0    |    0    |
|          | tmp_data_V_6_read_read_fu_160 |    0    |    0    |
|          | tmp_data_V_7_read_read_fu_166 |    0    |    0    |
|          | tmp_data_V_8_read_read_fu_172 |    0    |    0    |
|          | tmp_data_V_9_read_read_fu_178 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_184       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_6_fu_254       |    0    |    0    |
| bitselect|         tmp_102_fu_376        |    0    |    0    |
|          |       p_Result_3_fu_396       |    0    |    0    |
|          |         tmp_103_fu_491        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_s_fu_278       |    0    |    0    |
|partselect|           tmp_fu_323          |    0    |    0    |
|          |           m_5_fu_481          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_7_fu_288       |    0    |    0    |
|bitconcatenate|         or_ln_i_fu_415        |    0    |    0    |
|          |        tmp_429_i_fu_520       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln943_fu_304      |    0    |    0    |
|   trunc  |       trunc_ln944_fu_313      |    0    |    0    |
|          |       trunc_ln947_fu_339      |    0    |    0    |
|          |       trunc_ln738_fu_539      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln947_fu_349       |    0    |    0    |
|          |            m_fu_429           |    0    |    0    |
|          |      zext_ln957_1_fu_432      |    0    |    0    |
|   zext   |       zext_ln958_fu_446       |    0    |    0    |
|          |      zext_ln958_1_fu_455      |    0    |    0    |
|          |       zext_ln961_fu_472       |    0    |    0    |
|          |           m_6_fu_499          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  partset |       p_Result_8_fu_527       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    40   |   809   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| icmp_ln935_reg_586 |    1   |
| icmp_ln958_reg_620 |    1   |
|   j3_0_i_reg_194   |    4   |
|      j_reg_563     |    4   |
|      l_reg_599     |   32   |
|    last_reg_568    |    1   |
|     m_5_reg_625    |   63   |
|   or_ln_i_reg_615  |   32   |
| p_Result_6_reg_580 |    1   |
|  p_read_1_reg_555  |    1   |
|select_ln935_reg_635|   32   |
|  sub_ln944_reg_609 |   32   |
|   tmp_103_reg_630  |    1   |
|   tmp_V_3_reg_573  |    8   |
|   tmp_V_4_reg_591  |    8   |
| trunc_ln943_reg_604|    8   |
+--------------------+--------+
|        Total       |   229  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_184 |  p4  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   40   |   809  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   229  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   269  |   818  |
+-----------+--------+--------+--------+
