# 50DaysOfVerilog


50 Days of Verilog ðŸš€

This repository contains my 50-day challenge to design, simulate, and document Verilog-based digital systems.  
Each day includes a Verilog module, a testbench, waveform output, and a short explanation.

## ðŸ“… Timeline
- **Start Date:** July 15, 2025
- **End Date:** September 2, 2025

## ðŸ›  Tools Used
- Verilog HDL
- Xilinx Vivado 2023.2 (Simulation Only)


 Weekly LinkedIn Updates
Follow my weekly progress posts on https://www.linkedin.com/in/harikrishnan-krishnakumar-160281263?lipi=urn%3Ali%3Apage%3Ad_flagship3_profile_view_base_contact_details%3BA64HOT7ZR9CIWEpmJy3jlw%3D%3D

| Day | Project                          | Folder Name                       |
| --- | -------------------------------- | --------------------------------- |
| 01  | 2-input AND Gate                 | Day01\_AND\_Gate                  |
| 02  | 2-input OR Gate                  | Day02\_OR\_Gate                   |
| 03  | NOT Gate                         | Day03\_NOT\_Gate                  |
| 04  | NAND Gate                        | Day04\_NAND\_Gate                 |
| 05  | NOR Gate                         | Day05\_NOR\_Gate                  |
| 06  | XOR Gate                         | Day06\_XOR\_Gate                  |
| 07  | XNOR Gate                        | Day07\_XNOR\_Gate                 |
| 08  | 2:1 Multiplexer                  | Day08\_2to1\_MUX                  |
| 09  | 4:1 Multiplexer                  | Day09\_4to1\_MUX                  |
| 10  | 1:2 Demultiplexer                | Day10\_1to2\_DEMUX                |
| 11  | Half Adder                       | Day11\_Half\_Adder                |
| 12  | Full Adder                       | Day12\_Full\_Adder                |
| 13  | 4-bit Ripple Carry Adder         | Day13\_4bit\_Ripple\_Carry\_Adder |
| 14  | 4-bit Subtractor                 | Day14\_4bit\_Subtractor           |
| 15  | 4-bit Comparator                 | Day15\_4bit\_Comparator           |
| 16  | Binary to Gray Converter         | Day16\_Binary\_to\_Gray           |
| 17  | Gray to Binary Converter         | Day17\_Gray\_to\_Binary           |
| 18  | 2:4 Decoder                      | Day18\_2to4\_Decoder              |
| 19  | 3:8 Decoder                      | Day19\_3to8\_Decoder              |
| 20  | 4:2 Priority Encoder             | Day20\_4to2\_Priority\_Encoder    |
| 21  | D Flip-Flop                      | Day21\_D\_FF                      |
| 22  | T Flip-Flop                      | Day22\_T\_FF                      |
| 23  | JK Flip-Flop                     | Day23\_JK\_FF                     |
| 24  | 4-bit Synchronous Counter        | Day24\_Sync\_Counter              |
| 25  | 4-bit Asynchronous Counter       | Day25\_Async\_Counter             |
| 26  | Up-Down Counter                  | Day26\_UpDown\_Counter            |
| 27  | Ring Counter                     | Day27\_Ring\_Counter              |
| 28  | Johnson Counter                  | Day28\_Johnson\_Counter           |
| 29  | Clock Divider                    | Day29\_Clock\_Divider             |
| 30  | PWM Generator                    | Day30\_PWM\_Generator             |
| 31  | Sequence Detector (1011) â€“ Moore | Day31\_Seq\_Detector\_Moore       |
| 32  | Sequence Detector (1011) â€“ Mealy | Day32\_Seq\_Detector\_Mealy       |
| 33  | Parity Checker                   | Day33\_Parity\_Checker            |
| 34  | Serial-to-Parallel Converter     | Day34\_S2P\_Converter             |
| 35  | Parallel-to-Serial Converter     | Day35\_P2S\_Converter             |
| 36  | Universal Shift Register         | Day36\_Universal\_Shift\_Reg      |
| 37  | 4x4 RAM                          | Day37\_4x4\_RAM                   |
| 38  | ROM using Case Statement         | Day38\_ROM\_Case                  |
| 39  | 4-bit ALU (ADD, SUB, AND, OR)    | Day39\_4bit\_ALU                  |
| 40  | Signed 4-bit Multiplier          | Day40\_Signed\_Multiplier         |
| 41  | UART Transmitter                 | Day41\_UART\_TX                   |
| 42  | UART Receiver                    | Day42\_UART\_RX                   |
| 43  | I2C Master (Basic)               | Day43\_I2C\_Master                |
| 44  | SPI Master (Basic)               | Day44\_SPI\_Master                |
| 45  | 7-Segment Display Controller     | Day45\_7Segment\_Display          |
| 46  | Traffic Light Controller         | Day46\_Traffic\_Controller        |
| 47  | FSM-Based Elevator Controller    | Day47\_Elevator\_Controller       |
| 48  | Digital Stopwatch                | Day48\_Digital\_Stopwatch         |
| 49  | FIR Filter (Basic)               | Day49\_FIR\_Filter                |
| 50  | UART + ALU Integration Project   | Day50\_UART\_ALU\_Integration     |

