
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109713                       # Number of seconds simulated
sim_ticks                                109713046944                       # Number of ticks simulated
final_tick                               639350764254                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156639                       # Simulator instruction rate (inst/s)
host_op_rate                                   198058                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7775934                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896120                       # Number of bytes of host memory used
host_seconds                                 14109.31                       # Real time elapsed on the host
sim_insts                                  2210066241                       # Number of instructions simulated
sim_ops                                    2794459156                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     12116736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5287680                       # Number of bytes read from this memory
system.physmem.bytes_read::total             17407488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2007936                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2007936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        94662                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        41310                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                135996                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15687                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15687                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11667                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    110440247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16334                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     48195544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               158663791                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11667                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16334                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28000                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18301707                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18301707                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18301707                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    110440247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16334                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     48195544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              176965498                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               263100833                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21394936                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17433021                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1908766                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8422606                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8110132                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230566                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86405                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193026712                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120325783                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21394936                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10340698                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25429987                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5682327                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      15992613                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11805149                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1906101                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    238194745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.611010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.971731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       212764758     89.32%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2723148      1.14%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2137041      0.90%     91.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2296603      0.96%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1958937      0.82%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1088811      0.46%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746859      0.31%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1937285      0.81%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12541303      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    238194745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081318                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.457337                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190751268                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     18307303                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25280233                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       117025                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3738912                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3640849                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6521                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145256010                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51633                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3738912                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191011512                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       14958472                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2219620                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25144119                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1122098                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145041780                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1270                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        432458                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       557046                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         9031                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202947757                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675940590                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675940590                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34497051                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32621                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16541                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3600727                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13961524                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7840925                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       291732                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1748776                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144527099                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32618                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137162701                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80504                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20070648                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41543644                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          458                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    238194745                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.575843                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.283470                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    180330061     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24385344     10.24%     85.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12319144      5.17%     91.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7989607      3.35%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6579827      2.76%     97.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2579375      1.08%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3178957      1.33%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779117      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53313      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    238194745                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962757     75.34%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145621     11.40%     86.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169520     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113728437     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006915      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13609292      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7801977      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137162701                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.521331                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277898                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009317                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513878549                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164631075                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133353490                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138440599                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       145542                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1809924                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          710                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       131359                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          545                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3738912                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       14214081                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       305955                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144559717                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13961524                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7840925                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16538                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        240478                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12521                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          710                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1137962                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064474                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2202436                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134580104                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13481678                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2582597                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21283263                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19210236                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7801585                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.511515                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133356794                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133353490                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79198744                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213464525                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.506853                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371016                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22102989                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1929837                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    234455833                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.522343                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.373943                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    184681392     78.77%     78.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23327378      9.95%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10818827      4.61%     93.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4823107      2.06%     95.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3651471      1.56%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543827      0.66%     97.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1536015      0.66%     98.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1099627      0.47%     98.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2974189      1.27%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    234455833                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2974189                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           376050996                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292877697                       # The number of ROB writes
system.switch_cpus0.timesIdled                2840144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24906088                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.631008                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.631008                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380082                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380082                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608400651                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183751352                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137929963                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               263100833                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23046644                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18679787                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2122304                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9053137                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8694932                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2498003                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99570                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    199332786                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128606383                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23046644                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11192935                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28277823                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6496632                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5671113                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12320685                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2114884                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    237628720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.664686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.024336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       209350897     88.10%     88.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1959702      0.82%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3565741      1.50%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3305979      1.39%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2118564      0.89%     92.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1716875      0.72%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          989985      0.42%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1026893      0.43%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13594084      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    237628720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087596                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.488810                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       197306617                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7721550                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28210678                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48593                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4341277                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4003311                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5721                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157764471                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        45264                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4341277                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       197820192                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1391981                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5169888                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27714441                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1190936                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     157629292                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        192022                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       515731                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    223562942                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    734311448                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    734311448                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    183767824                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39795118                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36189                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18094                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4417358                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14871266                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7699201                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88286                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1721651                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         156595548                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36188                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147765578                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       125429                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23818757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     50291940                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    237628720                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.621834                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.295970                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    173944066     73.20%     73.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26923735     11.33%     84.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14498391      6.10%     90.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7380932      3.11%     93.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8759904      3.69%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2840580      1.20%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2659855      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       469437      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       151820      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    237628720                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         445211     59.54%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        155027     20.73%     80.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       147511     19.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124260206     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2117933      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18095      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13694447      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7674897      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147765578                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.561631                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             747749                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005060                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    534033054                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180450718                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144578598                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148513327                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       290356                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2891443                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       110033                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4341277                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         983798                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       122330                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    156631736                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14871266                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7699201                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18094                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        106555                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          225                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1123645                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1185564                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2309209                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145646740                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13211831                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2118838                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20886555                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20553484                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7674724                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.553578                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144578635                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144578598                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83407599                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        232449477                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.549518                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358820                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107026037                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131780279                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24851807                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36188                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2143725                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    233287443                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.564884                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.364586                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    177791530     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25546692     10.95%     87.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     13251236      5.68%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4257787      1.83%     94.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5851432      2.51%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1961710      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1134626      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1003720      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2488710      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    233287443                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107026037                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131780279                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19568991                       # Number of memory references committed
system.switch_cpus1.commit.loads             11979823                       # Number of loads committed
system.switch_cpus1.commit.membars              18094                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19021062                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118723877                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2717939                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2488710                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           387430819                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          317605483                       # The number of ROB writes
system.switch_cpus1.timesIdled                3087807                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               25472113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107026037                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131780279                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107026037                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.458288                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.458288                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.406787                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.406787                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655083706                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202306293                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145661066                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36188                       # number of misc regfile writes
system.l2.replacements                         151935                       # number of replacements
system.l2.tagsinuse                               256                       # Cycle average of tags in use
system.l2.total_refs                             2351                       # Total number of references to valid blocks.
system.l2.sampled_refs                         152191                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.015448                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            27.894477                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.019478                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    157.619544                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.026228                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     70.242555                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.151527                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.046191                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.108963                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.615701                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000102                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.274385                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.000592                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000180                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         1012                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          435                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    1447                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            16834                       # number of Writeback hits
system.l2.Writeback_hits::total                 16834                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         1012                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          435                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1447                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         1012                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          435                       # number of overall hits
system.l2.overall_hits::total                    1447                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        94662                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        41310                       # number of ReadReq misses
system.l2.ReadReq_misses::total                135996                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        94662                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        41310                       # number of demand (read+write) misses
system.l2.demand_misses::total                 135996                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        94662                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        41310                       # number of overall misses
system.l2.overall_misses::total                135996                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1438780                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  15946420865                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2115283                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   6827278876                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     22777253804                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1438780                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  15946420865                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2115283                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   6827278876                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22777253804                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1438780                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  15946420865                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2115283                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   6827278876                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22777253804                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95674                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        41745                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              137443                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        16834                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             16834                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95674                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        41745                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               137443                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95674                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        41745                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              137443                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.989422                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.989580                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.989472                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.989422                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.989580                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.989472                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.989422                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.989580                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.989472                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       143878                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168456.411918                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151091.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165269.399080                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167484.733404                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       143878                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168456.411918                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151091.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165269.399080                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167484.733404                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       143878                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168456.411918                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151091.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165269.399080                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167484.733404                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15687                       # number of writebacks
system.l2.writebacks::total                     15687                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        94662                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        41310                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           135996                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        94662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        41310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            135996                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        94662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        41310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           135996                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       856021                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  10437788960                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1300643                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   4420323125                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  14860268749                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       856021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  10437788960                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1300643                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   4420323125                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14860268749                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       856021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  10437788960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1300643                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   4420323125                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14860268749                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.989422                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.989580                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.989472                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.989422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.989580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.989472                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.989422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.989580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.989472                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 85602.100000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110263.769622                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92903.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107003.706730                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 109269.895798                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 85602.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 110263.769622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92903.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107003.706730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109269.895798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 85602.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 110263.769622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92903.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107003.706730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109269.895798                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.908522                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011812789                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849749.157221                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.908522                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015879                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876456                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11805139                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11805139                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11805139                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11805139                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11805139                       # number of overall hits
system.cpu0.icache.overall_hits::total       11805139                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1626780                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1626780                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1626780                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1626780                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1626780                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1626780                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11805149                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11805149                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11805149                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11805149                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11805149                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11805149                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       162678                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       162678                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       162678                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       162678                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       162678                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       162678                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1521780                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1521780                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1521780                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1521780                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1521780                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1521780                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       152178                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       152178                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       152178                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       152178                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       152178                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       152178                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95674                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190968797                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95930                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1990.709861                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.610543                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.389457                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916447                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083553                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10384620                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10384620                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677221                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677221                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16383                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16383                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18061841                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18061841                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18061841                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18061841                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400001                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400001                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           91                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       400092                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        400092                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       400092                       # number of overall misses
system.cpu0.dcache.overall_misses::total       400092                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  73032232088                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  73032232088                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7503805                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7503805                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  73039735893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  73039735893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  73039735893                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  73039735893                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10784621                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10784621                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16383                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16383                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18461933                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18461933                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18461933                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18461933                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037090                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037090                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021671                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021671                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021671                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021671                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 182580.123770                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 182580.123770                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82459.395604                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82459.395604                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 182557.351542                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 182557.351542                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 182557.351542                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 182557.351542                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7960                       # number of writebacks
system.cpu0.dcache.writebacks::total             7960                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304327                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304327                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           91                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           91                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304418                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304418                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304418                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304418                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95674                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95674                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95674                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95674                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95674                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95674                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16810141334                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16810141334                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16810141334                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16810141334                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16810141334                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16810141334                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008871                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008871                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005182                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005182                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005182                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005182                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 175702.294605                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 175702.294605                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 175702.294605                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 175702.294605                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 175702.294605                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 175702.294605                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996943                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015368522                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2193020.565875                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996943                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12320670                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12320670                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12320670                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12320670                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12320670                       # number of overall hits
system.cpu1.icache.overall_hits::total       12320670                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2573672                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2573672                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2573672                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2573672                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2573672                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2573672                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12320685                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12320685                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12320685                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12320685                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12320685                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12320685                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 171578.133333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 171578.133333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 171578.133333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 171578.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 171578.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 171578.133333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2232083                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2232083                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2232083                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2232083                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2232083                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2232083                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159434.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159434.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159434.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159434.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159434.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159434.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41745                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169704175                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42001                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4040.479393                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.037451                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.962549                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910303                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089697                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9925200                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9925200                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7554797                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7554797                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18094                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18094                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18094                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18094                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17479997                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17479997                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17479997                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17479997                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       125747                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       125747                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       125747                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        125747                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       125747                       # number of overall misses
system.cpu1.dcache.overall_misses::total       125747                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  23710683804                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23710683804                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  23710683804                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23710683804                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  23710683804                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23710683804                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10050947                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10050947                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7554797                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7554797                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18094                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18094                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18094                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18094                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17605744                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17605744                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17605744                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17605744                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012511                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012511                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007142                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007142                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007142                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007142                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 188558.643976                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 188558.643976                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 188558.643976                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 188558.643976                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 188558.643976                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 188558.643976                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8874                       # number of writebacks
system.cpu1.dcache.writebacks::total             8874                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        84002                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        84002                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84002                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84002                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84002                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84002                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41745                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41745                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41745                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41745                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41745                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41745                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7211764799                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7211764799                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7211764799                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7211764799                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7211764799                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7211764799                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004153                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004153                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002371                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002371                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002371                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002371                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172757.570943                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 172757.570943                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 172757.570943                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172757.570943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 172757.570943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 172757.570943                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
