/* /arch/arm/plat-s5p6442/include/plat/s5P6442-dvfs.h
 *
 * Copyright (c) 2009 Samsung Electronics
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

int set_voltage(unsigned int freq_index, bool);
int s5p6442_clk_set_rate(unsigned int target_freq, unsigned int index );

#ifndef __PLAT_S5P6442_DVFS_H
#define __PLAT_S5P6442_DVFS_H __FILE__
#include <linux/cpufreq.h>

extern int *FakeShmoo_UV_mV_Ptr; // Stored voltage table from cpufreq sysfs

#ifdef CONFIG_BLEEDING_EDGE
#define MAXIMUM_FREQ 1600000
//#undef USE_DVS
#define USE_DVS

//#define SYSCLK_CHANGE
//#define USE_DVFS_AL1_LEVEL
//#undef USE_DVFS_AL1_LEVEL
//#define CLK_DIV_CHANGE_SEQ

#ifdef CONFIG_BLEEDING_EDGE_ULTRA
#define MUXD0D1_A2M
#endif

extern struct cpufreq_frequency_table freq_table_overclock[];
extern u32 s5p_cpu_clk_tab_overclock[][10];

/*
static u32 s5p_cpu_clkdiv_tab[][3] = {
//{0x10100000, 0x00000000, 0x00000000},
{0x10100000, 0x00000000, 0x00000000},
{0x10100000, 0x00000000, 0x00000000},
{0x10100000, 0x00000000, 0x00000000},
{0x10100000, 0x00000000, 0x00000000},
{0x10100000, 0x00000000, 0x00000000},
{0x10100001, 0x00000000, 0x00000000},
{0x10100002, 0x00000000, 0x00000000},
{0x10100003, 0x00000000, 0x00000000},
};
*/

extern void s5p6442_preclock(void);
extern void s5p6442_postclock(void);

#ifdef CONFIG_BLEEDING_EDGE_ULTRA
extern u32 s5p_cpu_pll_tab[][4];
#endif
#else

#define MAXIMUM_FREQ 600000
//#define MAXIMUM_FREQ 667000
//#undef USE_DVS
#define USE_DVS
#define SYSCLK_CHANGE
//#define USE_DVFS_AL1_LEVEL
//#undef USE_DVFS_AL1_LEVEL
//#define CLK_DIV_CHANGE_SEQ
//#define MUXD0D1_A2M

#endif

#define KHZ_T		1000

#define MPU_CLK		"clk_cpu"
#define INDX_ERROR  65535


extern unsigned int s5p6442_cpufreq_index;
extern unsigned int S5P6442_FREQ_TAB;
extern unsigned int S5P6442_MAXFREQLEVEL;
//extern int set_voltage(unsigned int, bool);
extern unsigned int s5p6442_target_frq(unsigned int pred_freq, int flag);
extern void set_dvfs_level(int flag);
extern void set_dvfs_perf_level(void);
extern void set_dvfs_doclk_level(int flag);
extern void s5p6442_changeDivider(u32, u32);

extern unsigned int frequency_match_666_166MHz[][4];

#ifdef CONFIG_800MHZ_EDITION
#ifndef CONFIG_BLEEDING_EDGE
extern void s5p6442_preclock(void);
extern void s5p6442_postclock(void);
extern u32 s5p_cpu_pll_tab[][2];
#else
extern void s5p6442_clock800(void);
#endif
#endif

extern int cpufreq_set_policy(unsigned int cpu, const char *buf);
extern char cpufreq_governor_name[CPUFREQ_NAME_LEN];
extern void cpufreq_get_cpufreq_name(unsigned int cpu);
extern void dvfs_set_max_freq_lock(void);
extern void dvfs_set_max_freq_unlock(void);
#endif /* __PLAT_S3C64XX_DVFS_H */
