// Seed: 4098183751
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  assign module_1.id_3 = 0;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  logic [-1 : 1 'd0] id_10;
  ;
  wire id_11, id_12;
  localparam time id_13 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd27
) (
    output tri0 id_0,
    input  tri  _id_1,
    output tri1 id_2,
    output tri1 id_3,
    output wand id_4
);
  assign id_4 = id_1;
  logic [id_1 : 1] id_6, id_7;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_6,
      id_6
  );
endmodule
