

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Sun Feb 23 14:49:46 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir1
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline |
    |   min   |   max   |    min   |    max    | min |  max |   Type   |
    +---------+---------+----------+-----------+-----+------+----------+
    |       82|     3159|  0.410 us|  15.795 us|   74|  1076|  dataflow|
    +---------+---------+----------+-----------+-----+------+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+---------+---------+-----------+----------+-----+------+-------------------------------------------------+
        |               |            |  Latency (cycles) |  Latency (absolute)  |  Interval  |                     Pipeline                    |
        |    Instance   |   Module   |   min   |   max   |    min    |    max   | min |  max |                       Type                      |
        +---------------+------------+---------+---------+-----------+----------+-----+------+-------------------------------------------------+
        |entry_proc_U0  |entry_proc  |        0|        0|       0 ns|      0 ns|    0|     0|                                               no|
        |read_task_U0   |read_task   |        2|     1077|  10.000 ns|  5.385 us|   73|  1073|  loop auto-rewind stp (delay=72 clock cycles(s))|
        |fir_U0         |fir         |        5|     1005|  25.000 ns|  5.025 us|    4|  1004|   loop auto-rewind stp (delay=3 clock cycles(s))|
        |write_task_U0  |write_task  |       73|     1075|   0.365 us|  5.375 us|   73|  1075|                                               no|
        +---------------+------------+---------+---------+-----------+----------+-----+------+-------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      28|    -|
|FIFO             |        -|     -|     297|     201|    -|
|Instance         |       30|     0|    4064|    7409|    0|
|Memory           |        5|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|      54|    -|
|Register         |        -|     -|       9|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       35|     0|    4370|    7692|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+------+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------+---------------+---------+----+------+------+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|   214|   360|    0|
    |entry_proc_U0    |entry_proc     |        0|   0|     2|    20|    0|
    |fir_U0           |fir            |        0|   0|   761|  3555|    0|
    |gmem_m_axi_U     |gmem_m_axi     |       30|   0|  1193|  1154|    0|
    |read_task_U0     |read_task      |        0|   0|  1316|  1008|    0|
    |write_task_U0    |write_task     |        0|   0|   578|  1312|    0|
    +-----------------+---------------+---------+----+------+------+-----+
    |Total            |               |       30|   0|  4064|  7409|    0|
    +-----------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |input_r_U   |input_r_RAM_AUTO_1R1W   |        2|  0|   0|    0|  1000|   17|     1|        17000|
    |output_r_U  |output_r_RAM_AUTO_1R1W  |        3|  0|   0|    0|  1000|   19|     1|        19000|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                        |        5|  0|   0|    0|  2000|   36|     2|        36000|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------+---------+----+----+-----+------+-----+---------+
    |      Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+----+----+-----+------+-----+---------+
    |N_c1_channel_U  |        0|  99|   0|    -|     2|   32|       64|
    |N_c_channel_U   |        0|  99|   0|    -|     2|   32|       64|
    |out_r_c_U       |        0|  99|   0|    -|     4|   64|      256|
    +----------------+---------+----+----+-----+------+-----+---------+
    |Total           |        0| 297|   0|    0|     8|  128|      384|
    +----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_N_c1_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_N_c_channel         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_input_r             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_output_r            |       and|   0|  0|   2|           1|           1|
    |ap_idle                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                       |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start              |       and|   0|  0|   2|           1|           1|
    |read_task_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_N_c1_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_N_c_channel   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_input_r       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_output_r      |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready      |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_task_U0_ap_ready       |        or|   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  28|          14|          14|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_N_c1_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_N_c_channel   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_input_r       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_output_r      |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready      |   9|          2|    1|          2|
    |ap_sync_reg_read_task_U0_ap_ready       |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  54|         12|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                            |  1|   0|    1|          0|
    |ap_rst_reg_1                            |  1|   0|    1|          0|
    |ap_rst_reg_2                            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_N_c1_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_N_c_channel   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_input_r       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_output_r      |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready      |  1|   0|    1|          0|
    |ap_sync_reg_read_task_U0_ap_ready       |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  9|   0|    9|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           top|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           top|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           top|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  256|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  256|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %N" [fir.cpp:70]   --->   Operation 7 'read' 'N_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r" [fir.cpp:70]   --->   Operation 8 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_r" [fir.cpp:70]   --->   Operation 9 'read' 'in_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_r_c = alloca i64 1" [fir.cpp:70]   --->   Operation 10 'alloca' 'out_r_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 11 [1/1] (1.23ns)   --->   "%input_r = alloca i64 1" [fir.cpp:68]   --->   Operation 11 'alloca' 'input_r' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 12 [1/1] (1.23ns)   --->   "%output_r = alloca i64 1" [fir.cpp:69]   --->   Operation 12 'alloca' 'output_r' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 13 [1/1] (1.82ns)   --->   "%call_ln70 = call void @entry_proc, i64 %out_r_read, i64 %out_r_c" [fir.cpp:70]   --->   Operation 13 'call' 'call_ln70' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 14 [2/2] (1.44ns)   --->   "%N_c1_channel = call i32 @read_task, i256 %gmem, i64 %in_r_read, i17 %input_r, i32 %N_read" [fir.cpp:71]   --->   Operation 14 'call' 'N_c1_channel' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%N_c1_channel = call i32 @read_task, i256 %gmem, i64 %in_r_read, i17 %input_r, i32 %N_read" [fir.cpp:71]   --->   Operation 15 'call' 'N_c1_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 3.26>
ST_3 : Operation 16 [2/2] (3.26ns)   --->   "%N_c_channel = call i32 @fir, i17 %input_r, i19 %output_r, i32 %N_c1_channel" [fir.cpp:76]   --->   Operation 16 'call' 'N_c_channel' <Predicate = true> <Delay = 3.26> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%N_c_channel = call i32 @fir, i17 %input_r, i19 %output_r, i32 %N_c1_channel" [fir.cpp:76]   --->   Operation 17 'call' 'N_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 3.16>
ST_5 : Operation 18 [2/2] (3.16ns)   --->   "%call_ln77 = call void @write_task, i19 %output_r, i256 %gmem, i64 %out_r_c, i32 %N_c_channel" [fir.cpp:77]   --->   Operation 18 'call' 'call_ln77' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @out_r_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %out_r_c, i64 %out_r_c" [fir.cpp:70]   --->   Operation 19 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln70 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [fir.cpp:70]   --->   Operation 20 'specinterface' 'specinterface_ln70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln70 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [fir.cpp:70]   --->   Operation 21 'specdataflowpipeline' 'specdataflowpipeline_ln70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln62 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [fir.cpp:62]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln62 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0" [fir.cpp:62]   --->   Operation 23 'specinterface' 'specinterface_ln62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_4, i32 0, i32 0, void @empty_3, i32 64, i32 125, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_15, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_16, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_21, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_15, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_16, void @empty_22, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_21, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @empty_15, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_16, void @empty_23, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @empty_24, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_16, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln77 = call void @write_task, i19 %output_r, i256 %gmem, i64 %out_r_c, i32 %N_c_channel" [fir.cpp:77]   --->   Operation 34 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [fir.cpp:78]   --->   Operation 35 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
N_read                    (read                ) [ 0010000]
out_r_read                (read                ) [ 0000000]
in_r_read                 (read                ) [ 0010000]
out_r_c                   (alloca              ) [ 0111111]
input_r                   (alloca              ) [ 0011100]
output_r                  (alloca              ) [ 0011111]
call_ln70                 (call                ) [ 0000000]
N_c1_channel              (call                ) [ 0001100]
N_c_channel               (call                ) [ 0000011]
empty                     (specchannel         ) [ 0000000]
specinterface_ln70        (specinterface       ) [ 0000000]
specdataflowpipeline_ln70 (specdataflowpipeline) [ 0000000]
spectopmodule_ln62        (spectopmodule       ) [ 0000000]
specinterface_ln62        (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
call_ln77                 (call                ) [ 0000000]
ret_ln78                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="N">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_task"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_task"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_c_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="out_r_c_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_r_c/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="input_r_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_r/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="output_r_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="19" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_r/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="N_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="out_r_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="in_r_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_r_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="call_ln70_entry_proc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="64" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln70/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_read_task_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="256" slack="0"/>
<pin id="122" dir="0" index="2" bw="64" slack="0"/>
<pin id="123" dir="0" index="3" bw="17" slack="0"/>
<pin id="124" dir="0" index="4" bw="32" slack="0"/>
<pin id="125" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="N_c1_channel/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fir_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="19" slack="2147483647"/>
<pin id="135" dir="0" index="3" bw="32" slack="1"/>
<pin id="136" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="N_c_channel/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_write_task_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="256" slack="0"/>
<pin id="142" dir="0" index="3" bw="64" slack="4"/>
<pin id="143" dir="0" index="4" bw="32" slack="1"/>
<pin id="144" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln77/5 "/>
</bind>
</comp>

<comp id="147" class="1005" name="N_read_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="152" class="1005" name="in_r_read_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="1"/>
<pin id="154" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_r_read "/>
</bind>
</comp>

<comp id="157" class="1005" name="out_r_c_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="out_r_c "/>
</bind>
</comp>

<comp id="163" class="1005" name="N_c1_channel_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N_c1_channel "/>
</bind>
</comp>

<comp id="168" class="1005" name="N_c_channel_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N_c_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="100" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="106" pin="2"/><net_sink comp="119" pin=2"/></net>

<net id="129"><net_src comp="86" pin="1"/><net_sink comp="119" pin=3"/></net>

<net id="130"><net_src comp="94" pin="2"/><net_sink comp="119" pin=4"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="94" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="119" pin=4"/></net>

<net id="155"><net_src comp="106" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="160"><net_src comp="82" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="138" pin=3"/></net>

<net id="166"><net_src comp="119" pin="5"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="131" pin=3"/></net>

<net id="171"><net_src comp="131" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="138" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {5 6 }
 - Input state : 
	Port: top : gmem | {1 2 }
	Port: top : in_r | {1 }
	Port: top : out_r | {1 }
	Port: top : N | {1 }
  - Chain level:
	State 1
		call_ln70 : 1
		N_c1_channel : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|          | call_ln70_entry_proc_fu_112 |    0    |    0    |    0    |    0    |
|   call   |     grp_read_task_fu_119    |    0    |  0.854  |   1381  |   807   |
|          |        grp_fir_fu_131       |    0    |  0.427  |   568   |   3333  |
|          |    grp_write_task_fu_138    |    0    |  1.281  |   764   |   591   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |      N_read_read_fu_94      |    0    |    0    |    0    |    0    |
|   read   |    out_r_read_read_fu_100   |    0    |    0    |    0    |    0    |
|          |    in_r_read_read_fu_106    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    0    |  2.562  |   2713  |   4731  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
| input_r|    2   |    0   |    0   |    0   |
|output_r|    3   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    5   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|N_c1_channel_reg_163|   32   |
| N_c_channel_reg_168|   32   |
|   N_read_reg_147   |   32   |
|  in_r_read_reg_152 |   64   |
|   out_r_c_reg_157  |   64   |
+--------------------+--------+
|        Total       |   224  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------|------|------|------|--------||---------||---------||---------|
| grp_read_task_fu_119 |  p2  |   2  |  64  |   128  ||    0    ||    9    |
| grp_read_task_fu_119 |  p4  |   2  |  32  |   64   ||    0    ||    9    |
|----------------------|------|------|------|--------||---------||---------||---------|
|         Total        |      |      |      |   192  ||  0.854  ||    0    ||    18   |
|----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    2   |  2713  |  4731  |    -   |
|   Memory  |    5   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    0   |   18   |    -   |
|  Register |    -   |    -   |    -   |   224  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    5   |    0   |    3   |  2937  |  4749  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
