// Seed: 575867090
module module_0;
  logic id_1;
  assign id_1 = -1;
  always id_1 = 1;
  final id_1 <= -1'h0;
endmodule
module module_1 (
    input tri1 id_0
);
  logic id_2 = 1;
  wire  id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  parameter id_4 = 1;
endmodule
module module_2 #(
    parameter id_7 = 32'd26,
    parameter id_8 = 32'd1
) (
    id_1[id_8 : ""==-1],
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  module_0 modCall_1 ();
  inout wire id_9;
  output wire _id_8;
  input wire _id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  wire [1 : id_7] id_13;
  assign id_12 = id_7;
  wire id_14, id_15;
endmodule
