-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_cnn_Pipeline_9 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    weight_buf_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weight_buf_6_ce0 : OUT STD_LOGIC;
    weight_buf_6_we0 : OUT STD_LOGIC;
    weight_buf_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight_buf_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_buf_ce0 : OUT STD_LOGIC;
    weight_buf_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of cnn_cnn_Pipeline_9 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv8_16 : STD_LOGIC_VECTOR (7 downto 0) := "00010110";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv7_58 : STD_LOGIC_VECTOR (6 downto 0) := "1011000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal exitcond432_fu_116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal loop_index19_load_reg_289 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal loop_index19_load_reg_289_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_113_reg_298 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_cast60_fu_255_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal loop_index19_cast_fu_259_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_urem69_fu_60 : STD_LOGIC_VECTOR (3 downto 0);
    signal idx_urem71_fu_146_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_phi_urem69_load : STD_LOGIC_VECTOR (3 downto 0);
    signal phi_mul67_fu_64 : STD_LOGIC_VECTOR (7 downto 0);
    signal next_mul68_fu_154_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_phi_mul67_load : STD_LOGIC_VECTOR (7 downto 0);
    signal loop_index19_fu_68 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_117_fu_122_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_loop_index19_load : STD_LOGIC_VECTOR (3 downto 0);
    signal next_urem70_fu_134_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_118_fu_140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_160_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_shl_fu_170_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl1_fu_182_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl12_cast_fu_178_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl13_cast_fu_190_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_120_fu_200_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_119_fu_194_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_121_fu_210_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_cast34_cast_cast_cast_cast_fu_216_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_cast34_cast_cast_cast_cast_cast_fu_220_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_cast35_fu_206_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_122_fu_224_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component cnn_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component cnn_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    loop_index19_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((exitcond432_fu_116_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    loop_index19_fu_68 <= empty_117_fu_122_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    loop_index19_fu_68 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    phi_mul67_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((exitcond432_fu_116_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    phi_mul67_fu_64 <= next_mul68_fu_154_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    phi_mul67_fu_64 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    phi_urem69_fu_60_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((exitcond432_fu_116_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    phi_urem69_fu_60 <= idx_urem71_fu_146_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    phi_urem69_fu_60 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                loop_index19_load_reg_289 <= ap_sig_allocacmp_loop_index19_load;
                loop_index19_load_reg_289_pp0_iter1_reg <= loop_index19_load_reg_289;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond432_fu_116_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_113_reg_298 <= empty_122_fu_224_p2(8 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, exitcond432_fu_116_p2)
    begin
        if (((exitcond432_fu_116_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_loop_index19_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, loop_index19_fu_68)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_loop_index19_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_loop_index19_load <= loop_index19_fu_68;
        end if; 
    end process;


    ap_sig_allocacmp_phi_mul67_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, phi_mul67_fu_64)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_phi_mul67_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_phi_mul67_load <= phi_mul67_fu_64;
        end if; 
    end process;


    ap_sig_allocacmp_phi_urem69_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, phi_urem69_fu_60, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_phi_urem69_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_phi_urem69_load <= phi_urem69_fu_60;
        end if; 
    end process;

    empty_117_fu_122_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_loop_index19_load) + unsigned(ap_const_lv4_1));
    empty_118_fu_140_p2 <= "1" when (unsigned(next_urem70_fu_134_p2) < unsigned(ap_const_lv4_3)) else "0";
    empty_119_fu_194_p2 <= std_logic_vector(unsigned(p_shl12_cast_fu_178_p1) - unsigned(p_shl13_cast_fu_190_p1));
    empty_120_fu_200_p2 <= std_logic_vector(shift_left(unsigned(ap_sig_allocacmp_phi_urem69_load),to_integer(unsigned('0' & ap_const_lv4_2(4-1 downto 0)))));
    empty_121_fu_210_p2 <= std_logic_vector(unsigned(empty_119_fu_194_p2) + unsigned(ap_const_lv7_58));
    empty_122_fu_224_p2 <= std_logic_vector(unsigned(p_cast34_cast_cast_cast_cast_cast_fu_220_p1) + unsigned(p_cast35_fu_206_p1));
    exitcond432_fu_116_p2 <= "1" when (ap_sig_allocacmp_loop_index19_load = ap_const_lv4_9) else "0";
    idx_urem71_fu_146_p3 <= 
        next_urem70_fu_134_p2 when (empty_118_fu_140_p2(0) = '1') else 
        ap_const_lv4_0;
    loop_index19_cast_fu_259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loop_index19_load_reg_289_pp0_iter1_reg),64));
    next_mul68_fu_154_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_phi_mul67_load) + unsigned(ap_const_lv8_16));
    next_urem70_fu_134_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_phi_urem69_load) + unsigned(ap_const_lv4_1));
    p_cast34_cast_cast_cast_cast_cast_fu_220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast34_cast_cast_cast_cast_fu_216_p1),9));
        p_cast34_cast_cast_cast_cast_fu_216_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_121_fu_210_p2),8));

    p_cast35_fu_206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_120_fu_200_p2),9));
    p_cast60_fu_255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_113_reg_298),64));
    p_shl12_cast_fu_178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_170_p3),7));
    p_shl13_cast_fu_190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_182_p3),7));
    p_shl1_fu_182_p3 <= (tmp_s_fu_160_p4 & ap_const_lv2_0);
    p_shl_fu_170_p3 <= (tmp_s_fu_160_p4 & ap_const_lv4_0);
    tmp_s_fu_160_p4 <= ap_sig_allocacmp_phi_mul67_load(7 downto 6);
    weight_buf_6_address0 <= loop_index19_cast_fu_259_p1(4 - 1 downto 0);

    weight_buf_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            weight_buf_6_ce0 <= ap_const_logic_1;
        else 
            weight_buf_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_buf_6_d0 <= weight_buf_q0;

    weight_buf_6_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            weight_buf_6_we0 <= ap_const_logic_1;
        else 
            weight_buf_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_buf_address0 <= p_cast60_fu_255_p1(7 - 1 downto 0);

    weight_buf_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            weight_buf_ce0 <= ap_const_logic_1;
        else 
            weight_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
