// Seed: 4228287021
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  inout wire id_35;
  input wire id_34;
  input wire id_33;
  output wire id_32;
  inout wire id_31;
  input wire id_30;
  input wire id_29;
  output wire id_28;
  output wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_36;
  wire id_37;
  wire id_38;
  id_39(
      .id_0()
  );
  logic [7:0] id_40;
  assign id_21 = id_38;
  wire id_41;
  assign id_9 = id_20;
  assign id_2 = id_40[$realtime];
  wire id_42;
  wire id_43;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_7,
      id_1,
      id_4,
      id_1,
      id_2,
      id_1,
      id_1,
      id_6,
      id_4,
      id_5,
      id_7,
      id_1,
      id_7,
      id_7,
      id_7,
      id_4,
      id_4,
      id_7,
      id_4,
      id_4,
      id_7,
      id_1,
      id_6,
      id_4,
      id_1,
      id_5,
      id_6,
      id_4,
      id_7,
      id_2,
      id_1,
      id_1,
      id_7
  );
  always @(negedge $realtime) if (1) id_3 <= -1'b0;
endmodule
