# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../adaptive_noise_cancellation.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/imports/hdl/clocking.vhd" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/imports/hdl/i2c.vhd" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/imports/hdl/i2s_data_interface.vhd" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/imports/hdl/i3c2.vhd" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/imports/hdl/audio_top.vhd" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/imports/AudioInOut16_1.0/hdl/AudioInOut16_v1_0_S00_AXI.vhd" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/imports/AudioInOut16_1.0/src/DualClockFIFO.vhdl" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/imports/AudioInOut16_1.0/src/GrayCounter.vhdl" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/imports/AudioInOut16_1.0/hdl/AudioInOut16_v1_0.vhd" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/new/signal_multiplexer.vhd" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/imports/new/pmod_i2s.vhd" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/imports/vhdl/nco_sine_lut_V.vhd" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/imports/vhdl/nco.vhd" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/imports/new/bit_shifter.vhd" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/new/adder_2.vhd" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/imports/vhdl/LMS_pkg.vhd" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/imports/vhdl/LMS.vhd" \
"../../../../adaptive_noise_cancellation.ip_user_files/bd/design_1/ip/design_1_audio_top_0_0/sim/design_1_audio_top_0_0.vhd" \
"../../../../adaptive_noise_cancellation.ip_user_files/bd/design_1/ip/design_1_AudioInOut16_v1_0_0_0/sim/design_1_AudioInOut16_v1_0_0_0.vhd" \
"../../../../adaptive_noise_cancellation.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../../adaptive_noise_cancellation.ip_user_files/bd/design_1/ip/design_1_signal_processor_multiplexer_0_0/sim/design_1_signal_processor_multiplexer_0_0.vhd" \
"../../../../adaptive_noise_cancellation.ip_user_files/bd/design_1/ip/design_1_pmod_i2s_1_0/sim/design_1_pmod_i2s_1_0.vhd" \
"../../../../adaptive_noise_cancellation.ip_user_files/bd/design_1/ip/design_1_nco_0_1/sim/design_1_nco_0_1.vhd" \
"../../../../adaptive_noise_cancellation.ip_user_files/bd/design_1/ip/design_1_bit_shifter_0_0/sim/design_1_bit_shifter_0_0.vhd" \
"../../../../adaptive_noise_cancellation.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../adaptive_noise_cancellation.ip_user_files/bd/design_1/ip/design_1_adder_full_signed_reg_0_1/sim/design_1_adder_full_signed_reg_0_1.vhd" \
"../../../../adaptive_noise_cancellation.ip_user_files/bd/design_1/ip/design_1_LMS_Filter_0_0/sim/design_1_LMS_Filter_0_0.vhd" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
