================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 1,092        | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  |   952        | user unroll pragmas are applied                                                        |
|               | (2) simplification          |   793        | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |   541        | user inline pragmas are applied                                                        |
|               | (4) simplification          |   523        | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         |   520        | user array partition pragmas are applied                                               |
|               | (2) simplification          |   520        | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |   520        | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |   520        | apply array reshape pragmas                                                            |
|               | (5) access patterns         |   511        | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |   505        | loop and instruction simplification                                                    |
|               | (2) parallelization         |   477        | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |   477        | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |   477        | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |   477        | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |   471        | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+---------------------------+---------------+-----------------+---------------+---------------+---------------+---------------+
| Function                  | Location      | Compile/Link    | Unroll/Inline | Array/Struct  | Performance   | HW Transforms |
+---------------------------+---------------+-----------------+---------------+---------------+---------------+---------------+
| + simulate_SNN            | snn.cpp:3     | 1,092           | 523           | 511           | 477           | 471           |
|    NeuronaLIF             | neuron.h:26   |   54 (3 calls)  |               |               |               |               |
|  + simulate               | neuron.cpp:17 |  768 (6 calls)  | 318 (6 calls) | 304 (6 calls) | 274 (6 calls) | 302 (6 calls) |
|     getEstado             | neuron.h:41   |   18 (6 calls)  |               |               |               |               |
|     getPotencialMembrana  | neuron.h:29   |   54 (18 calls) |               |               |               |               |
|     getDecayFactor        | neuron.h:53   |   36 (12 calls) |               |               |               |               |
|     getPotencialReposo    | neuron.h:45   |   36 (12 calls) |               |               |               |               |
|     setPotencialMembrana  | neuron.h:65   |   36 (12 calls) |               |               |               |               |
|   + integrarEntradas      | neuron.cpp:4  |  138 (6 calls)  |               |               |               |               |
|      incPotencialMembrana | neuron.h:33   |   30 (6 calls)  |               |               |               |               |
|     getThr                | neuron.h:49   |   18 (6 calls)  |               |               |               |               |
|     setPotencialSalida    | neuron.h:73   |   36 (12 calls) |               |               |               |               |
|     setEstado             | neuron.h:69   |   36 (12 calls) |               |               |               |               |
|     getPotencialSalida    | neuron.h:37   |   18 (6 calls)  |               |               |               |               |
|     getConteoRefractario  | neuron.h:61   |   24 (6 calls)  |               |               |               |               |
|     getCooldown           | neuron.h:57   |   18 (6 calls)  |               |               |               |               |
|     incConteoRefractario  | neuron.h:77   |   30 (6 calls)  |               |               |               |               |
|     rstConteoRefractario  | neuron.h:81   |   18 (6 calls)  |               |               |               |               |
|    getPotencialMembrana   | neuron.h:29   |   18 (6 calls)  |               |               |               |               |
|    getPotencialSalida     | neuron.h:37   |   33 (11 calls) |               |               |               |               |
+---------------------------+---------------+-----------------+---------------+---------------+---------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


