

================================================================
== Vitis HLS Report for 'mp_mul_67_69_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:34:24 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       17|  0.100 us|  0.170 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        8|       15|         9|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.62>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v_94 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 'v_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 14 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31"   --->   Operation 15 'read' 'indvars_iv31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143"   --->   Operation 16 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017"   --->   Operation 17 'read' 'v_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_read"   --->   Operation 18 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i4 %zext_ln143_read"   --->   Operation 19 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 20 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_017_read, i64 %v_94" [src/generic/fp_generic.c:140]   --->   Operation 21 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln143_cast, i64 %u_71_out" [src/generic/fp_generic.c:140]   --->   Operation 22 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 23 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_21 = load i4 %j" [src/generic/fp_generic.c:145]   --->   Operation 25 'load' 'j_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %j_21, i4 %indvars_iv31_read" [src/generic/fp_generic.c:144]   --->   Operation 26 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %j_21, i4 1" [src/generic/fp_generic.c:144]   --->   Operation 27 'add' 'add_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub" [src/generic/fp_generic.c:144]   --->   Operation 28 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i4 %j_21" [src/generic/fp_generic.c:145]   --->   Operation 29 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i3 %trunc_ln145" [src/generic/fp_generic.c:145]   --->   Operation 30 'zext' 'zext_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln145" [src/generic/fp_generic.c:145]   --->   Operation 31 'getelementptr' 'a_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%a_load = load i3 %a_addr" [src/generic/fp_generic.c:145]   --->   Operation 32 'load' 'a_load' <Predicate = (!icmp_ln144)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%sub_ln145 = sub i4 %i_cast, i4 %j_21" [src/generic/fp_generic.c:145]   --->   Operation 33 'sub' 'sub_ln145' <Predicate = (!icmp_ln144)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln145_5 = trunc i4 %sub_ln145" [src/generic/fp_generic.c:145]   --->   Operation 34 'trunc' 'trunc_ln145_5' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bit_sel2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %sub_ln145, i32 3" [src/generic/fp_generic.c:145]   --->   Operation 35 'bitselect' 'bit_sel2' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.97ns)   --->   "%xor_ln145 = xor i1 %bit_sel2, i1 1" [src/generic/fp_generic.c:145]   --->   Operation 36 'xor' 'xor_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%part_sel = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %sub_ln145, i32 1, i32 2" [src/generic/fp_generic.c:145]   --->   Operation 37 'partselect' 'part_sel' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %xor_ln145, i2 %part_sel" [src/generic/fp_generic.c:145]   --->   Operation 38 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln145_10 = zext i3 %add_ln" [src/generic/fp_generic.c:145]   --->   Operation 39 'zext' 'zext_ln145_10' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i64 %b_0, i32 0, i32 %zext_ln145_10" [src/generic/fp_generic.c:145]   --->   Operation 40 'getelementptr' 'b_0_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i64 %b_1, i32 0, i32 %zext_ln145_10" [src/generic/fp_generic.c:145]   --->   Operation 41 'getelementptr' 'b_1_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%b_0_load = load i3 %b_0_addr" [src/generic/fp_generic.c:145]   --->   Operation 42 'load' 'b_0_load' <Predicate = (!icmp_ln144)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 43 [2/2] (2.32ns)   --->   "%b_1_load = load i3 %b_1_addr" [src/generic/fp_generic.c:145]   --->   Operation 43 'load' 'b_1_load' <Predicate = (!icmp_ln144)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln144, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 44 'store' 'store_ln139' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 45 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_load = load i3 %a_addr" [src/generic/fp_generic.c:145]   --->   Operation 45 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%al = trunc i64 %a_load" [src/generic/fp_generic.c:145]   --->   Operation 46 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] ( I:2.32ns O:2.32ns )   --->   "%b_0_load = load i3 %b_0_addr" [src/generic/fp_generic.c:145]   --->   Operation 47 'load' 'b_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 48 [1/2] ( I:2.32ns O:2.32ns )   --->   "%b_1_load = load i3 %b_1_addr" [src/generic/fp_generic.c:145]   --->   Operation 48 'load' 'b_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 49 [1/1] (1.48ns)   --->   "%select_ln145 = select i1 %trunc_ln145_5, i64 %b_1_load, i64 %b_0_load" [src/generic/fp_generic.c:145]   --->   Operation 49 'select' 'select_ln145' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%bl = trunc i64 %select_ln145" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:145]   --->   Operation 50 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 51 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %select_ln145, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 52 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 53 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 54 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln105_79 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 55 'zext' 'zext_ln105_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 56 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_79, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 57 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 58 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_79, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 59 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 60 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 61 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_79, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 61 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 62 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 63 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106_117 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 64 'trunc' 'trunc_ln106_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_79, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 65 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln106_118 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 66 'trunc' 'trunc_ln106_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 67 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln106_119 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 68 'trunc' 'trunc_ln106_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 69 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 70 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 71 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 72 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_193" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 73 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_118" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 74 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln123_69 = zext i32 %trunc_ln106_117" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 75 'zext' 'zext_ln123_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_69" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 76 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln123_70 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 77 'zext' 'zext_ln123_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_70, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 78 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 79 'partselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 80 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln106_82 = zext i2 %tmp_194" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 81 'zext' 'zext_ln106_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln106_83 = zext i32 %tmp_195" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 82 'zext' 'zext_ln106_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln106_84 = zext i32 %tmp_196" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 83 'zext' 'zext_ln106_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_119" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 84 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_82 = add i32 %trunc_ln106_119, i32 %tmp_195" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 85 'add' 'add_ln130_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_83" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 86 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln130_69 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 87 'zext' 'zext_ln130_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (2.55ns)   --->   "%add_ln130_81 = add i33 %zext_ln106_84, i33 %zext_ln106_82" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 88 'add' 'add_ln130_81' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_81" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 89 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln130_70 = zext i33 %add_ln130_81" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 90 'zext' 'zext_ln130_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130_82" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 91 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 92 [1/1] (2.59ns)   --->   "%temp_38 = add i34 %zext_ln130_70, i34 %zext_ln130_69" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 92 'add' 'temp_38' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_38, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 93 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%v_94_load = load i64 %v_94" [src/generic/fp_generic.c:146]   --->   Operation 94 'load' 'v_94_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 95 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_197, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 96 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_198, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 97 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 98 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 99 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:146]   --->   Operation 100 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (3.52ns)   --->   "%v_128 = add i64 %or_ln, i64 %v_94_load" [src/generic/fp_generic.c:146]   --->   Operation 101 'add' 'v_128' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105 = xor i64 %v_128, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 102 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_21 = xor i64 %shl_ln, i64 %v_94_load" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 103 'xor' 'xor_ln105_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_21" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 104 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_22 = xor i64 %or_ln105, i64 %v_128" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 105 'xor' 'xor_ln105_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_22, i32 63" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 106 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_80 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 107 'zext' 'zext_ln105_80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:147]   --->   Operation 108 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %add_ln105" [src/generic/fp_generic.c:147]   --->   Operation 109 'bitconcatenate' 'or_ln6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln6, i64 %zext_ln105_80" [src/generic/fp_generic.c:147]   --->   Operation 110 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_128, i64 %v_94" [src/generic/fp_generic.c:140]   --->   Operation 111 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%u_71_out_load = load i64 %u_71_out" [src/generic/fp_generic.c:147]   --->   Operation 112 'load' 'u_71_out_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (3.52ns)   --->   "%v = add i64 %tempReg, i64 %u_71_out_load" [src/generic/fp_generic.c:147]   --->   Operation 113 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %u_71_out" [src/generic/fp_generic.c:140]   --->   Operation 114 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%v_94_load_1 = load i64 %v_94"   --->   Operation 134 'load' 'v_94_load_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_94_out, i64 %v_94_load_1"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 136 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.31>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%t_out_load = load i4 %t_out" [src/generic/fp_generic.c:148]   --->   Operation 115 'load' 't_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 116 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/generic/fp_generic.c:144]   --->   Operation 118 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_15)   --->   "%xor_ln147 = xor i64 %v, i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 119 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_15)   --->   "%xor_ln147_13 = xor i64 %tempReg, i64 %u_71_out_load" [src/generic/fp_generic.c:147]   --->   Operation 120 'xor' 'xor_ln147_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_15)   --->   "%or_ln147 = or i64 %xor_ln147, i64 %xor_ln147_13" [src/generic/fp_generic.c:147]   --->   Operation 121 'or' 'or_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:147]   --->   Operation 122 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_16 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:147]   --->   Operation 123 'xor' 'xor_ln147_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln147 = trunc i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 124 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_16, i63 %trunc_ln147" [src/generic/fp_generic.c:147]   --->   Operation 125 'bitconcatenate' 'xor_ln147_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln147 = and i64 %xor_ln147_s, i64 %add_ln133" [src/generic/fp_generic.c:147]   --->   Operation 126 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln147_15 = xor i64 %or_ln147, i64 %v" [src/generic/fp_generic.c:147]   --->   Operation 127 'xor' 'xor_ln147_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln147_6 = or i64 %xor_ln147_15, i64 %and_ln147" [src/generic/fp_generic.c:147]   --->   Operation 128 'or' 'or_ln147_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147_6, i32 63" [src/generic/fp_generic.c:148]   --->   Operation 129 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln148 = zext i1 %tmp" [src/generic/fp_generic.c:148]   --->   Operation 130 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (1.73ns) (out node of the LUT)   --->   "%u = add i4 %zext_ln148, i4 %t_out_load" [src/generic/fp_generic.c:148]   --->   Operation 131 'add' 'u' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 132 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [src/generic/fp_generic.c:144]   --->   Operation 133 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_94_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_71_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_94                    (alloca           ) [ 0111111110]
j                       (alloca           ) [ 0100000000]
i_read                  (read             ) [ 0000000000]
indvars_iv31_read       (read             ) [ 0000000000]
zext_ln143_read         (read             ) [ 0000000000]
v_017_read              (read             ) [ 0000000000]
i_cast                  (zext             ) [ 0000000000]
zext_ln143_cast         (zext             ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln0                  (br               ) [ 0000000000]
j_21                    (load             ) [ 0000000000]
icmp_ln144              (icmp             ) [ 0111111110]
add_ln144               (add              ) [ 0000000000]
br_ln144                (br               ) [ 0000000000]
trunc_ln145             (trunc            ) [ 0000000000]
zext_ln145              (zext             ) [ 0000000000]
a_addr                  (getelementptr    ) [ 0110000000]
sub_ln145               (sub              ) [ 0000000000]
trunc_ln145_5           (trunc            ) [ 0110000000]
bit_sel2                (bitselect        ) [ 0000000000]
xor_ln145               (xor              ) [ 0000000000]
part_sel                (partselect       ) [ 0000000000]
add_ln                  (bitconcatenate   ) [ 0000000000]
zext_ln145_10           (zext             ) [ 0000000000]
b_0_addr                (getelementptr    ) [ 0110000000]
b_1_addr                (getelementptr    ) [ 0110000000]
store_ln139             (store            ) [ 0000000000]
a_load                  (load             ) [ 0000000000]
al                      (trunc            ) [ 0101000000]
b_0_load                (load             ) [ 0000000000]
b_1_load                (load             ) [ 0000000000]
select_ln145            (select           ) [ 0000000000]
bl                      (trunc            ) [ 0101000000]
ah                      (partselect       ) [ 0101000000]
bh                      (partselect       ) [ 0101000000]
zext_ln105              (zext             ) [ 0100100000]
zext_ln110              (zext             ) [ 0100100000]
zext_ln105_79           (zext             ) [ 0100100000]
zext_ln112              (zext             ) [ 0100100000]
albl                    (mul              ) [ 0000000000]
trunc_ln106             (trunc            ) [ 0100011100]
albh                    (mul              ) [ 0000000000]
trunc_ln106_117         (trunc            ) [ 0100010000]
ahbl                    (mul              ) [ 0000000000]
trunc_ln106_118         (trunc            ) [ 0100010000]
ahbh                    (mul              ) [ 0000000000]
trunc_ln106_119         (trunc            ) [ 0100011000]
tmp_193                 (partselect       ) [ 0100010000]
tmp_195                 (partselect       ) [ 0100011000]
tmp_196                 (partselect       ) [ 0100011000]
tmp_197                 (partselect       ) [ 0100011100]
zext_ln106              (zext             ) [ 0000000000]
zext_ln123              (zext             ) [ 0000000000]
zext_ln123_69           (zext             ) [ 0000000000]
add_ln123               (add              ) [ 0000000000]
zext_ln123_70           (zext             ) [ 0000000000]
temp                    (add              ) [ 0000000000]
tmp_194                 (partselect       ) [ 0100001000]
trunc_ln125             (trunc            ) [ 0100001100]
zext_ln106_82           (zext             ) [ 0000000000]
zext_ln106_83           (zext             ) [ 0000000000]
zext_ln106_84           (zext             ) [ 0000000000]
zext_ln130              (zext             ) [ 0000000000]
add_ln130_82            (add              ) [ 0000000000]
add_ln130               (add              ) [ 0000000000]
zext_ln130_69           (zext             ) [ 0000000000]
add_ln130_81            (add              ) [ 0000000000]
trunc_ln130             (trunc            ) [ 0000000000]
zext_ln130_70           (zext             ) [ 0000000000]
add_ln105               (add              ) [ 0100000100]
temp_38                 (add              ) [ 0000000000]
tmp_198                 (partselect       ) [ 0100000100]
v_94_load               (load             ) [ 0000000000]
shl_ln                  (bitconcatenate   ) [ 0000000000]
and_ln                  (bitconcatenate   ) [ 0000000000]
and_ln133_s             (bitconcatenate   ) [ 0000000000]
zext_ln133              (zext             ) [ 0000000000]
add_ln133               (add              ) [ 0100000011]
or_ln                   (bitconcatenate   ) [ 0000000000]
v_128                   (add              ) [ 0000000000]
xor_ln105               (xor              ) [ 0000000000]
xor_ln105_21            (xor              ) [ 0000000000]
or_ln105                (or               ) [ 0000000000]
xor_ln105_22            (xor              ) [ 0000000000]
carry                   (bitselect        ) [ 0000000000]
zext_ln105_80           (zext             ) [ 0000000000]
tmp_s                   (partselect       ) [ 0000000000]
or_ln6                  (bitconcatenate   ) [ 0000000000]
tempReg                 (add              ) [ 0100000011]
store_ln140             (store            ) [ 0000000000]
u_71_out_load           (load             ) [ 0100000001]
v                       (add              ) [ 0100000001]
store_ln140             (store            ) [ 0000000000]
t_out_load              (load             ) [ 0000000000]
specpipeline_ln139      (specpipeline     ) [ 0000000000]
speclooptripcount_ln139 (speclooptripcount) [ 0000000000]
specloopname_ln144      (specloopname     ) [ 0000000000]
xor_ln147               (xor              ) [ 0000000000]
xor_ln147_13            (xor              ) [ 0000000000]
or_ln147                (or               ) [ 0000000000]
bit_sel                 (bitselect        ) [ 0000000000]
xor_ln147_16            (xor              ) [ 0000000000]
trunc_ln147             (trunc            ) [ 0000000000]
xor_ln147_s             (bitconcatenate   ) [ 0000000000]
and_ln147               (and              ) [ 0000000000]
xor_ln147_15            (xor              ) [ 0000000000]
or_ln147_6              (or               ) [ 0000000000]
tmp                     (bitselect        ) [ 0000000000]
zext_ln148              (zext             ) [ 0000000000]
u                       (add              ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln144                (br               ) [ 0000000000]
v_94_load_1             (load             ) [ 0000000000]
write_ln0               (write            ) [ 0000000000]
ret_ln0                 (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_017">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_017"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indvars_iv31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v_94_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_94_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="u_71_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_71_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="t_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="v_94_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_94/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="j_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvars_iv31_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv31_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln143_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="v_017_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_017_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln0_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="0" index="2" bw="64" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="127" class="1004" name="a_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="b_0_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="3" slack="0"/>
<pin id="144" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="b_1_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln143_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln139_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln140_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln140_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln140_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="4" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="j_21_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_21/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln144_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln144_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln145_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln145_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sub_ln145_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln145_5_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_5/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="bit_sel2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="0" index="2" bw="3" slack="0"/>
<pin id="250" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel2/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="xor_ln145_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln145/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="part_sel_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="0" index="3" bw="3" slack="0"/>
<pin id="265" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="part_sel/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="2" slack="0"/>
<pin id="274" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln145_10_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_10/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln139_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="al_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln145_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="64" slack="0"/>
<pin id="296" dir="0" index="2" bw="64" slack="0"/>
<pin id="297" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="bl_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="ah_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="0" index="2" bw="7" slack="0"/>
<pin id="308" dir="0" index="3" bw="7" slack="0"/>
<pin id="309" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="bh_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="0"/>
<pin id="317" dir="0" index="2" bw="7" slack="0"/>
<pin id="318" dir="0" index="3" bw="7" slack="0"/>
<pin id="319" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln105_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln110_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln105_79_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_79/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln112_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln106_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln106_117_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_117/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln106_118_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_118/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln106_119_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_119/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_193_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="0" index="2" bw="7" slack="0"/>
<pin id="364" dir="0" index="3" bw="7" slack="0"/>
<pin id="365" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_193/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_195_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="0"/>
<pin id="373" dir="0" index="2" bw="7" slack="0"/>
<pin id="374" dir="0" index="3" bw="7" slack="0"/>
<pin id="375" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_195/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_196_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="64" slack="0"/>
<pin id="383" dir="0" index="2" bw="7" slack="0"/>
<pin id="384" dir="0" index="3" bw="7" slack="0"/>
<pin id="385" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_196/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_197_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="0"/>
<pin id="393" dir="0" index="2" bw="7" slack="0"/>
<pin id="394" dir="0" index="3" bw="7" slack="0"/>
<pin id="395" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_197/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln106_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln123_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln123_69_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_69/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln123_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln123_70_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="33" slack="0"/>
<pin id="417" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_70/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="temp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="33" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_194_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="0"/>
<pin id="427" dir="0" index="1" bw="34" slack="0"/>
<pin id="428" dir="0" index="2" bw="7" slack="0"/>
<pin id="429" dir="0" index="3" bw="7" slack="0"/>
<pin id="430" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_194/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln125_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="34" slack="0"/>
<pin id="437" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln106_82_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="1"/>
<pin id="441" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_82/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln106_83_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="2"/>
<pin id="444" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_83/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln106_84_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="2"/>
<pin id="447" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_84/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln130_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="2"/>
<pin id="450" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln130_82_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="2"/>
<pin id="453" dir="0" index="1" bw="32" slack="2"/>
<pin id="454" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_82/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln130_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln130_69_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="33" slack="0"/>
<pin id="463" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_69/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln130_81_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="2" slack="0"/>
<pin id="468" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_81/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="trunc_ln130_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="33" slack="0"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln130_70_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="33" slack="0"/>
<pin id="477" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_70/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln105_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="temp_38_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="33" slack="0"/>
<pin id="487" dir="0" index="1" bw="33" slack="0"/>
<pin id="488" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_38/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_198_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="0" index="1" bw="34" slack="0"/>
<pin id="494" dir="0" index="2" bw="7" slack="0"/>
<pin id="495" dir="0" index="3" bw="7" slack="0"/>
<pin id="496" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_198/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="v_94_load_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="6"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_94_load/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="shl_ln_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="2"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="and_ln_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="3"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="and_ln133_s_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="34" slack="0"/>
<pin id="520" dir="0" index="1" bw="2" slack="1"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln133_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="34" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/7 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln133_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="34" slack="0"/>
<pin id="531" dir="0" index="1" bw="64" slack="0"/>
<pin id="532" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="or_ln_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="2"/>
<pin id="538" dir="0" index="2" bw="32" slack="3"/>
<pin id="539" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="v_128_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="0"/>
<pin id="543" dir="0" index="1" bw="64" slack="0"/>
<pin id="544" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_128/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="xor_ln105_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="0"/>
<pin id="549" dir="0" index="1" bw="64" slack="0"/>
<pin id="550" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="xor_ln105_21_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="0" index="1" bw="64" slack="0"/>
<pin id="556" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_21/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="or_ln105_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="0"/>
<pin id="561" dir="0" index="1" bw="64" slack="0"/>
<pin id="562" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="xor_ln105_22_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="0"/>
<pin id="567" dir="0" index="1" bw="64" slack="0"/>
<pin id="568" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_22/7 "/>
</bind>
</comp>

<comp id="571" class="1004" name="carry_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="64" slack="0"/>
<pin id="574" dir="0" index="2" bw="7" slack="0"/>
<pin id="575" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/7 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln105_80_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_80/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_s_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="64" slack="0"/>
<pin id="586" dir="0" index="2" bw="7" slack="0"/>
<pin id="587" dir="0" index="3" bw="7" slack="0"/>
<pin id="588" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="or_ln6_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="0" index="2" bw="32" slack="1"/>
<pin id="597" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln6/7 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tempReg_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/7 "/>
</bind>
</comp>

<comp id="606" class="1004" name="store_ln140_store_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="0"/>
<pin id="608" dir="0" index="1" bw="64" slack="6"/>
<pin id="609" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/7 "/>
</bind>
</comp>

<comp id="611" class="1004" name="u_71_out_load_load_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="0"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_71_out_load/8 "/>
</bind>
</comp>

<comp id="615" class="1004" name="v_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="1"/>
<pin id="617" dir="0" index="1" bw="64" slack="0"/>
<pin id="618" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/8 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln140_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="0" index="1" bw="64" slack="0"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="626" class="1004" name="t_out_load_load_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="0"/>
<pin id="628" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_out_load/9 "/>
</bind>
</comp>

<comp id="630" class="1004" name="xor_ln147_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="1"/>
<pin id="632" dir="0" index="1" bw="64" slack="2"/>
<pin id="633" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/9 "/>
</bind>
</comp>

<comp id="634" class="1004" name="xor_ln147_13_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="2"/>
<pin id="636" dir="0" index="1" bw="64" slack="1"/>
<pin id="637" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_13/9 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_ln147_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="0"/>
<pin id="640" dir="0" index="1" bw="64" slack="0"/>
<pin id="641" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147/9 "/>
</bind>
</comp>

<comp id="644" class="1004" name="bit_sel_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="2"/>
<pin id="647" dir="0" index="2" bw="7" slack="0"/>
<pin id="648" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/9 "/>
</bind>
</comp>

<comp id="651" class="1004" name="xor_ln147_16_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_16/9 "/>
</bind>
</comp>

<comp id="657" class="1004" name="trunc_ln147_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="64" slack="2"/>
<pin id="659" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/9 "/>
</bind>
</comp>

<comp id="660" class="1004" name="xor_ln147_s_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="64" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="0" index="2" bw="63" slack="0"/>
<pin id="664" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln147_s/9 "/>
</bind>
</comp>

<comp id="668" class="1004" name="and_ln147_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="0"/>
<pin id="670" dir="0" index="1" bw="64" slack="2"/>
<pin id="671" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/9 "/>
</bind>
</comp>

<comp id="673" class="1004" name="xor_ln147_15_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="64" slack="0"/>
<pin id="675" dir="0" index="1" bw="64" slack="1"/>
<pin id="676" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_15/9 "/>
</bind>
</comp>

<comp id="678" class="1004" name="or_ln147_6_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="64" slack="0"/>
<pin id="680" dir="0" index="1" bw="64" slack="0"/>
<pin id="681" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_6/9 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="64" slack="0"/>
<pin id="687" dir="0" index="2" bw="7" slack="0"/>
<pin id="688" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln148_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/9 "/>
</bind>
</comp>

<comp id="696" class="1004" name="u_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="4" slack="0"/>
<pin id="699" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="702" class="1004" name="store_ln140_store_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="4" slack="0"/>
<pin id="704" dir="0" index="1" bw="4" slack="0"/>
<pin id="705" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="v_94_load_1_load_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="7"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_94_load_1/8 "/>
</bind>
</comp>

<comp id="712" class="1005" name="v_94_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="64" slack="0"/>
<pin id="714" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_94 "/>
</bind>
</comp>

<comp id="720" class="1005" name="j_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="4" slack="0"/>
<pin id="722" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="727" class="1005" name="icmp_ln144_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="7"/>
<pin id="729" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="731" class="1005" name="a_addr_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="3" slack="1"/>
<pin id="733" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="736" class="1005" name="trunc_ln145_5_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_5 "/>
</bind>
</comp>

<comp id="741" class="1005" name="b_0_addr_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="3" slack="1"/>
<pin id="743" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="746" class="1005" name="b_1_addr_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="3" slack="1"/>
<pin id="748" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="751" class="1005" name="al_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="756" class="1005" name="bl_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="761" class="1005" name="ah_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="766" class="1005" name="bh_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="771" class="1005" name="zext_ln105_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="64" slack="1"/>
<pin id="773" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="777" class="1005" name="zext_ln110_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="64" slack="1"/>
<pin id="779" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="783" class="1005" name="zext_ln105_79_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="64" slack="1"/>
<pin id="785" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_79 "/>
</bind>
</comp>

<comp id="789" class="1005" name="zext_ln112_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="64" slack="1"/>
<pin id="791" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="795" class="1005" name="trunc_ln106_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="3"/>
<pin id="797" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="800" class="1005" name="trunc_ln106_117_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="1"/>
<pin id="802" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_117 "/>
</bind>
</comp>

<comp id="805" class="1005" name="trunc_ln106_118_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="1"/>
<pin id="807" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_118 "/>
</bind>
</comp>

<comp id="810" class="1005" name="trunc_ln106_119_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="2"/>
<pin id="812" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_119 "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_193_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_193 "/>
</bind>
</comp>

<comp id="821" class="1005" name="tmp_195_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="2"/>
<pin id="823" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_195 "/>
</bind>
</comp>

<comp id="827" class="1005" name="tmp_196_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="2"/>
<pin id="829" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_196 "/>
</bind>
</comp>

<comp id="832" class="1005" name="tmp_197_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="3"/>
<pin id="834" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_197 "/>
</bind>
</comp>

<comp id="837" class="1005" name="tmp_194_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="2" slack="1"/>
<pin id="839" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_194 "/>
</bind>
</comp>

<comp id="842" class="1005" name="trunc_ln125_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="2"/>
<pin id="844" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="848" class="1005" name="add_ln105_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_198_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="2" slack="1"/>
<pin id="855" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_198 "/>
</bind>
</comp>

<comp id="858" class="1005" name="add_ln133_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="64" slack="2"/>
<pin id="860" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="863" class="1005" name="tempReg_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="64" slack="1"/>
<pin id="865" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="872" class="1005" name="u_71_out_load_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="64" slack="1"/>
<pin id="874" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_71_out_load "/>
</bind>
</comp>

<comp id="877" class="1005" name="v_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="64" slack="1"/>
<pin id="879" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="86" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="140" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="147" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="185"><net_src comp="96" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="108" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="114" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="186" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="28" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="102" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="212" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="212" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="240"><net_src comp="182" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="212" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="236" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="236" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="20" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="254" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="260" pin="4"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="288"><net_src comp="221" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="134" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="160" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="299"><net_src comp="154" pin="3"/><net_sink comp="293" pin=2"/></net>

<net id="303"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="46" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="134" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="48" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="50" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="293" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="48" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="50" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="327"><net_src comp="324" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="337"><net_src comp="334" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="342"><net_src comp="339" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="347"><net_src comp="166" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="170" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="174" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="178" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="46" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="166" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="48" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="50" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="376"><net_src comp="46" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="174" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="48" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="50" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="386"><net_src comp="46" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="170" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="48" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="50" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="396"><net_src comp="46" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="178" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="48" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="50" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="400" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="431"><net_src comp="52" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="433"><net_src comp="48" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="434"><net_src comp="54" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="438"><net_src comp="419" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="459"><net_src comp="448" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="442" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="445" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="439" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="465" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="471" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="451" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="475" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="461" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="497"><net_src comp="52" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="48" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="54" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="509"><net_src comp="56" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="32" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="56" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="32" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="523"><net_src comp="58" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="32" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="528"><net_src comp="518" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="511" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="56" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="545"><net_src comp="535" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="501" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="504" pin="3"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="504" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="501" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="547" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="553" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="541" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="60" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="50" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="589"><net_src comp="46" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="529" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="591"><net_src comp="48" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="592"><net_src comp="50" pin="0"/><net_sink comp="583" pin=3"/></net>

<net id="598"><net_src comp="56" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="583" pin="4"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="593" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="579" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="541" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="16" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="615" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="16" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="18" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="642"><net_src comp="630" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="80" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="82" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="644" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="38" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="665"><net_src comp="84" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="651" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="657" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="660" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="638" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="682"><net_src comp="673" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="668" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="689"><net_src comp="60" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="678" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="50" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="695"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="692" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="626" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="696" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="18" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="708" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="715"><net_src comp="88" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="719"><net_src comp="712" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="723"><net_src comp="92" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="726"><net_src comp="720" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="730"><net_src comp="215" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="127" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="739"><net_src comp="242" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="744"><net_src comp="140" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="749"><net_src comp="147" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="754"><net_src comp="289" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="759"><net_src comp="300" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="764"><net_src comp="304" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="769"><net_src comp="314" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="774"><net_src comp="324" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="780"><net_src comp="329" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="786"><net_src comp="334" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="792"><net_src comp="339" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="798"><net_src comp="344" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="803"><net_src comp="348" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="808"><net_src comp="352" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="813"><net_src comp="356" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="819"><net_src comp="360" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="824"><net_src comp="370" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="830"><net_src comp="380" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="835"><net_src comp="390" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="840"><net_src comp="425" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="845"><net_src comp="435" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="851"><net_src comp="479" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="856"><net_src comp="491" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="861"><net_src comp="529" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="866"><net_src comp="600" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="869"><net_src comp="863" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="870"><net_src comp="863" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="871"><net_src comp="863" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="875"><net_src comp="611" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="880"><net_src comp="615" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="673" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_94_out | {8 }
	Port: u_71_out | {1 8 }
	Port: t_out | {1 9 }
 - Input state : 
	Port: mp_mul.67.69_Pipeline_VITIS_LOOP_144_2 : v_017 | {1 }
	Port: mp_mul.67.69_Pipeline_VITIS_LOOP_144_2 : zext_ln143 | {1 }
	Port: mp_mul.67.69_Pipeline_VITIS_LOOP_144_2 : indvars_iv31 | {1 }
	Port: mp_mul.67.69_Pipeline_VITIS_LOOP_144_2 : a | {1 2 }
	Port: mp_mul.67.69_Pipeline_VITIS_LOOP_144_2 : i | {1 }
	Port: mp_mul.67.69_Pipeline_VITIS_LOOP_144_2 : b_0 | {1 2 }
	Port: mp_mul.67.69_Pipeline_VITIS_LOOP_144_2 : b_1 | {1 2 }
	Port: mp_mul.67.69_Pipeline_VITIS_LOOP_144_2 : u_71_out | {8 }
	Port: mp_mul.67.69_Pipeline_VITIS_LOOP_144_2 : t_out | {9 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		j_21 : 1
		icmp_ln144 : 2
		add_ln144 : 2
		br_ln144 : 3
		trunc_ln145 : 2
		zext_ln145 : 3
		a_addr : 4
		a_load : 5
		sub_ln145 : 1
		trunc_ln145_5 : 2
		bit_sel2 : 2
		xor_ln145 : 3
		part_sel : 2
		add_ln : 3
		zext_ln145_10 : 4
		b_0_addr : 5
		b_1_addr : 5
		b_0_load : 6
		b_1_load : 6
		store_ln139 : 3
	State 2
		al : 1
		select_ln145 : 1
		bl : 2
		ah : 1
		bh : 2
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_117 : 1
		trunc_ln106_118 : 1
		trunc_ln106_119 : 1
		tmp_193 : 1
		tmp_195 : 1
		tmp_196 : 1
		tmp_197 : 1
	State 5
		add_ln123 : 1
		zext_ln123_70 : 2
		temp : 3
		tmp_194 : 4
		trunc_ln125 : 4
	State 6
		add_ln130 : 1
		zext_ln130_69 : 2
		add_ln130_81 : 1
		trunc_ln130 : 2
		zext_ln130_70 : 2
		add_ln105 : 3
		temp_38 : 3
		tmp_198 : 4
	State 7
		zext_ln133 : 1
		add_ln133 : 2
		v_128 : 1
		xor_ln105 : 2
		xor_ln105_21 : 1
		or_ln105 : 2
		xor_ln105_22 : 2
		carry : 2
		zext_ln105_80 : 3
		tmp_s : 3
		or_ln6 : 4
		tempReg : 4
		store_ln140 : 2
	State 8
		v : 1
		store_ln140 : 2
		write_ln0 : 1
	State 9
		xor_ln147_16 : 1
		xor_ln147_s : 1
		and_ln147 : 2
		or_ln147_6 : 2
		tmp : 2
		zext_ln148 : 3
		u : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_166          |    4    |   165   |    50   |
|    mul   |           grp_fu_170          |    4    |   165   |    50   |
|          |           grp_fu_174          |    4    |   165   |    50   |
|          |           grp_fu_178          |    4    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln144_fu_221       |    0    |    0    |    13   |
|          |        add_ln123_fu_409       |    0    |    0    |    39   |
|          |          temp_fu_419          |    0    |    0    |    40   |
|          |      add_ln130_82_fu_451      |    0    |    0    |    32   |
|          |        add_ln130_fu_455       |    0    |    0    |    39   |
|          |      add_ln130_81_fu_465      |    0    |    0    |    39   |
|    add   |        add_ln105_fu_479       |    0    |    0    |    32   |
|          |         temp_38_fu_485        |    0    |    0    |    40   |
|          |        add_ln133_fu_529       |    0    |    0    |    71   |
|          |          v_128_fu_541         |    0    |    0    |    71   |
|          |         tempReg_fu_600        |    0    |    0    |    71   |
|          |            v_fu_615           |    0    |    0    |    71   |
|          |            u_fu_696           |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln145_fu_254       |    0    |    0    |    2    |
|          |        xor_ln105_fu_547       |    0    |    0    |    64   |
|          |      xor_ln105_21_fu_553      |    0    |    0    |    64   |
|    xor   |      xor_ln105_22_fu_565      |    0    |    0    |    64   |
|          |        xor_ln147_fu_630       |    0    |    0    |    64   |
|          |      xor_ln147_13_fu_634      |    0    |    0    |    64   |
|          |      xor_ln147_16_fu_651      |    0    |    0    |    2    |
|          |      xor_ln147_15_fu_673      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |        or_ln105_fu_559        |    0    |    0    |    64   |
|    or    |        or_ln147_fu_638        |    0    |    0    |    64   |
|          |       or_ln147_6_fu_678       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|  select  |      select_ln145_fu_293      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln147_fu_668       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln144_fu_215       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln145_fu_236       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |       i_read_read_fu_96       |    0    |    0    |    0    |
|   read   | indvars_iv31_read_read_fu_102 |    0    |    0    |    0    |
|          |  zext_ln143_read_read_fu_108  |    0    |    0    |    0    |
|          |     v_017_read_read_fu_114    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_120    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         i_cast_fu_182         |    0    |    0    |    0    |
|          |     zext_ln143_cast_fu_186    |    0    |    0    |    0    |
|          |       zext_ln145_fu_231       |    0    |    0    |    0    |
|          |      zext_ln145_10_fu_278     |    0    |    0    |    0    |
|          |       zext_ln105_fu_324       |    0    |    0    |    0    |
|          |       zext_ln110_fu_329       |    0    |    0    |    0    |
|          |      zext_ln105_79_fu_334     |    0    |    0    |    0    |
|          |       zext_ln112_fu_339       |    0    |    0    |    0    |
|          |       zext_ln106_fu_400       |    0    |    0    |    0    |
|          |       zext_ln123_fu_403       |    0    |    0    |    0    |
|   zext   |      zext_ln123_69_fu_406     |    0    |    0    |    0    |
|          |      zext_ln123_70_fu_415     |    0    |    0    |    0    |
|          |      zext_ln106_82_fu_439     |    0    |    0    |    0    |
|          |      zext_ln106_83_fu_442     |    0    |    0    |    0    |
|          |      zext_ln106_84_fu_445     |    0    |    0    |    0    |
|          |       zext_ln130_fu_448       |    0    |    0    |    0    |
|          |      zext_ln130_69_fu_461     |    0    |    0    |    0    |
|          |      zext_ln130_70_fu_475     |    0    |    0    |    0    |
|          |       zext_ln133_fu_525       |    0    |    0    |    0    |
|          |      zext_ln105_80_fu_579     |    0    |    0    |    0    |
|          |       zext_ln148_fu_692       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln145_fu_227      |    0    |    0    |    0    |
|          |      trunc_ln145_5_fu_242     |    0    |    0    |    0    |
|          |           al_fu_289           |    0    |    0    |    0    |
|          |           bl_fu_300           |    0    |    0    |    0    |
|          |       trunc_ln106_fu_344      |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_117_fu_348    |    0    |    0    |    0    |
|          |     trunc_ln106_118_fu_352    |    0    |    0    |    0    |
|          |     trunc_ln106_119_fu_356    |    0    |    0    |    0    |
|          |       trunc_ln125_fu_435      |    0    |    0    |    0    |
|          |       trunc_ln130_fu_471      |    0    |    0    |    0    |
|          |       trunc_ln147_fu_657      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        bit_sel2_fu_246        |    0    |    0    |    0    |
| bitselect|          carry_fu_571         |    0    |    0    |    0    |
|          |         bit_sel_fu_644        |    0    |    0    |    0    |
|          |           tmp_fu_684          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        part_sel_fu_260        |    0    |    0    |    0    |
|          |           ah_fu_304           |    0    |    0    |    0    |
|          |           bh_fu_314           |    0    |    0    |    0    |
|          |         tmp_193_fu_360        |    0    |    0    |    0    |
|partselect|         tmp_195_fu_370        |    0    |    0    |    0    |
|          |         tmp_196_fu_380        |    0    |    0    |    0    |
|          |         tmp_197_fu_390        |    0    |    0    |    0    |
|          |         tmp_194_fu_425        |    0    |    0    |    0    |
|          |         tmp_198_fu_491        |    0    |    0    |    0    |
|          |          tmp_s_fu_583         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         add_ln_fu_270         |    0    |    0    |    0    |
|          |         shl_ln_fu_504         |    0    |    0    |    0    |
|          |         and_ln_fu_511         |    0    |    0    |    0    |
|bitconcatenate|       and_ln133_s_fu_518      |    0    |    0    |    0    |
|          |          or_ln_fu_535         |    0    |    0    |    0    |
|          |         or_ln6_fu_593         |    0    |    0    |    0    |
|          |       xor_ln147_s_fu_660      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   660   |   1505  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_addr_reg_731    |    3   |
|   add_ln105_reg_848   |   32   |
|   add_ln133_reg_858   |   64   |
|       ah_reg_761      |   32   |
|       al_reg_751      |   32   |
|    b_0_addr_reg_741   |    3   |
|    b_1_addr_reg_746   |    3   |
|       bh_reg_766      |   32   |
|       bl_reg_756      |   32   |
|   icmp_ln144_reg_727  |    1   |
|       j_reg_720       |    4   |
|    tempReg_reg_863    |   64   |
|    tmp_193_reg_816    |   32   |
|    tmp_194_reg_837    |    2   |
|    tmp_195_reg_821    |   32   |
|    tmp_196_reg_827    |   32   |
|    tmp_197_reg_832    |   32   |
|    tmp_198_reg_853    |    2   |
|trunc_ln106_117_reg_800|   32   |
|trunc_ln106_118_reg_805|   32   |
|trunc_ln106_119_reg_810|   32   |
|  trunc_ln106_reg_795  |   32   |
|  trunc_ln125_reg_842  |   32   |
| trunc_ln145_5_reg_736 |    1   |
| u_71_out_load_reg_872 |   64   |
|      v_94_reg_712     |   64   |
|       v_reg_877       |   64   |
| zext_ln105_79_reg_783 |   64   |
|   zext_ln105_reg_771  |   64   |
|   zext_ln110_reg_777  |   64   |
|   zext_ln112_reg_789  |   64   |
+-----------------------+--------+
|         Total         |  1043  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_134 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_154 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_160 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_166    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_166    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_170    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_170    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_174    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_174    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_178    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_178    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   530  ||  17.468 ||    0    ||    99   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1505  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    0   |   99   |
|  Register |    -   |    -   |  1043  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   17   |  1703  |  1604  |
+-----------+--------+--------+--------+--------+
