

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sun Oct  6 20:18:40 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fir
* Solution:       fir_solution (Vivado IP Flow Target)
* Product family: azynq
* Target device:  xa7z010-clg225-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |       14|       14|         5|          1|          1|    11|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.08>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 9 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [HLS_Code/fir.c:3]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [HLS_Code/fir.c:4]   --->   Operation 16 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln15 = store i32 0, i32 %acc" [HLS_Code/fir.c:15]   --->   Operation 17 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln15 = store i5 10, i5 %i" [HLS_Code/fir.c:15]   --->   Operation 18 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body" [HLS_Code/fir.c:15]   --->   Operation 19 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i"   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_1, i32 4" [HLS_Code/fir.c:15]   --->   Operation 22 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %tmp, void %for.body.split, void %for.end" [HLS_Code/fir.c:15]   --->   Operation 23 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_cast1 = zext i5 %i_1"   --->   Operation 24 'zext' 'i_cast1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = trunc i5 %i_1"   --->   Operation 25 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11" [HLS_Code/fir.c:11]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [HLS_Code/fir.c:15]   --->   Operation 27 'specloopname' 'specloopname_ln15' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.78ns)   --->   "%icmp_ln16 = icmp_eq  i5 %i_1, i5 0" [HLS_Code/fir.c:16]   --->   Operation 28 'icmp' 'icmp_ln16' <Predicate = (!tmp)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %if.else, void %if.then" [HLS_Code/fir.c:16]   --->   Operation 29 'br' 'br_ln16' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln20 = add i4 %empty, i4 15" [HLS_Code/fir.c:20]   --->   Operation 30 'add' 'add_ln20' <Predicate = (!tmp & !icmp_ln16)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i4 %add_ln20" [HLS_Code/fir.c:20]   --->   Operation 31 'zext' 'zext_ln20' <Predicate = (!tmp & !icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln20" [HLS_Code/fir.c:20]   --->   Operation 32 'getelementptr' 'shift_reg_addr' <Predicate = (!tmp & !icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%shift_reg_load = load i4 %shift_reg_addr" [HLS_Code/fir.c:20]   --->   Operation 33 'load' 'shift_reg_load' <Predicate = (!tmp & !icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i7 %c, i64 0, i64 %i_cast1" [HLS_Code/fir.c:21]   --->   Operation 34 'getelementptr' 'c_addr' <Predicate = (!tmp & !icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%c_load = load i4 %c_addr" [HLS_Code/fir.c:21]   --->   Operation 35 'load' 'c_load' <Predicate = (!tmp & !icmp_ln16)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 11> <ROM>
ST_1 : Operation 36 [1/1] (2.32ns)   --->   "%store_ln18 = store i32 %x_read, i32 0" [HLS_Code/fir.c:18]   --->   Operation 36 'store' 'store_ln18' <Predicate = (!tmp & icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc" [HLS_Code/fir.c:19]   --->   Operation 37 'br' 'br_ln19' <Predicate = (!tmp & icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.78ns)   --->   "%add_ln15 = add i5 %i_1, i5 31" [HLS_Code/fir.c:15]   --->   Operation 38 'add' 'add_ln15' <Predicate = (!tmp)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln15 = store i5 %add_ln15, i5 %i" [HLS_Code/fir.c:15]   --->   Operation 39 'store' 'store_ln15' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body" [HLS_Code/fir.c:15]   --->   Operation 40 'br' 'br_ln15' <Predicate = (!tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 41 [1/2] (2.32ns)   --->   "%shift_reg_load = load i4 %shift_reg_addr" [HLS_Code/fir.c:20]   --->   Operation 41 'load' 'shift_reg_load' <Predicate = (!icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr i32 %shift_reg, i64 0, i64 %i_cast1" [HLS_Code/fir.c:20]   --->   Operation 42 'getelementptr' 'shift_reg_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln20 = store i32 %shift_reg_load, i4 %shift_reg_addr_1" [HLS_Code/fir.c:20]   --->   Operation 43 'store' 'store_ln20' <Predicate = (!icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 44 [1/2] (2.32ns)   --->   "%c_load = load i4 %c_addr" [HLS_Code/fir.c:21]   --->   Operation 44 'load' 'c_load' <Predicate = (!icmp_ln16)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 11> <ROM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i7 %c_load" [HLS_Code/fir.c:21]   --->   Operation 45 'sext' 'sext_ln21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (6.91ns)   --->   "%mul_ln21 = mul i32 %sext_ln21, i32 %shift_reg_load" [HLS_Code/fir.c:21]   --->   Operation 46 'mul' 'mul_ln21' <Predicate = (!icmp_ln16)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 47 [1/2] (6.91ns)   --->   "%mul_ln21 = mul i32 %sext_ln21, i32 %shift_reg_load" [HLS_Code/fir.c:21]   --->   Operation 47 'mul' 'mul_ln21' <Predicate = (!icmp_ln16)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc" [HLS_Code/fir.c:24]   --->   Operation 52 'load' 'acc_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln24 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc_load_1" [HLS_Code/fir.c:24]   --->   Operation 53 'write' 'write_ln24' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [HLS_Code/fir.c:25]   --->   Operation 54 'ret' 'ret_ln25' <Predicate = (tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [HLS_Code/fir.c:21]   --->   Operation 48 'load' 'acc_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.55ns)   --->   "%acc_1 = add i32 %mul_ln21, i32 %acc_load" [HLS_Code/fir.c:21]   --->   Operation 49 'add' 'acc_1' <Predicate = (!icmp_ln16)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln21 = store i32 %acc_1, i32 %acc" [HLS_Code/fir.c:21]   --->   Operation 50 'store' 'store_ln21' <Predicate = (!icmp_ln16)> <Delay = 1.58>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 51 'br' 'br_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[02]; IO mode=ap_memory:ce=0
Port [ c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010000]
acc                    (alloca           ) [ 011111]
spectopmodule_ln3      (spectopmodule    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
x_read                 (read             ) [ 000000]
store_ln15             (store            ) [ 000000]
store_ln15             (store            ) [ 000000]
br_ln15                (br               ) [ 000000]
i_1                    (load             ) [ 000000]
specpipeline_ln0       (specpipeline     ) [ 000000]
tmp                    (bitselect        ) [ 011110]
br_ln15                (br               ) [ 000000]
i_cast1                (zext             ) [ 011000]
empty                  (trunc            ) [ 000000]
speclooptripcount_ln11 (speclooptripcount) [ 000000]
specloopname_ln15      (specloopname     ) [ 000000]
icmp_ln16              (icmp             ) [ 011111]
br_ln16                (br               ) [ 000000]
add_ln20               (add              ) [ 000000]
zext_ln20              (zext             ) [ 000000]
shift_reg_addr         (getelementptr    ) [ 011000]
c_addr                 (getelementptr    ) [ 011000]
store_ln18             (store            ) [ 000000]
br_ln19                (br               ) [ 000000]
add_ln15               (add              ) [ 000000]
store_ln15             (store            ) [ 000000]
br_ln15                (br               ) [ 000000]
shift_reg_load         (load             ) [ 010110]
shift_reg_addr_1       (getelementptr    ) [ 000000]
store_ln20             (store            ) [ 000000]
c_load                 (load             ) [ 010100]
sext_ln21              (sext             ) [ 010010]
mul_ln21               (mul              ) [ 010001]
acc_load               (load             ) [ 000000]
acc_1                  (add              ) [ 000000]
store_ln21             (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
acc_load_1             (load             ) [ 000000]
write_ln24             (write            ) [ 000000]
ret_ln25               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="acc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="x_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln24_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln24/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="shift_reg_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="4" slack="0"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="0"/>
<pin id="95" dir="0" index="4" bw="4" slack="0"/>
<pin id="96" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="98" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_load/1 store_ln18/1 store_ln20/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="c_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="5" slack="0"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="shift_reg_addr_1_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="1"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln21/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln15_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln15_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="0" index="1" bw="5" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_1_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="5" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_cast1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="empty_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln16_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln20_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln20_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln15_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln15_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="5" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln21_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="acc_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="4"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="acc_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln21_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="4"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="acc_load_1_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="3"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load_1/4 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="214" class="1005" name="acc_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="222" class="1005" name="tmp_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="3"/>
<pin id="224" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="226" class="1005" name="i_cast1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="231" class="1005" name="icmp_ln16_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="235" class="1005" name="shift_reg_addr_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="240" class="1005" name="c_addr_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="1"/>
<pin id="242" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="245" class="1005" name="shift_reg_load_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_load "/>
</bind>
</comp>

<comp id="250" class="1005" name="c_load_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="1"/>
<pin id="252" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="255" class="1005" name="sext_ln21_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21 "/>
</bind>
</comp>

<comp id="260" class="1005" name="mul_ln21_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="60" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="54" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="99"><net_src comp="83" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="54" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="70" pin="2"/><net_sink comp="90" pin=4"/></net>

<net id="114"><net_src comp="56" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="54" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="90" pin="7"/><net_sink comp="90" pin=1"/></net>

<net id="123"><net_src comp="115" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="138" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="138" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="157"><net_src comp="138" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="138" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="154" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="179"><net_src comp="138" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="58" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="186" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="210"><net_src comp="62" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="217"><net_src comp="66" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="221"><net_src comp="214" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="225"><net_src comp="141" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="149" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="234"><net_src comp="158" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="83" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="243"><net_src comp="100" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="248"><net_src comp="90" pin="7"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="253"><net_src comp="107" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="258"><net_src comp="186" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="263"><net_src comp="124" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="193" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {4 }
	Port: shift_reg | {1 2 }
 - Input state : 
	Port: fir : x | {1 }
	Port: fir : shift_reg | {1 2 }
	Port: fir : c | {1 2 }
  - Chain level:
	State 1
		store_ln15 : 1
		store_ln15 : 1
		i_1 : 1
		tmp : 2
		br_ln15 : 3
		i_cast1 : 2
		empty : 2
		icmp_ln16 : 2
		br_ln16 : 3
		add_ln20 : 3
		zext_ln20 : 4
		shift_reg_addr : 5
		shift_reg_load : 6
		c_addr : 3
		c_load : 4
		add_ln15 : 2
		store_ln15 : 3
	State 2
		store_ln20 : 1
	State 3
		mul_ln21 : 1
	State 4
		write_ln24 : 1
	State 5
		acc_1 : 1
		store_ln21 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_124       |    2    |   165   |    50   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln20_fu_164    |    0    |    0    |    13   |
|    add   |     add_ln15_fu_175    |    0    |    0    |    13   |
|          |      acc_1_fu_193      |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln16_fu_158    |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_70   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln24_write_fu_76 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|       tmp_fu_141       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |     i_cast1_fu_149     |    0    |    0    |    0    |
|          |    zext_ln20_fu_170    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |      empty_fu_154      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln21_fu_186    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |   165   |   128   |
|----------|------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|    c    |    0   |    7   |    2   |    -   |
|shift_reg|    0   |   64   |    6   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   71   |    8   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      acc_reg_214     |   32   |
|    c_addr_reg_240    |    4   |
|    c_load_reg_250    |    7   |
|    i_cast1_reg_226   |   64   |
|       i_reg_207      |    5   |
|   icmp_ln16_reg_231  |    1   |
|   mul_ln21_reg_260   |   32   |
|   sext_ln21_reg_255  |   32   |
|shift_reg_addr_reg_235|    4   |
|shift_reg_load_reg_245|   32   |
|      tmp_reg_222     |    1   |
+----------------------+--------+
|         Total        |   214  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_107 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_124    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   22   ||  4.8833 ||    32   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |   165  |   128  |    -   |
|   Memory  |    0   |    -   |    -   |   71   |    8   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   32   |    -   |
|  Register |    -   |    -   |    -   |   214  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |    4   |   450  |   168  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
