
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 2.92

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.33 source latency clk_counter[1]$_DFFE_PN0P_/CLK ^
  -0.33 target latency state[2]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx$_DFFE_PN1P_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net14 (net)
                  0.06    0.00    0.73 ^ input9/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.16    0.17    0.89 ^ input9/X (sky130_fd_sc_hd__clkbuf_1)
                                         net10 (net)
                  0.16    0.00    0.89 ^ tx$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.89   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.21    0.33 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.14    0.00    0.33 ^ tx$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.33   clock reconvergence pessimism
                          0.17    0.50   library removal time
                                  0.50   data required time
-----------------------------------------------------------------------------
                                  0.50   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: data_in[6] (input port clocked by core_clock)
Endpoint: data_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ data_in[6] (in)
                                         data_in[6] (net)
                  0.00    0.00    0.20 ^ input7/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.07    0.27 ^ input7/X (sky130_fd_sc_hd__clkbuf_1)
                                         net8 (net)
                  0.05    0.00    0.27 ^ _160_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.39 ^ _160_/X (sky130_fd_sc_hd__mux2_1)
                                         _015_ (net)
                  0.04    0.00    0.39 ^ data_reg[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.39   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    13    0.04    0.14    0.21    0.33 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.14    0.00    0.33 ^ data_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_index[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net14 (net)
                  0.06    0.00    0.73 ^ input9/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.16    0.17    0.89 ^ input9/X (sky130_fd_sc_hd__clkbuf_1)
                                         net10 (net)
                  0.16    0.00    0.89 ^ hold1/A (sky130_fd_sc_hd__buf_8)
    21    0.11    0.18    0.23    1.12 ^ hold1/X (sky130_fd_sc_hd__buf_8)
                                         net1 (net)
                  0.18    0.00    1.13 ^ bit_index[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.13   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.21    5.33 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.14    0.00    5.33 ^ bit_index[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.33   clock reconvergence pessimism
                          0.21    5.54   library recovery time
                                  5.54   data required time
-----------------------------------------------------------------------------
                                  5.54   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  4.41   slack (MET)


Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    13    0.04    0.14    0.21    0.33 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.14    0.00    0.33 ^ clk_counter[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.02    0.17    0.45    0.78 ^ clk_counter[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_counter[1] (net)
                  0.17    0.00    0.78 ^ _094_/A (sky130_fd_sc_hd__inv_1)
     1    0.00    0.05    0.07    0.85 v _094_/Y (sky130_fd_sc_hd__inv_1)
                                         _089_ (net)
                  0.05    0.00    0.85 v _182_/B (sky130_fd_sc_hd__ha_1)
     1    0.00    0.04    0.17    1.03 v _182_/COUT (sky130_fd_sc_hd__ha_1)
                                         _090_ (net)
                  0.04    0.00    1.03 v _098_/D (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.57    0.44    1.46 ^ _098_/Y (sky130_fd_sc_hd__nor4_1)
                                         _055_ (net)
                  0.57    0.00    1.46 ^ _099_/B (sky130_fd_sc_hd__or2_0)
     3    0.01    0.18    0.26    1.72 ^ _099_/X (sky130_fd_sc_hd__or2_0)
                                         _056_ (net)
                  0.18    0.00    1.72 ^ _109_/A (sky130_fd_sc_hd__buf_2)
    10    0.04    0.19    0.26    1.98 ^ _109_/X (sky130_fd_sc_hd__buf_2)
                                         _065_ (net)
                  0.19    0.00    1.98 ^ _140_/B1 (sky130_fd_sc_hd__o21ai_0)
     2    0.01    0.11    0.15    2.13 v _140_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _028_ (net)
                  0.11    0.00    2.13 v _148_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.16    0.20    2.34 ^ _148_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _007_ (net)
                  0.16    0.00    2.34 ^ clk_counter[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.34   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.21    5.33 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.14    0.00    5.33 ^ clk_counter[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.33   clock reconvergence pessimism
                         -0.07    5.26   library setup time
                                  5.26   data required time
-----------------------------------------------------------------------------
                                  5.26   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                  2.92   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_index[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net14 (net)
                  0.06    0.00    0.73 ^ input9/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.16    0.17    0.89 ^ input9/X (sky130_fd_sc_hd__clkbuf_1)
                                         net10 (net)
                  0.16    0.00    0.89 ^ hold1/A (sky130_fd_sc_hd__buf_8)
    21    0.11    0.18    0.23    1.12 ^ hold1/X (sky130_fd_sc_hd__buf_8)
                                         net1 (net)
                  0.18    0.00    1.13 ^ bit_index[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.13   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.21    5.33 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.14    0.00    5.33 ^ bit_index[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.33   clock reconvergence pessimism
                          0.21    5.54   library recovery time
                                  5.54   data required time
-----------------------------------------------------------------------------
                                  5.54   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  4.41   slack (MET)


Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    13    0.04    0.14    0.21    0.33 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.14    0.00    0.33 ^ clk_counter[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.02    0.17    0.45    0.78 ^ clk_counter[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_counter[1] (net)
                  0.17    0.00    0.78 ^ _094_/A (sky130_fd_sc_hd__inv_1)
     1    0.00    0.05    0.07    0.85 v _094_/Y (sky130_fd_sc_hd__inv_1)
                                         _089_ (net)
                  0.05    0.00    0.85 v _182_/B (sky130_fd_sc_hd__ha_1)
     1    0.00    0.04    0.17    1.03 v _182_/COUT (sky130_fd_sc_hd__ha_1)
                                         _090_ (net)
                  0.04    0.00    1.03 v _098_/D (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.57    0.44    1.46 ^ _098_/Y (sky130_fd_sc_hd__nor4_1)
                                         _055_ (net)
                  0.57    0.00    1.46 ^ _099_/B (sky130_fd_sc_hd__or2_0)
     3    0.01    0.18    0.26    1.72 ^ _099_/X (sky130_fd_sc_hd__or2_0)
                                         _056_ (net)
                  0.18    0.00    1.72 ^ _109_/A (sky130_fd_sc_hd__buf_2)
    10    0.04    0.19    0.26    1.98 ^ _109_/X (sky130_fd_sc_hd__buf_2)
                                         _065_ (net)
                  0.19    0.00    1.98 ^ _140_/B1 (sky130_fd_sc_hd__o21ai_0)
     2    0.01    0.11    0.15    2.13 v _140_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _028_ (net)
                  0.11    0.00    2.13 v _148_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.16    0.20    2.34 ^ _148_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _007_ (net)
                  0.16    0.00    2.34 ^ clk_counter[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.34   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.21    5.33 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.14    0.00    5.33 ^ clk_counter[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.33   clock reconvergence pessimism
                         -0.07    5.26   library setup time
                                  5.26   data required time
-----------------------------------------------------------------------------
                                  5.26   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                  2.92   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.9200783371925354

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6190

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.015760498121380806

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7481

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.21    0.33 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.33 ^ clk_counter[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.45    0.78 ^ clk_counter[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.07    0.85 v _094_/Y (sky130_fd_sc_hd__inv_1)
   0.17    1.03 v _182_/COUT (sky130_fd_sc_hd__ha_1)
   0.44    1.46 ^ _098_/Y (sky130_fd_sc_hd__nor4_1)
   0.26    1.72 ^ _099_/X (sky130_fd_sc_hd__or2_0)
   0.26    1.98 ^ _109_/X (sky130_fd_sc_hd__buf_2)
   0.15    2.13 v _140_/Y (sky130_fd_sc_hd__o21ai_0)
   0.20    2.34 ^ _148_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    2.34 ^ clk_counter[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.34   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.21    5.33 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.33 ^ clk_counter[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.33   clock reconvergence pessimism
  -0.07    5.26   library setup time
           5.26   data required time
---------------------------------------------------------
           5.26   data required time
          -2.34   data arrival time
---------------------------------------------------------
           2.92   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: data_reg[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.21    0.33 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.33 ^ data_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.38    0.71 ^ data_reg[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.83 ^ _156_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.83 ^ data_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.83   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.21    0.33 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.33 ^ data_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.33   clock reconvergence pessimism
  -0.02    0.31   library hold time
           0.31   data required time
---------------------------------------------------------
           0.31   data required time
          -0.83   data arrival time
---------------------------------------------------------
           0.52   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.3294

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.3293

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.3357

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
2.9203

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
125.028899

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.63e-04   8.26e-05   2.66e-10   3.46e-04  41.8%
Combinational          1.50e-04   1.85e-04   2.68e-10   3.35e-04  40.5%
Clock                  8.12e-05   6.47e-05   2.79e-11   1.46e-04  17.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.95e-04   3.32e-04   5.62e-10   8.27e-04 100.0%
                          59.9%      40.1%       0.0%
