<!DOCTYPE html>
<html class="no-js" lang="en">
<head>

  <title>Questa Intel FPGA Starter 小记（一） &mdash; 1+1=10</title>
  <meta charset="utf-8" />
  <meta name="generator" content="Pelican" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta name="author" content="Debao Zhang">
    <meta name="description" content="记记笔记，放松一下..." />
    <link href="https://blog.debao.me/feeds/all.atom.xml" type="application/atom+xml" rel="alternate" title="1+1=10 Full Atom Feed" />
    <link href="https://blog.debao.me/feeds/atom.xml" type="application/atom+xml" rel="alternate" title="1+1=10 Atom Feed" />
    <link href="https://blog.debao.me/feeds/ee.atom.xml" type="application/atom+xml" rel="alternate" title="1+1=10 Categories Atom Feed" />

    
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.16.11/dist/katex.min.css" integrity="sha384-nB0miv6/jRmo5UMMR1wu3Gz6NLsoTkbqJghGIsx//Rlm+ZU03BU6SQNC66uf4l5+" crossorigin="anonymous">
    <script defer src="https://cdn.jsdelivr.net/npm/katex@0.16.11/dist/katex.min.js" integrity="sha384-7zkQWkzuo3B5mTepMUcHkMB5jZaolc2xDwL6VFqjFALcbeS9Ggm/Yr2r3Dy4lfFg" crossorigin="anonymous"></script>
    <script>document.addEventListener("DOMContentLoaded", function () {
 var mathElements = document.getElementsByClassName("math");
 var macros = [];
 for (var i = 0; i < mathElements.length; i++) {
  var texText = mathElements[i].firstChild;
  if (mathElements[i].tagName == "SPAN" || mathElements[i].tagName === "DIV") {
   katex.render(texText.data, mathElements[i], {
    displayMode: mathElements[i].classList.contains('display'),
    throwOnError: false,
    macros: macros,
    fleqn: false
   });
}}});
    </script>





  <!-- http://t.co/dKP3o1e -->
  <meta name="HandheldFriendly" content="True">
  <meta name="MobileOptimized" content="320">
  <meta name="viewport" content="width=device-width, initial-scale=1">


    <link href="https://blog.debao.me/favicon.png" rel="icon">

  <link href="https://blog.debao.me/theme/css/main.css" media="screen, projection"
        rel="stylesheet" type="text/css">

</head>

<body>
  <header role="banner"><hgroup>
  <h1><a href="https://blog.debao.me/">1+1=10</a></h1>
    <h2>记记笔记，放松一下...</h2>
</hgroup></header>
  <nav role="navigation"><ul class="subscription" data-subscription="rss">
  <li><a href="https://blog.debao.me/feeds/atom.xml" rel="subscribe-atom">Atom</a></li>
</ul>

<form action="https://www.google.com/search" method="get">
  <fieldset role="search">
    <input type="hidden" name="sitesearch" value="blog.debao.me">
    <input class="search" type="text" name="q" results="0" placeholder="Search"/>
  </fieldset>
</form>

<ul class="main-navigation">
</ul></nav>
  <div id="main">
    <div id="content">
<div>
  <article class="hentry" role="article">
<header>
      <h1 class="entry-title">Questa Intel FPGA Starter 小记（一）</h1>
    <p class="meta">
<time datetime="2024-05-22T22:04:00+08:00" pubdate>Wed 22 May 2024</time>    </p>
</header>

  <div class="entry-content"><blockquote>
<p>接前面<a href="https://blog.debao.me/2024/05/notes-on-intel-quartus-prime-4/">Quartus Prime Lite小记四</a>，已经安装了 Questa Intel FPGA Starter 版本。不妨使用这个版本，简单且认真地了解一下Questa这个仿真软件怎么用...</p>
</blockquote>
<p>对于Questa来说，基本的仿真流程如下：</p>
<ul>
<li>创建工作库（使用 vlib)</li>
</ul>
<ul>
<li>编译设计文件（对verilog来说，使用 vlog)</li>
</ul>
<ul>
<li>加载与仿真（使用 vsim)</li>
</ul>
<ul>
<li>调试结果</li>
</ul>
<p>另外，还有一个基于项目的仿真流程：</p>
<ul>
<li>创建项目</li>
</ul>
<ul>
<li>添加文件到项目</li>
</ul>
<ul>
<li>编译设计文件</li>
</ul>
<ul>
<li>运行仿真</li>
</ul>
<ul>
<li>调试结果</li>
</ul>
<p>我们先了解基本的仿真流程</p>
<h2 id="_1">从一个计数器开始？</h2>
<blockquote>
<p>试着找一个verilog的入门例子，看看能不能仿真起来...</p>
</blockquote>
<p><img alt="questa-result" src="https://blog.debao.me/images/fpga/questa-result-1.png"></p>
<p>用verilog编写了一个计数器模块，文件名 counter.v：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span>
<span class="normal">2</span>
<span class="normal">3</span>
<span class="normal">4</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">counter</span><span class="p">(</span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">count</span><span class="p">,</span><span class="w"> </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="k">input</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">reset</span><span class="p">);</span>
<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span>
<span class="w">        </span><span class="n">count</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">8&#39;h00</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">count</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">8&#39;h01</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></div></td></tr></table></div>

<p>或者写成这样：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span>
<span class="normal">2</span>
<span class="normal">3</span>
<span class="normal">4</span>
<span class="normal">5</span>
<span class="normal">6</span>
<span class="normal">7</span>
<span class="normal">8</span>
<span class="normal">9</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">counter</span><span class="p">(</span><span class="n">count</span><span class="p">,</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">reset</span><span class="p">);</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">count</span><span class="p">;</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">reset</span><span class="p">;</span>

<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">count</span><span class="p">;</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span>
<span class="w">        </span><span class="n">count</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">8&#39;h00</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">count</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">8&#39;h01</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></div></td></tr></table></div>

<p>要进行仿真，需要再编写一个testbench文件，比如命名 tb_counter.v</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span>
<span class="normal">18</span>
<span class="normal">19</span>
<span class="normal">20</span>
<span class="normal">21</span>
<span class="normal">22</span>
<span class="normal">23</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span>

<span class="k">module</span><span class="w"> </span><span class="n">test_counter</span><span class="p">;</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">reset</span><span class="p">;</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">count</span><span class="p">;</span>

<span class="w">    </span><span class="c1">// Instantiate the counter device under test (DUT)</span>
<span class="w">    </span><span class="n">counter</span><span class="w"> </span><span class="n">dut</span><span class="w"> </span><span class="p">(</span><span class="n">count</span><span class="p">,</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">reset</span><span class="p">);</span>

<span class="w">    </span><span class="c1">// Generate a clock with a period of 20 ns</span>
<span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">clk</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">        </span><span class="k">forever</span><span class="w"> </span><span class="p">#</span><span class="mh">10</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">!</span><span class="n">clk</span><span class="p">;</span><span class="w">  </span><span class="c1">// Toggle clock every 10 ns</span>
<span class="w">    </span><span class="k">end</span>

<span class="w">    </span><span class="c1">// Generate a reset pulse</span>
<span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">reset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w">       </span><span class="c1">// Initial reset state</span>
<span class="w">        </span><span class="p">#</span><span class="mh">5</span><span class="w"> </span><span class="n">reset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w">    </span><span class="c1">// Assert reset after 5 ns</span>
<span class="w">        </span><span class="p">#</span><span class="mh">4</span><span class="w"> </span><span class="n">reset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w">    </span><span class="c1">// Deassert reset after 9 ns total</span>
<span class="w">    </span><span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div></td></tr></table></div>

<blockquote>
<p>注意：第一行的格式
<code>`timescale &lt;time_unit&gt; / &lt;time_precision&gt;</code>，时间单位用于表明仿真中的1个时间单位对应现实世界中多长时间。 </p>
</blockquote>
<p>我们可以用questa提供的编译verilog与systemverilog的命令行工具vlog，对上面的代码进行编译：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span></pre></div></td><td class="code"><div><pre><span></span><code>vlog counter.v tb_counter.v
</code></pre></div></td></tr></table></div>

<p>编译结果在work文件夹内（二进制文件？）</p>
<p>而后使用questa的命令行工具 vsim 启动 questa：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span></pre></div></td><td class="code"><div><pre><span></span><code>vsim -voptargs=+acc test_counter work.tb_counter
</code></pre></div></td></tr></table></div>

<p>注意，选项<code>-voptargs=+acc</code>`是为了保障信号可见性。（因为我们这个例子跳过了vopt命令，不然，可以给vopt命令传入<code>+acc</code>选项，也可以实现类似效果）。</p>
<p>而后，需要在界面上进行操作，添加wave，并执行run仿真。</p>
<h3 id="ui1do">规避UI，操作1（.do)？</h3>
<p>其实这些UI操作，可以直接合并到前面的命令行中，变成：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span></pre></div></td><td class="code"><div><pre><span></span><code>vsim -voptargs=+acc work.tb_counter -do &quot;add wave -position end /tb_counter/*; run 2000&quot;
</code></pre></div></td></tr></table></div>

<p>每次这样敲命令太长的话，可以把引号中的内容写入到一个myrun.do文件：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span>
<span class="normal">2</span></pre></div></td><td class="code"><div><pre><span></span><code>add wave -position end /tb_counter/*
run 2000
</code></pre></div></td></tr></table></div>

<p>而后</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span></pre></div></td><td class="code"><div><pre><span></span><code>vsim -voptargs=+acc work.tb_counter -do myrun.do
</code></pre></div></td></tr></table></div>

<p>注意，生成的波形文件是二进制文件，默认命名 vsim.wlf，可以通过命令行参数来修改它</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="nv">vsim</span><span class="w"> </span><span class="o">-</span><span class="nv">wlf</span><span class="w"> </span><span class="nv">mycounter</span>.<span class="nv">wlf</span><span class="w"> </span><span class="o">-</span><span class="nv">voptargs</span><span class="o">=+</span><span class="nv">acc</span><span class="w"> </span><span class="nv">work</span>.<span class="nv">tb</span>.<span class="nv">counter</span><span class="w"> </span><span class="o">-</span><span class="k">do</span><span class="w"> </span><span class="nv">myrun</span>.<span class="k">do</span>
</code></pre></div></td></tr></table></div>

<blockquote>
<p>在Questa中，可以打开这个波形文件进行查看。wlf是 Waveform Logging Format缩写。</p>
</blockquote>
<p>这个myrun.do文件，可以继续进行扩展，比如，像下面这样：</p>
<ul>
<li>添加波形</li>
</ul>
<ul>
<li>控制时钟</li>
</ul>
<ul>
<li>添加复位信号</li>
</ul>
<ul>
<li>运行仿真</li>
</ul>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span></pre></div></td><td class="code"><div><pre><span></span><code>    vsim tb_counter_opt
    add wave count
    add wave clk
    add wave reset
    force -freeze clk 0 0, 1 {50 ns} -r 100
    force reset 1
    run 100
    force reset 0
    run 300
    force reset 1
    run 400
    force reset 0
    run 200
</code></pre></div></td></tr></table></div>

<h3 id="ui2tcl">规避UI，操作2（.tcl)？</h3>
<blockquote>
<p>前面用了 .do文件，其内部是在sim下运行的指令。尽管如此，.do文件其实就是tcl脚本，我们可以在其内部直接使用tcl各种语法。</p>
</blockquote>
<p>除了使用do文件，我们可以写成 .tcl 文件，比如 myrun.tcl</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span>
<span class="normal">2</span>
<span class="normal">3</span>
<span class="normal">4</span>
<span class="normal">5</span>
<span class="normal">6</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="nv">vsim</span><span class="w"> </span><span class="o">-</span>voptargs<span class="err">=</span><span class="o">+</span>acc<span class="w">  </span>work.tb_counter

<span class="nv">add</span><span class="w"> </span>wave<span class="w"> </span><span class="o">-</span>position<span class="w"> </span>end<span class="w"> </span><span class="o">/</span>tb_counter<span class="o">/*</span>

<span class="c">#run -all</span>
<span class="nv">run</span><span class="w"> </span><span class="mi">2000</span>
</code></pre></div></td></tr></table></div>

<p>通过如下命令执行</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="nv">vsim</span><span class="w"> </span><span class="o">-</span><span class="k">do</span><span class="w"> </span><span class="nv">myrun</span>.<span class="nv">tcl</span>
</code></pre></div></td></tr></table></div>

<blockquote>
<p>vsim 还可以接受一个 `-c` 参数，用它之后，将不会出现UI界面，只能在控制台下仿真。</p>
</blockquote>
<h2 id="_2">命令</h2>
<p>前面用到两个命令</p>
<ul>
<li>vlog：执行verilog或systemverilog的编译</li>
</ul>
<ul>
<li>vsim：执行仿真</li>
</ul>
<p>其实也有其他很多命令，比如：</p>
<h3 id="vlib">vlib</h3>
<p>由于Questa仿真，需要先创建一个library库，而我前面的测试结果是vlog命令执行时会自动创建这个库。<strong>网上给的信息与此不太相符，很多信息说vlog不会自动调用vlib，从而...</strong></p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span>
<span class="normal">2</span></pre></div></td><td class="code"><div><pre><span></span><code>vlib work
vlog counter.v tb_counter.v
</code></pre></div></td></tr></table></div>

<ul>
<li>先使用 vlib 创建一个库（此处创建一个work的文件夹，其内部有一个<code>_info</code>文本文件）</li>
</ul>
<ul>
<li>而后vlog会将编译结果放入到这个库中(默认名字 work)</li>
</ul>
<p>这个库的名字可以修改的，比如：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span>
<span class="normal">2</span></pre></div></td><td class="code"><div><pre><span></span><code>vlib my_test_lib
vlog -work my_test_lib counter.v tb_counter.v
</code></pre></div></td></tr></table></div>

<h3 id="vopt">vopt</h3>
<blockquote>
<p>vopt 代表 "Verification Optimization"，主要目的是提高仿真效率，从而加快仿真速度。虽然优化可能会使某些内部信号在仿真中不可见（因为它们可能被优化掉了），但通常可以通过特定的选项来保留这些信号，以便于调试。</p>
</blockquote>
<p>vlog之后，我们可以执行vopt命令</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span></pre></div></td><td class="code"><div><pre><span></span><code>vopt +acc tb_counter -o tb_counter_opt
</code></pre></div></td></tr></table></div>

<p>而后用 vsim 来对 <code>tb_counter_opt</code> 进行仿真</p>
<p>使用vopt时，完整的脚本 myrun2.tcl 如下：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span>
<span class="normal">2</span>
<span class="normal">3</span>
<span class="normal">4</span>
<span class="normal">5</span>
<span class="normal">6</span>
<span class="normal">7</span>
<span class="normal">8</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="nv">vlog</span><span class="w"> </span><span class="o">*</span>.v
<span class="nv">vopt</span><span class="w"> </span><span class="o">+</span>acc<span class="w"> </span>tb_counter<span class="w"> </span><span class="o">-</span>o<span class="w"> </span>tb_counter_opt
<span class="nv">vsim</span><span class="w"> </span>tb_counter_opt

<span class="nv">add</span><span class="w"> </span>wave<span class="w"> </span><span class="o">-</span>position<span class="w"> </span>end<span class="w"> </span><span class="o">/</span>tb_counter<span class="o">/*</span>

<span class="c">#run -all</span>
<span class="nv">run</span><span class="w"> </span><span class="mi">2000</span>
</code></pre></div></td></tr></table></div>

<p>使用vsim直接执行编译、优化、仿真、添加波形，运行</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="nv">vsim</span><span class="w"> </span><span class="o">-</span><span class="k">do</span><span class="w"> </span><span class="nv">myrun2</span>.<span class="nv">tcl</span>
</code></pre></div></td></tr></table></div>

<h2 id="_3">### 其他</h2>
<ul>
<li>vdel</li>
</ul>
<ul>
<li>vmap</li>
</ul>
<ul>
<li>vcover</li>
</ul>
<ul>
<li>vsimk</li>
</ul>
<ul>
<li>...</li>
</ul>
<h2 id="_4">断言</h2>
<p>testbench 和 软件开发中的单元测试很像。所以我们不需要界面，直接用断言，也是完全可以的</p>
<p>更新后的tb_counter2.v文件：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span>
<span class="normal">18</span>
<span class="normal">19</span>
<span class="normal">20</span>
<span class="normal">21</span>
<span class="normal">22</span>
<span class="normal">23</span>
<span class="normal">24</span>
<span class="normal">25</span>
<span class="normal">26</span>
<span class="normal">27</span>
<span class="normal">28</span>
<span class="normal">29</span>
<span class="normal">30</span>
<span class="normal">31</span>
<span class="normal">32</span>
<span class="normal">33</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span>

<span class="k">module</span><span class="w"> </span><span class="n">test_counter2</span><span class="p">;</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">reset</span><span class="p">;</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">count</span><span class="p">;</span>

<span class="w">    </span><span class="c1">// Instantiate the counter device under test (DUT)</span>
<span class="w">    </span><span class="n">counter</span><span class="w"> </span><span class="n">dut</span><span class="w"> </span><span class="p">(</span><span class="n">count</span><span class="p">,</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">reset</span><span class="p">);</span>

<span class="w">    </span><span class="c1">// Generate a clock with a period of 20 ns</span>
<span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">clk</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">        </span><span class="k">forever</span><span class="w"> </span><span class="p">#</span><span class="mh">10</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">!</span><span class="n">clk</span><span class="p">;</span><span class="w">  </span><span class="c1">// Toggle clock every 10 ns</span>
<span class="w">    </span><span class="k">end</span>

<span class="w">    </span><span class="c1">// Generate a reset pulse</span>
<span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">reset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w">       </span><span class="c1">// Initial reset state</span>
<span class="w">        </span><span class="p">#</span><span class="mh">5</span><span class="w"> </span><span class="n">reset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w">    </span><span class="c1">// Assert reset after 5 ns</span>
<span class="w">        </span><span class="p">#</span><span class="mh">4</span><span class="w"> </span><span class="n">reset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w">    </span><span class="c1">// Deassert reset after 9 ns total</span>
<span class="w">        </span><span class="p">#</span><span class="mh">1</span><span class="p">;</span><span class="w">              </span><span class="c1">// Wait 1 ns to ensure reset propagation</span>
<span class="w">        </span><span class="n">assert</span><span class="p">(</span><span class="n">count</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="n">$error</span><span class="p">(</span><span class="s">&quot;Assertion failed: count is not 0 after reset.&quot;</span><span class="p">);</span>
<span class="w">    </span><span class="k">end</span>

<span class="w">    </span><span class="c1">// Assert that count increments correctly after reset</span>
<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">);</span>
<span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">count</span><span class="w"> </span><span class="o">!==</span><span class="w"> </span><span class="n">count</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="w">                </span><span class="n">$error</span><span class="p">(</span><span class="s">&quot;Assertion failed: count did not increment correctly.&quot;</span><span class="p">);</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">    </span><span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></td></tr></table></div>

<p>完全不用界面的话：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span>
<span class="normal">2</span>
<span class="normal">3</span></pre></div></td><td class="code"><div><pre><span></span><code>vlib work
vlog counter.v tb_counter2.v
vsim -c -do myrun.tcl
</code></pre></div></td></tr></table></div>

<h2 id="vhdl">用VHDL再走一遍？</h2>
<p>用vhdl重写一下前面的verilog计数器，文件名 counter.vhd</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span>
<span class="normal">18</span>
<span class="normal">19</span>
<span class="normal">20</span>
<span class="normal">21</span>
<span class="normal">22</span>
<span class="normal">23</span>
<span class="normal">24</span>
<span class="normal">25</span>
<span class="normal">26</span>
<span class="normal">27</span>
<span class="normal">28</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">IEEE</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">IEEE.STD_LOGIC_1164.</span><span class="k">ALL</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">IEEE.NUMERIC_STD.</span><span class="k">ALL</span><span class="p">;</span><span class="w"> </span><span class="c1">-- 使用 NUMERIC_STD 来处理数值运算</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">counter</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">Port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">count</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">STD_LOGIC_VECTOR</span><span class="p">(</span><span class="mi">7</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">        </span><span class="n">clk</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">STD_LOGIC</span><span class="p">;</span>
<span class="w">        </span><span class="n">reset</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">STD_LOGIC</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="nc">counter</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">Behavioral</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">counter</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="c1">-- 使用 unsigned 类型处理 count_reg 以支持算术运算</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">count_reg</span><span class="o">:</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">(</span><span class="mi">7</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="p">(</span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">);</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">reset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">count_reg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">);</span>
<span class="w">        </span><span class="k">elsif</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">count_reg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">count_reg</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span><span class="w">  </span><span class="c1">-- 正确的加法操作</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>

<span class="w">    </span><span class="c1">-- 将内部的 unsigned 信号转换回 STD_LOGIC_VECTOR 类型输出</span>
<span class="w">    </span><span class="n">count</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">count_reg</span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="nc">Behavioral</span><span class="p">;</span>
</code></pre></div></td></tr></table></div>

<blockquote>
<p>这个东西比verilog版本的长太多了...，先跑通再说，有时间再学习VHDL与Verilog的基本语法</p>
</blockquote>
<p>由于verilog和vhdl可以并存，我们可以继续使用前面例子中的 testbench 文件进行测试，只需要修改一下tcl脚本 myrun3.tcl：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span>
<span class="normal">2</span>
<span class="normal">3</span>
<span class="normal">4</span>
<span class="normal">5</span>
<span class="normal">6</span>
<span class="normal">7</span>
<span class="normal">8</span>
<span class="normal">9</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="w">    </span><span class="nv">vcom</span><span class="w"> </span>counter.vhd
<span class="w">    </span><span class="nv">vlog</span><span class="w"> </span>tb_counter.v
<span class="w">    </span><span class="nv">vopt</span><span class="w"> </span><span class="o">+</span>acc<span class="w"> </span>tb_counter<span class="w"> </span><span class="o">-</span>o<span class="w"> </span>tb_counter_opt
<span class="w">    </span><span class="nv">vsim</span><span class="w"> </span>tb_counter_opt

<span class="w">    </span><span class="nv">add</span><span class="w"> </span>wave<span class="w"> </span><span class="o">-</span>position<span class="w"> </span>end<span class="w"> </span><span class="o">/</span>tb_counter<span class="o">/*</span>

<span class="w">    </span><span class="c">#run -all</span>
<span class="w">    </span><span class="nv">run</span><span class="w"> </span><span class="mi">2000</span>
</code></pre></div></td></tr></table></div>

<p>注意vhdl的编译器用的<code>vcom</code>，其他执行起来就和原来一样：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="nv">vsim</span><span class="w"> </span><span class="o">-</span><span class="k">do</span><span class="w"> </span><span class="nv">myrun3</span>.<span class="nv">tcl</span>
</code></pre></div></td></tr></table></div>

<h2 id="_5">结果</h2>
<p>前面提到仿真结果会存放到一个 .wlf 文件中，在Questa中，可以打开这个波形文件进行查看。wlf是 Waveform Logging Format缩写。</p>
<p>另外，我们还可以生成list文件，使用如下命令</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span>
<span class="normal">2</span></pre></div></td><td class="code"><div><pre><span></span><code>add list -decimal *
write list counter.lst
</code></pre></div></td></tr></table></div>

<p>可以得到如下文件 counter.lst：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span></pre></div></td><td class="code"><div><pre><span></span><code>             ns       /tb_counter/clk            
              delta   /tb_counter/reset          
                          /tb_counter/count      
              0  +0              1&#39;d0 <span class="gs">* *</span>** 
              0  +1              1&#39;d0 <span class="gs">* *</span>** 
             50  +0             -1&#39;d1 <span class="gs">* *</span>** 
            100  +0              1&#39;d0 <span class="gs">* *</span>** 
            100  +1              1&#39;d0 <span class="gs">* *</span>** 
            150  +0             -1&#39;d1 <span class="gs">* *</span>** 
            150  +2             -1&#39;d1 <span class="gs">* *</span>** 
            200  +0              1&#39;d0 <span class="gs">* *</span>** 
            250  +0             -1&#39;d1 <span class="gs">* *</span>** 
            250  +2             -1&#39;d1 <span class="gs">* *</span>** 
            300  +0              1&#39;d0 <span class="gs">* *</span>** 
            350  +0             -1&#39;d1 <span class="gs">* *</span>** 
            350  +2             -1&#39;d1 <span class="gs">* *</span>** 
            400  +0              1&#39;d0 <span class="gs">* *</span>**
</code></pre></div></td></tr></table></div></div>
    <footer>
<p class="meta">
  <span class="byline author vcard">
    Posted by <span class="fn">
        Debao Zhang
    </span>
  </span>
<time datetime="2024-05-22T22:04:00+08:00" pubdate>Wed 22 May 2024</time>  <span class="categories">
    <a class='category' href='https://blog.debao.me/categories/ee.html'>EE</a>
  </span>
  <span class="categories">
    <a class="category" href="https://blog.debao.me/tags/fpga.html">FPGA</a>,    <a class="category" href="https://blog.debao.me/tags/questa.html">Questa</a>  </span>
</p><div class="sharing">
</div>    </footer>
  </article>

</div>
<aside class="sidebar">
  <section>
    <h1>Recent Posts</h1>
    <ul id="recent_posts">
      <li class="post">
          <a href="https://blog.debao.me/2025/02/notes-on-bpm/">BPM 小记</a>
      </li>
      <li class="post">
          <a href="https://blog.debao.me/2025/01/a-brief-note-on-semiconductor-memory-terminology/">半导体存储器术语小记</a>
      </li>
      <li class="post">
          <a href="https://blog.debao.me/2025/01/notes-on-yizhuang-bda-and-e-town/">亦庄、经开区、亦庄新城备忘</a>
      </li>
      <li class="post">
          <a href="https://blog.debao.me/2025/01/freecad-learning-notes-2/">FreeCAD学习小记（二）</a>
      </li>
      <li class="post">
          <a href="https://blog.debao.me/2025/01/what-is-document-no.-37/">37号文是个啥？</a>
      </li>
    </ul>
  </section>
  <section>
      
    <h1>Categories</h1>
    <ul id="recent_posts">
        <li><a href="https://blog.debao.me/categories/c.html">C++</a></li>
        <li><a href="https://blog.debao.me/categories/cax.html">CAx</a></li>
        <li><a href="https://blog.debao.me/categories/ee.html">EE</a></li>
        <li><a href="https://blog.debao.me/categories/esl.html">ESL</a></li>
        <li><a href="https://blog.debao.me/categories/javascript.html">JavaScript</a></li>
        <li><a href="https://blog.debao.me/categories/legal.html">Legal</a></li>
        <li><a href="https://blog.debao.me/categories/python.html">Python</a></li>
        <li><a href="https://blog.debao.me/categories/qt.html">Qt</a></li>
        <li><a href="https://blog.debao.me/categories/science.html">Science</a></li>
        <li><a href="https://blog.debao.me/categories/sem.html">SEM</a></li>
        <li><a href="https://blog.debao.me/categories/tools.html">Tools</a></li>
    </ul>
  </section>
 

  <section>
  <h1>Tags</h1>
    <a href="https://blog.debao.me/tags/python.html">Python</a>,    <a href="https://blog.debao.me/tags/pyside.html">pyside</a>,    <a href="https://blog.debao.me/tags/qt.html">Qt</a>,    <a href="https://blog.debao.me/tags/c.html">C++</a>,    <a href="https://blog.debao.me/tags/pelican.html">pelican</a>,    <a href="https://blog.debao.me/tags/vtk.html">vtk</a>,    <a href="https://blog.debao.me/tags/sem.html">SEM</a>,    <a href="https://blog.debao.me/tags/cmake.html">cmake</a>,    <a href="https://blog.debao.me/tags/qmake.html">qmake</a>,    <a href="https://blog.debao.me/tags/cax.html">CAx</a>,    <a href="https://blog.debao.me/tags/latex.html">latex</a>,    <a href="https://blog.debao.me/tags/markdown.html">markdown</a>,    <a href="https://blog.debao.me/tags/pandoc.html">pandoc</a>,    <a href="https://blog.debao.me/tags/katex.html">katex</a>,    <a href="https://blog.debao.me/tags/vscode.html">vscode</a>,    <a href="https://blog.debao.me/tags/cad.html">cad</a>,    <a href="https://blog.debao.me/tags/stm32.html">STM32</a>,    <a href="https://blog.debao.me/tags/git.html">Git</a>,    <a href="https://blog.debao.me/tags/arm.html">ARM</a>,    <a href="https://blog.debao.me/tags/fpga.html">FPGA</a>,    <a href="https://blog.debao.me/tags/questa.html">Questa</a>,    <a href="https://blog.debao.me/tags/quartus.html">Quartus</a>,    <a href="https://blog.debao.me/tags/eda.html">EDA</a>,    <a href="https://blog.debao.me/tags/opengl.html">opengl</a>,    <a href="https://blog.debao.me/tags/coroutine.html">coroutine</a>,    <a href="https://blog.debao.me/tags/ui.html">ui</a>,    <a href="https://blog.debao.me/tags/javascript.html">javascript</a>,    <a href="https://blog.debao.me/tags/nodejs.html">nodejs</a>,    <a href="https://blog.debao.me/tags/web.html">web</a>,    <a href="https://blog.debao.me/tags/crypto.html">crypto</a>,    <a href="https://blog.debao.me/tags/rsa.html">rsa</a>,    <a href="https://blog.debao.me/tags/der.html">der</a>,    <a href="https://blog.debao.me/tags/openssl.html">openssl</a>,    <a href="https://blog.debao.me/tags/css.html">css</a>,    <a href="https://blog.debao.me/tags/scss.html">scss</a>,    <a href="https://blog.debao.me/tags/ci.html">CI</a>,    <a href="https://blog.debao.me/tags/github.html">github</a>,    <a href="https://blog.debao.me/tags/gitlab.html">gitlab</a>,    <a href="https://blog.debao.me/tags/joomla.html">Joomla</a>,    <a href="https://blog.debao.me/tags/qthread.html">QThread</a>,    <a href="https://blog.debao.me/tags/sdl.html">SDL</a>,    <a href="https://blog.debao.me/tags/qt-macros.html">Qt-Macros</a>,    <a href="https://blog.debao.me/tags/octopress.html">octopress</a>,    <a href="https://blog.debao.me/tags/qt4.html">Qt4</a>  </section>


    <section>
        <h1>Social</h1>
        <ul>
            <li><a href="https://blog.debao.me/feeds/atom.xml" type="application/atom+xml" rel="alternate">Atom</a></li>
            <li><a href="https://github.com/dbzhang800" target="_blank">github</a></li>
            <li><a href="https://www.zhihu.com/people/dbzhang800" target="_blank">zhihu</a></li>
            <li><a href="https://blog.csdn.net/dbzhang800" target="_blank">csdn</a></li>
        </ul>
    </section>

</aside>    </div>
  </div>
  <footer role="contentinfo"><p>
    Copyright &copy;  2010&ndash;2025  Debao Zhang &mdash;
  <span class="credit">Powered by <a href="http://getpelican.com">Pelican</a></span>
</p></footer>
  <script src="https://blog.debao.me/theme/js/modernizr-2.0.js"></script>
  <script src="https://blog.debao.me/theme/js/ender.js"></script>
  <script src="https://blog.debao.me/theme/js/octopress.js" type="text/javascript"></script>
</body>
</html>