

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Fri Oct 21 13:15:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  14.512 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   262151|   262151|  3.804 ms|  3.804 ms|  262152|  262152|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-----------------------+--------------------+---------+---------+----------+----------+--------+--------+---------+
        |                       |                    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |        Instance       |       Module       |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-----------------------+--------------------+---------+---------+----------+----------+--------+--------+---------+
        |Loop_top_loop_proc_U0  |Loop_top_loop_proc  |   262151|   262151|  3.804 ms|  3.804 ms|  262151|  262151|       no|
        +-----------------------+--------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    5|    2652|   2047|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    5|    2652|   2047|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+------+------+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------+--------------------+---------+----+------+------+-----+
    |Loop_top_loop_proc_U0  |Loop_top_loop_proc  |        2|   5|  2652|  2047|    0|
    +-----------------------+--------------------+---------+----+------+------+-----+
    |Total                  |                    |        2|   5|  2652|  2047|    0|
    +-----------------------+--------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|real_sample_0_address0   |  out|    4|   ap_memory|   real_sample_0|         array|
|real_sample_0_ce0        |  out|    1|   ap_memory|   real_sample_0|         array|
|real_sample_0_d0         |  out|   32|   ap_memory|   real_sample_0|         array|
|real_sample_0_q0         |   in|   32|   ap_memory|   real_sample_0|         array|
|real_sample_0_we0        |  out|    1|   ap_memory|   real_sample_0|         array|
|real_sample_0_address1   |  out|    4|   ap_memory|   real_sample_0|         array|
|real_sample_0_ce1        |  out|    1|   ap_memory|   real_sample_0|         array|
|real_sample_0_d1         |  out|   32|   ap_memory|   real_sample_0|         array|
|real_sample_0_q1         |   in|   32|   ap_memory|   real_sample_0|         array|
|real_sample_0_we1        |  out|    1|   ap_memory|   real_sample_0|         array|
|real_sample_1_address0   |  out|    4|   ap_memory|   real_sample_1|         array|
|real_sample_1_ce0        |  out|    1|   ap_memory|   real_sample_1|         array|
|real_sample_1_d0         |  out|   32|   ap_memory|   real_sample_1|         array|
|real_sample_1_q0         |   in|   32|   ap_memory|   real_sample_1|         array|
|real_sample_1_we0        |  out|    1|   ap_memory|   real_sample_1|         array|
|real_sample_1_address1   |  out|    4|   ap_memory|   real_sample_1|         array|
|real_sample_1_ce1        |  out|    1|   ap_memory|   real_sample_1|         array|
|real_sample_1_d1         |  out|   32|   ap_memory|   real_sample_1|         array|
|real_sample_1_q1         |   in|   32|   ap_memory|   real_sample_1|         array|
|real_sample_1_we1        |  out|    1|   ap_memory|   real_sample_1|         array|
|real_sample_2_address0   |  out|    4|   ap_memory|   real_sample_2|         array|
|real_sample_2_ce0        |  out|    1|   ap_memory|   real_sample_2|         array|
|real_sample_2_d0         |  out|   32|   ap_memory|   real_sample_2|         array|
|real_sample_2_q0         |   in|   32|   ap_memory|   real_sample_2|         array|
|real_sample_2_we0        |  out|    1|   ap_memory|   real_sample_2|         array|
|real_sample_2_address1   |  out|    4|   ap_memory|   real_sample_2|         array|
|real_sample_2_ce1        |  out|    1|   ap_memory|   real_sample_2|         array|
|real_sample_2_d1         |  out|   32|   ap_memory|   real_sample_2|         array|
|real_sample_2_q1         |   in|   32|   ap_memory|   real_sample_2|         array|
|real_sample_2_we1        |  out|    1|   ap_memory|   real_sample_2|         array|
|real_sample_3_address0   |  out|    4|   ap_memory|   real_sample_3|         array|
|real_sample_3_ce0        |  out|    1|   ap_memory|   real_sample_3|         array|
|real_sample_3_d0         |  out|   32|   ap_memory|   real_sample_3|         array|
|real_sample_3_q0         |   in|   32|   ap_memory|   real_sample_3|         array|
|real_sample_3_we0        |  out|    1|   ap_memory|   real_sample_3|         array|
|real_sample_3_address1   |  out|    4|   ap_memory|   real_sample_3|         array|
|real_sample_3_ce1        |  out|    1|   ap_memory|   real_sample_3|         array|
|real_sample_3_d1         |  out|   32|   ap_memory|   real_sample_3|         array|
|real_sample_3_q1         |   in|   32|   ap_memory|   real_sample_3|         array|
|real_sample_3_we1        |  out|    1|   ap_memory|   real_sample_3|         array|
|real_sample_4_address0   |  out|    4|   ap_memory|   real_sample_4|         array|
|real_sample_4_ce0        |  out|    1|   ap_memory|   real_sample_4|         array|
|real_sample_4_d0         |  out|   32|   ap_memory|   real_sample_4|         array|
|real_sample_4_q0         |   in|   32|   ap_memory|   real_sample_4|         array|
|real_sample_4_we0        |  out|    1|   ap_memory|   real_sample_4|         array|
|real_sample_4_address1   |  out|    4|   ap_memory|   real_sample_4|         array|
|real_sample_4_ce1        |  out|    1|   ap_memory|   real_sample_4|         array|
|real_sample_4_d1         |  out|   32|   ap_memory|   real_sample_4|         array|
|real_sample_4_q1         |   in|   32|   ap_memory|   real_sample_4|         array|
|real_sample_4_we1        |  out|    1|   ap_memory|   real_sample_4|         array|
|real_sample_5_address0   |  out|    4|   ap_memory|   real_sample_5|         array|
|real_sample_5_ce0        |  out|    1|   ap_memory|   real_sample_5|         array|
|real_sample_5_d0         |  out|   32|   ap_memory|   real_sample_5|         array|
|real_sample_5_q0         |   in|   32|   ap_memory|   real_sample_5|         array|
|real_sample_5_we0        |  out|    1|   ap_memory|   real_sample_5|         array|
|real_sample_5_address1   |  out|    4|   ap_memory|   real_sample_5|         array|
|real_sample_5_ce1        |  out|    1|   ap_memory|   real_sample_5|         array|
|real_sample_5_d1         |  out|   32|   ap_memory|   real_sample_5|         array|
|real_sample_5_q1         |   in|   32|   ap_memory|   real_sample_5|         array|
|real_sample_5_we1        |  out|    1|   ap_memory|   real_sample_5|         array|
|real_sample_6_address0   |  out|    4|   ap_memory|   real_sample_6|         array|
|real_sample_6_ce0        |  out|    1|   ap_memory|   real_sample_6|         array|
|real_sample_6_d0         |  out|   32|   ap_memory|   real_sample_6|         array|
|real_sample_6_q0         |   in|   32|   ap_memory|   real_sample_6|         array|
|real_sample_6_we0        |  out|    1|   ap_memory|   real_sample_6|         array|
|real_sample_6_address1   |  out|    4|   ap_memory|   real_sample_6|         array|
|real_sample_6_ce1        |  out|    1|   ap_memory|   real_sample_6|         array|
|real_sample_6_d1         |  out|   32|   ap_memory|   real_sample_6|         array|
|real_sample_6_q1         |   in|   32|   ap_memory|   real_sample_6|         array|
|real_sample_6_we1        |  out|    1|   ap_memory|   real_sample_6|         array|
|real_sample_7_address0   |  out|    4|   ap_memory|   real_sample_7|         array|
|real_sample_7_ce0        |  out|    1|   ap_memory|   real_sample_7|         array|
|real_sample_7_d0         |  out|   32|   ap_memory|   real_sample_7|         array|
|real_sample_7_q0         |   in|   32|   ap_memory|   real_sample_7|         array|
|real_sample_7_we0        |  out|    1|   ap_memory|   real_sample_7|         array|
|real_sample_7_address1   |  out|    4|   ap_memory|   real_sample_7|         array|
|real_sample_7_ce1        |  out|    1|   ap_memory|   real_sample_7|         array|
|real_sample_7_d1         |  out|   32|   ap_memory|   real_sample_7|         array|
|real_sample_7_q1         |   in|   32|   ap_memory|   real_sample_7|         array|
|real_sample_7_we1        |  out|    1|   ap_memory|   real_sample_7|         array|
|real_sample_8_address0   |  out|    4|   ap_memory|   real_sample_8|         array|
|real_sample_8_ce0        |  out|    1|   ap_memory|   real_sample_8|         array|
|real_sample_8_d0         |  out|   32|   ap_memory|   real_sample_8|         array|
|real_sample_8_q0         |   in|   32|   ap_memory|   real_sample_8|         array|
|real_sample_8_we0        |  out|    1|   ap_memory|   real_sample_8|         array|
|real_sample_8_address1   |  out|    4|   ap_memory|   real_sample_8|         array|
|real_sample_8_ce1        |  out|    1|   ap_memory|   real_sample_8|         array|
|real_sample_8_d1         |  out|   32|   ap_memory|   real_sample_8|         array|
|real_sample_8_q1         |   in|   32|   ap_memory|   real_sample_8|         array|
|real_sample_8_we1        |  out|    1|   ap_memory|   real_sample_8|         array|
|real_sample_9_address0   |  out|    4|   ap_memory|   real_sample_9|         array|
|real_sample_9_ce0        |  out|    1|   ap_memory|   real_sample_9|         array|
|real_sample_9_d0         |  out|   32|   ap_memory|   real_sample_9|         array|
|real_sample_9_q0         |   in|   32|   ap_memory|   real_sample_9|         array|
|real_sample_9_we0        |  out|    1|   ap_memory|   real_sample_9|         array|
|real_sample_9_address1   |  out|    4|   ap_memory|   real_sample_9|         array|
|real_sample_9_ce1        |  out|    1|   ap_memory|   real_sample_9|         array|
|real_sample_9_d1         |  out|   32|   ap_memory|   real_sample_9|         array|
|real_sample_9_q1         |   in|   32|   ap_memory|   real_sample_9|         array|
|real_sample_9_we1        |  out|    1|   ap_memory|   real_sample_9|         array|
|real_sample_10_address0  |  out|    4|   ap_memory|  real_sample_10|         array|
|real_sample_10_ce0       |  out|    1|   ap_memory|  real_sample_10|         array|
|real_sample_10_d0        |  out|   32|   ap_memory|  real_sample_10|         array|
|real_sample_10_q0        |   in|   32|   ap_memory|  real_sample_10|         array|
|real_sample_10_we0       |  out|    1|   ap_memory|  real_sample_10|         array|
|real_sample_10_address1  |  out|    4|   ap_memory|  real_sample_10|         array|
|real_sample_10_ce1       |  out|    1|   ap_memory|  real_sample_10|         array|
|real_sample_10_d1        |  out|   32|   ap_memory|  real_sample_10|         array|
|real_sample_10_q1        |   in|   32|   ap_memory|  real_sample_10|         array|
|real_sample_10_we1       |  out|    1|   ap_memory|  real_sample_10|         array|
|real_sample_11_address0  |  out|    4|   ap_memory|  real_sample_11|         array|
|real_sample_11_ce0       |  out|    1|   ap_memory|  real_sample_11|         array|
|real_sample_11_d0        |  out|   32|   ap_memory|  real_sample_11|         array|
|real_sample_11_q0        |   in|   32|   ap_memory|  real_sample_11|         array|
|real_sample_11_we0       |  out|    1|   ap_memory|  real_sample_11|         array|
|real_sample_11_address1  |  out|    4|   ap_memory|  real_sample_11|         array|
|real_sample_11_ce1       |  out|    1|   ap_memory|  real_sample_11|         array|
|real_sample_11_d1        |  out|   32|   ap_memory|  real_sample_11|         array|
|real_sample_11_q1        |   in|   32|   ap_memory|  real_sample_11|         array|
|real_sample_11_we1       |  out|    1|   ap_memory|  real_sample_11|         array|
|real_sample_12_address0  |  out|    4|   ap_memory|  real_sample_12|         array|
|real_sample_12_ce0       |  out|    1|   ap_memory|  real_sample_12|         array|
|real_sample_12_d0        |  out|   32|   ap_memory|  real_sample_12|         array|
|real_sample_12_q0        |   in|   32|   ap_memory|  real_sample_12|         array|
|real_sample_12_we0       |  out|    1|   ap_memory|  real_sample_12|         array|
|real_sample_12_address1  |  out|    4|   ap_memory|  real_sample_12|         array|
|real_sample_12_ce1       |  out|    1|   ap_memory|  real_sample_12|         array|
|real_sample_12_d1        |  out|   32|   ap_memory|  real_sample_12|         array|
|real_sample_12_q1        |   in|   32|   ap_memory|  real_sample_12|         array|
|real_sample_12_we1       |  out|    1|   ap_memory|  real_sample_12|         array|
|real_sample_13_address0  |  out|    4|   ap_memory|  real_sample_13|         array|
|real_sample_13_ce0       |  out|    1|   ap_memory|  real_sample_13|         array|
|real_sample_13_d0        |  out|   32|   ap_memory|  real_sample_13|         array|
|real_sample_13_q0        |   in|   32|   ap_memory|  real_sample_13|         array|
|real_sample_13_we0       |  out|    1|   ap_memory|  real_sample_13|         array|
|real_sample_13_address1  |  out|    4|   ap_memory|  real_sample_13|         array|
|real_sample_13_ce1       |  out|    1|   ap_memory|  real_sample_13|         array|
|real_sample_13_d1        |  out|   32|   ap_memory|  real_sample_13|         array|
|real_sample_13_q1        |   in|   32|   ap_memory|  real_sample_13|         array|
|real_sample_13_we1       |  out|    1|   ap_memory|  real_sample_13|         array|
|real_sample_14_address0  |  out|    4|   ap_memory|  real_sample_14|         array|
|real_sample_14_ce0       |  out|    1|   ap_memory|  real_sample_14|         array|
|real_sample_14_d0        |  out|   32|   ap_memory|  real_sample_14|         array|
|real_sample_14_q0        |   in|   32|   ap_memory|  real_sample_14|         array|
|real_sample_14_we0       |  out|    1|   ap_memory|  real_sample_14|         array|
|real_sample_14_address1  |  out|    4|   ap_memory|  real_sample_14|         array|
|real_sample_14_ce1       |  out|    1|   ap_memory|  real_sample_14|         array|
|real_sample_14_d1        |  out|   32|   ap_memory|  real_sample_14|         array|
|real_sample_14_q1        |   in|   32|   ap_memory|  real_sample_14|         array|
|real_sample_14_we1       |  out|    1|   ap_memory|  real_sample_14|         array|
|real_sample_15_address0  |  out|    4|   ap_memory|  real_sample_15|         array|
|real_sample_15_ce0       |  out|    1|   ap_memory|  real_sample_15|         array|
|real_sample_15_d0        |  out|   32|   ap_memory|  real_sample_15|         array|
|real_sample_15_q0        |   in|   32|   ap_memory|  real_sample_15|         array|
|real_sample_15_we0       |  out|    1|   ap_memory|  real_sample_15|         array|
|real_sample_15_address1  |  out|    4|   ap_memory|  real_sample_15|         array|
|real_sample_15_ce1       |  out|    1|   ap_memory|  real_sample_15|         array|
|real_sample_15_d1        |  out|   32|   ap_memory|  real_sample_15|         array|
|real_sample_15_q1        |   in|   32|   ap_memory|  real_sample_15|         array|
|real_sample_15_we1       |  out|    1|   ap_memory|  real_sample_15|         array|
|imag_sample_address0     |  out|    8|   ap_memory|     imag_sample|         array|
|imag_sample_ce0          |  out|    1|   ap_memory|     imag_sample|         array|
|imag_sample_d0           |  out|   32|   ap_memory|     imag_sample|         array|
|imag_sample_q0           |   in|   32|   ap_memory|     imag_sample|         array|
|imag_sample_we0          |  out|    1|   ap_memory|     imag_sample|         array|
|sum_r_address0           |  out|    8|   ap_memory|           sum_r|         array|
|sum_r_ce0                |  out|    1|   ap_memory|           sum_r|         array|
|sum_r_d0                 |  out|   32|   ap_memory|           sum_r|         array|
|sum_r_q0                 |   in|   32|   ap_memory|           sum_r|         array|
|sum_r_we0                |  out|    1|   ap_memory|           sum_r|         array|
|sum_r_address1           |  out|    8|   ap_memory|           sum_r|         array|
|sum_r_ce1                |  out|    1|   ap_memory|           sum_r|         array|
|sum_r_d1                 |  out|   32|   ap_memory|           sum_r|         array|
|sum_r_q1                 |   in|   32|   ap_memory|           sum_r|         array|
|sum_r_we1                |  out|    1|   ap_memory|           sum_r|         array|
|sum_i_address0           |  out|    8|   ap_memory|           sum_i|         array|
|sum_i_ce0                |  out|    1|   ap_memory|           sum_i|         array|
|sum_i_d0                 |  out|   32|   ap_memory|           sum_i|         array|
|sum_i_q0                 |   in|   32|   ap_memory|           sum_i|         array|
|sum_i_we0                |  out|    1|   ap_memory|           sum_i|         array|
|sum_i_address1           |  out|    8|   ap_memory|           sum_i|         array|
|sum_i_ce1                |  out|    1|   ap_memory|           sum_i|         array|
|sum_i_d1                 |  out|   32|   ap_memory|           sum_i|         array|
|sum_i_q1                 |   in|   32|   ap_memory|           sum_i|         array|
|sum_i_we1                |  out|    1|   ap_memory|           sum_i|         array|
|ap_clk                   |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|             dft|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|             dft|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|             dft|  return value|
+-------------------------+-----+-----+------------+----------------+--------------+

