<stg><name>crypto_kem_enc.1_Pipeline_VITIS_LOOP_570_1</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_258 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_258"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_88, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_72, void @empty_58, void @empty_44, i32 16, i32 16, i32 16, i32 16, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %ss_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ss

]]></Node>
<StgValue><ssdm name="ss_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %store_ln559 = store i5 0, i5 %i_258

]]></Node>
<StgValue><ssdm name="store_ln559"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc.i12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.i12:0 %i = load i5 %i_258

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i12:1 %icmp_ln570 = icmp_eq  i5 %i, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln570"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i12:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i12:3 %add_ln570 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln570"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i12:4 %br_ln570 = br i1 %icmp_ln570, void %for.inc.i12.split, void %cshake256_simple.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="5">
<![CDATA[
for.inc.i12.split:1 %trunc_ln570 = trunc i5 %i

]]></Node>
<StgValue><ssdm name="trunc_ln570"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i12.split:4 %lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="2">
<![CDATA[
for.inc.i12.split:5 %zext_ln571 = zext i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln571"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i12.split:6 %t_addr = getelementptr i8 %t, i32 0, i32 %zext_ln571

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i12.split:7 %t_78_addr = getelementptr i8 %t_78, i32 0, i32 %zext_ln571

]]></Node>
<StgValue><ssdm name="t_78_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i12.split:8 %t_79_addr = getelementptr i8 %t_79, i32 0, i32 %zext_ln571

]]></Node>
<StgValue><ssdm name="t_79_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i12.split:9 %t_80_addr = getelementptr i8 %t_80, i32 0, i32 %zext_ln571

]]></Node>
<StgValue><ssdm name="t_80_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="6">
<![CDATA[
for.inc.i12.split:10 %t_load = load i6 %t_addr

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="6">
<![CDATA[
for.inc.i12.split:11 %t_78_load = load i6 %t_78_addr

]]></Node>
<StgValue><ssdm name="t_78_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="6">
<![CDATA[
for.inc.i12.split:12 %t_79_load = load i6 %t_79_addr

]]></Node>
<StgValue><ssdm name="t_79_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="6">
<![CDATA[
for.inc.i12.split:13 %t_80_load = load i6 %t_80_addr

]]></Node>
<StgValue><ssdm name="t_80_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i12.split:16 %store_ln559 = store i5 %add_ln570, i5 %i_258

]]></Node>
<StgValue><ssdm name="store_ln559"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="6">
<![CDATA[
for.inc.i12.split:10 %t_load = load i6 %t_addr

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="6">
<![CDATA[
for.inc.i12.split:11 %t_78_load = load i6 %t_78_addr

]]></Node>
<StgValue><ssdm name="t_78_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="6">
<![CDATA[
for.inc.i12.split:12 %t_79_load = load i6 %t_79_addr

]]></Node>
<StgValue><ssdm name="t_79_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="6">
<![CDATA[
for.inc.i12.split:13 %t_80_load = load i6 %t_80_addr

]]></Node>
<StgValue><ssdm name="t_80_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
for.inc.i12.split:14 %tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %t_load, i2 1, i8 %t_78_load, i2 2, i8 %t_79_load, i2 3, i8 %t_80_load, i8 0, i2 %trunc_ln570

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
cshake256_simple.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
for.inc.i12.split:0 %gmem1_addr = getelementptr i8 %gmem1, i32 %ss_read

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i12.split:2 %specpipeline_ln559 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln559"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i12.split:3 %specloopname_ln570 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln570"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.i12.split:15 %write_ln571 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem1_addr, i8 %tmp_s, i1 1

]]></Node>
<StgValue><ssdm name="write_ln571"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i12.split:17 %br_ln570 = br void %for.inc.i12

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="50" name="gmem1" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="ss" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ss"/></StgValue>
</port>
<port id="52" name="t" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="t"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="t_78" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="t_78"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="t_79" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="t_79"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="t_80" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="t_80"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="57" from="StgValue_56" to="i_258" fromId="56" toId="6">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="60" from="gmem1" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="62" from="empty_88" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="67" from="empty_44" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="71" from="empty_72" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="73" from="empty_58" to="specinterface_ln0" fromId="72" toId="7">
</dataflow>
<dataflow id="74" from="empty_44" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="77" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="80" from="empty_44" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="81" from="empty_44" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="7">
</dataflow>
<dataflow id="84" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="85" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="87" from="_ssdm_op_Read.ap_auto.i32" to="ss_read" fromId="86" toId="8">
</dataflow>
<dataflow id="88" from="ss" to="ss_read" fromId="51" toId="8">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln559" fromId="89" toId="9">
</dataflow>
<dataflow id="91" from="i_258" to="store_ln559" fromId="6" toId="9">
</dataflow>
<dataflow id="92" from="i_258" to="i" fromId="6" toId="11">
</dataflow>
<dataflow id="93" from="i" to="icmp_ln570" fromId="11" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_94" to="icmp_ln570" fromId="94" toId="12">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="96" toId="13">
</dataflow>
<dataflow id="99" from="StgValue_98" to="speclooptripcount_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="100" from="StgValue_98" to="speclooptripcount_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="101" from="StgValue_98" to="speclooptripcount_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="102" from="i" to="add_ln570" fromId="11" toId="14">
</dataflow>
<dataflow id="104" from="StgValue_103" to="add_ln570" fromId="103" toId="14">
</dataflow>
<dataflow id="105" from="icmp_ln570" to="br_ln570" fromId="12" toId="15">
</dataflow>
<dataflow id="106" from="i" to="trunc_ln570" fromId="11" toId="16">
</dataflow>
<dataflow id="108" from="_ssdm_op_PartSelect.i2.i5.i32.i32" to="lshr_ln" fromId="107" toId="17">
</dataflow>
<dataflow id="109" from="i" to="lshr_ln" fromId="11" toId="17">
</dataflow>
<dataflow id="111" from="StgValue_110" to="lshr_ln" fromId="110" toId="17">
</dataflow>
<dataflow id="113" from="StgValue_112" to="lshr_ln" fromId="112" toId="17">
</dataflow>
<dataflow id="114" from="lshr_ln" to="zext_ln571" fromId="17" toId="18">
</dataflow>
<dataflow id="115" from="t" to="t_addr" fromId="52" toId="19">
</dataflow>
<dataflow id="116" from="StgValue_63" to="t_addr" fromId="63" toId="19">
</dataflow>
<dataflow id="117" from="zext_ln571" to="t_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="118" from="t_78" to="t_78_addr" fromId="53" toId="20">
</dataflow>
<dataflow id="119" from="StgValue_63" to="t_78_addr" fromId="63" toId="20">
</dataflow>
<dataflow id="120" from="zext_ln571" to="t_78_addr" fromId="18" toId="20">
</dataflow>
<dataflow id="121" from="t_79" to="t_79_addr" fromId="54" toId="21">
</dataflow>
<dataflow id="122" from="StgValue_63" to="t_79_addr" fromId="63" toId="21">
</dataflow>
<dataflow id="123" from="zext_ln571" to="t_79_addr" fromId="18" toId="21">
</dataflow>
<dataflow id="124" from="t_80" to="t_80_addr" fromId="55" toId="22">
</dataflow>
<dataflow id="125" from="StgValue_63" to="t_80_addr" fromId="63" toId="22">
</dataflow>
<dataflow id="126" from="zext_ln571" to="t_80_addr" fromId="18" toId="22">
</dataflow>
<dataflow id="127" from="t_addr" to="t_load" fromId="19" toId="23">
</dataflow>
<dataflow id="128" from="t_78_addr" to="t_78_load" fromId="20" toId="24">
</dataflow>
<dataflow id="129" from="t_79_addr" to="t_79_load" fromId="21" toId="25">
</dataflow>
<dataflow id="130" from="t_80_addr" to="t_80_load" fromId="22" toId="26">
</dataflow>
<dataflow id="131" from="add_ln570" to="store_ln559" fromId="14" toId="27">
</dataflow>
<dataflow id="132" from="i_258" to="store_ln559" fromId="6" toId="27">
</dataflow>
<dataflow id="133" from="t_addr" to="t_load" fromId="19" toId="28">
</dataflow>
<dataflow id="134" from="t_78_addr" to="t_78_load" fromId="20" toId="29">
</dataflow>
<dataflow id="135" from="t_79_addr" to="t_79_load" fromId="21" toId="30">
</dataflow>
<dataflow id="136" from="t_80_addr" to="t_80_load" fromId="22" toId="31">
</dataflow>
<dataflow id="138" from="_ssdm_op_SparseMux.ap_auto.4i8.i8.i2" to="tmp_s" fromId="137" toId="32">
</dataflow>
<dataflow id="140" from="StgValue_139" to="tmp_s" fromId="139" toId="32">
</dataflow>
<dataflow id="141" from="t_load" to="tmp_s" fromId="28" toId="32">
</dataflow>
<dataflow id="143" from="StgValue_142" to="tmp_s" fromId="142" toId="32">
</dataflow>
<dataflow id="144" from="t_78_load" to="tmp_s" fromId="29" toId="32">
</dataflow>
<dataflow id="146" from="StgValue_145" to="tmp_s" fromId="145" toId="32">
</dataflow>
<dataflow id="147" from="t_79_load" to="tmp_s" fromId="30" toId="32">
</dataflow>
<dataflow id="149" from="StgValue_148" to="tmp_s" fromId="148" toId="32">
</dataflow>
<dataflow id="150" from="t_80_load" to="tmp_s" fromId="31" toId="32">
</dataflow>
<dataflow id="152" from="StgValue_151" to="tmp_s" fromId="151" toId="32">
</dataflow>
<dataflow id="153" from="trunc_ln570" to="tmp_s" fromId="16" toId="32">
</dataflow>
<dataflow id="154" from="gmem1" to="gmem1_addr" fromId="50" toId="33">
</dataflow>
<dataflow id="155" from="ss_read" to="gmem1_addr" fromId="8" toId="33">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecPipeline" to="specpipeline_ln559" fromId="156" toId="34">
</dataflow>
<dataflow id="158" from="StgValue_82" to="specpipeline_ln559" fromId="82" toId="34">
</dataflow>
<dataflow id="159" from="StgValue_63" to="specpipeline_ln559" fromId="63" toId="34">
</dataflow>
<dataflow id="160" from="StgValue_63" to="specpipeline_ln559" fromId="63" toId="34">
</dataflow>
<dataflow id="161" from="StgValue_63" to="specpipeline_ln559" fromId="63" toId="34">
</dataflow>
<dataflow id="162" from="empty_44" to="specpipeline_ln559" fromId="66" toId="34">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecLoopName" to="specloopname_ln570" fromId="163" toId="35">
</dataflow>
<dataflow id="166" from="empty_22" to="specloopname_ln570" fromId="165" toId="35">
</dataflow>
<dataflow id="168" from="_ssdm_op_Write.m_axi.p1i8" to="write_ln571" fromId="167" toId="36">
</dataflow>
<dataflow id="169" from="gmem1_addr" to="write_ln571" fromId="33" toId="36">
</dataflow>
<dataflow id="170" from="tmp_s" to="write_ln571" fromId="32" toId="36">
</dataflow>
<dataflow id="172" from="StgValue_171" to="write_ln571" fromId="171" toId="36">
</dataflow>
<dataflow id="173" from="icmp_ln570" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="174" from="icmp_ln570" to="StgValue_3" fromId="12" toId="3">
</dataflow>
</dataflows>


</stg>
