$date
	Mon Jul  7 09:16:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module gate3_test $end
$var wire 1 ! z $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module g $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! z $end
$scope function MDC $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#10
1'
1$
#20
0'
1&
1#
0$
#30
1!
1'
1$
#40
0!
0'
0&
1%
1"
0#
0$
#50
1!
1'
1$
#60
0'
1&
1#
0$
#70
1'
1$
#80
