;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 10, 10
	SUB 0, -0
	MOV -1, <-20
	SUB 0, 910
	SPL 0, <-100
	MOV -7, <-20
	CMP #0, @2
	SUB @127, 106
	MOV -7, <-20
	SUB @127, 106
	ADD @139, 9
	JMZ 30, 8
	SLT -0, 908
	ADD 10, 10
	ADD 10, 10
	SUB @127, 106
	SUB 0, 79
	CMP @127, 106
	SUB 0, 919
	SUB -7, <-420
	SUB #-0, 0
	SLT 81, 20
	SPL 0, <-100
	MOV -7, <-20
	SPL @0, -600
	ADD 10, 10
	CMP #0, @2
	JMN 0, <-22
	CMP #1, 0
	ADD 10, 10
	SPL 0, <-54
	SPL @0, #2
	SUB #72, @200
	CMP -7, <-420
	SLT 1, 20
	SUB 0, 791
	MOV -7, <-20
	SPL 0, <-74
	CMP -7, <-420
	JMN @0, -600
	MOV -7, <-20
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-20
	DJN -1, @-20
