OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/ceyhun/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/semi_cpu_top/runs/RUN_2025.06.08_09.20.56/tmp/routing/26-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   semi_cpu_top
Die area:                 ( 0 0 ) ( 254620 265340 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     8181
Number of terminals:      182
Number of snets:          2
Number of nets:           1917

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 270.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 80435.
[INFO DRT-0033] mcon shape region query size = 46296.
[INFO DRT-0033] met1 shape region query size = 19469.
[INFO DRT-0033] via shape region query size = 2250.
[INFO DRT-0033] met2 shape region query size = 1495.
[INFO DRT-0033] via2 shape region query size = 1800.
[INFO DRT-0033] met3 shape region query size = 1385.
[INFO DRT-0033] via3 shape region query size = 1800.
[INFO DRT-0033] met4 shape region query size = 520.
[INFO DRT-0033] via4 shape region query size = 50.
[INFO DRT-0033] met5 shape region query size = 70.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 896 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 252 unique inst patterns.
[INFO DRT-0084]   Complete 1549 groups.
#scanned instances     = 8181
#unique  instances     = 270
#stdCellGenAp          = 6659
#stdCellValidPlanarAp  = 52
#stdCellValidViaAp     = 5159
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 5736
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:09, memory = 139.18 (MB), peak = 139.18 (MB)

Number of guides:     13613

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 36 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 38 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 4769.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 3691.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1936.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 144.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 43.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 6748 vertical wires in 1 frboxes and 3835 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 647 vertical wires in 1 frboxes and 1186 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 191.08 (MB), peak = 191.08 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 191.08 (MB), peak = 191.08 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 195.84 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 253.64 (MB).
    Completing 30% with 141 violations.
    elapsed time = 00:00:03, memory = 266.77 (MB).
    Completing 40% with 141 violations.
    elapsed time = 00:00:04, memory = 286.70 (MB).
    Completing 50% with 141 violations.
    elapsed time = 00:00:06, memory = 266.83 (MB).
    Completing 60% with 257 violations.
    elapsed time = 00:00:06, memory = 266.83 (MB).
    Completing 70% with 257 violations.
    elapsed time = 00:00:08, memory = 293.45 (MB).
    Completing 80% with 428 violations.
    elapsed time = 00:00:10, memory = 293.45 (MB).
    Completing 90% with 428 violations.
    elapsed time = 00:00:11, memory = 318.70 (MB).
    Completing 100% with 593 violations.
    elapsed time = 00:00:15, memory = 293.52 (MB).
[INFO DRT-0199]   Number of violations = 910.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      2      0      0      0
Metal Spacing        5      0    118     29      3
Recheck              3      0    213     87     14
Short                0      0    407     29      0
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:16, memory = 568.45 (MB), peak = 568.45 (MB)
Total wire length = 53817 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 25285 um.
Total wire length on LAYER met2 = 23526 um.
Total wire length on LAYER met3 = 3100 um.
Total wire length on LAYER met4 = 1905 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 13019.
Up-via summary (total 13019):

------------------------
 FR_MASTERSLICE        0
            li1     6247
           met1     6478
           met2      223
           met3       71
           met4        0
------------------------
                   13019


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 910 violations.
    elapsed time = 00:00:00, memory = 568.45 (MB).
    Completing 20% with 910 violations.
    elapsed time = 00:00:02, memory = 568.45 (MB).
    Completing 30% with 795 violations.
    elapsed time = 00:00:02, memory = 568.45 (MB).
    Completing 40% with 795 violations.
    elapsed time = 00:00:04, memory = 573.20 (MB).
    Completing 50% with 795 violations.
    elapsed time = 00:00:05, memory = 573.20 (MB).
    Completing 60% with 668 violations.
    elapsed time = 00:00:05, memory = 573.20 (MB).
    Completing 70% with 668 violations.
    elapsed time = 00:00:06, memory = 573.20 (MB).
    Completing 80% with 546 violations.
    elapsed time = 00:00:08, memory = 573.70 (MB).
    Completing 90% with 546 violations.
    elapsed time = 00:00:08, memory = 573.70 (MB).
    Completing 100% with 415 violations.
    elapsed time = 00:00:12, memory = 574.20 (MB).
[INFO DRT-0199]   Number of violations = 415.
Viol/Layer        met1   met2
Metal Spacing       50     29
Short              324     12
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:12, memory = 574.57 (MB), peak = 574.57 (MB)
Total wire length = 53391 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 25099 um.
Total wire length on LAYER met2 = 23286 um.
Total wire length on LAYER met3 = 3111 um.
Total wire length on LAYER met4 = 1893 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12968.
Up-via summary (total 12968):

------------------------
 FR_MASTERSLICE        0
            li1     6243
           met1     6419
           met2      238
           met3       68
           met4        0
------------------------
                   12968


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 415 violations.
    elapsed time = 00:00:00, memory = 574.57 (MB).
    Completing 20% with 415 violations.
    elapsed time = 00:00:00, memory = 574.57 (MB).
    Completing 30% with 403 violations.
    elapsed time = 00:00:02, memory = 574.57 (MB).
    Completing 40% with 403 violations.
    elapsed time = 00:00:04, memory = 574.57 (MB).
    Completing 50% with 403 violations.
    elapsed time = 00:00:06, memory = 574.57 (MB).
    Completing 60% with 412 violations.
    elapsed time = 00:00:06, memory = 576.70 (MB).
    Completing 70% with 412 violations.
    elapsed time = 00:00:06, memory = 576.70 (MB).
    Completing 80% with 352 violations.
    elapsed time = 00:00:11, memory = 576.70 (MB).
    Completing 90% with 352 violations.
    elapsed time = 00:00:12, memory = 576.70 (MB).
    Completing 100% with 337 violations.
    elapsed time = 00:00:14, memory = 576.70 (MB).
[INFO DRT-0199]   Number of violations = 337.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     50     12
Short                0    264     10
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:15, memory = 579.70 (MB), peak = 579.70 (MB)
Total wire length = 53235 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 24970 um.
Total wire length on LAYER met2 = 23316 um.
Total wire length on LAYER met3 = 3034 um.
Total wire length on LAYER met4 = 1914 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12975.
Up-via summary (total 12975):

------------------------
 FR_MASTERSLICE        0
            li1     6243
           met1     6443
           met2      216
           met3       73
           met4        0
------------------------
                   12975


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 337 violations.
    elapsed time = 00:00:00, memory = 579.70 (MB).
    Completing 20% with 337 violations.
    elapsed time = 00:00:01, memory = 579.70 (MB).
    Completing 30% with 279 violations.
    elapsed time = 00:00:01, memory = 579.70 (MB).
    Completing 40% with 279 violations.
    elapsed time = 00:00:02, memory = 579.70 (MB).
    Completing 50% with 279 violations.
    elapsed time = 00:00:03, memory = 579.70 (MB).
    Completing 60% with 165 violations.
    elapsed time = 00:00:03, memory = 579.70 (MB).
    Completing 70% with 165 violations.
    elapsed time = 00:00:04, memory = 579.70 (MB).
    Completing 80% with 62 violations.
    elapsed time = 00:00:05, memory = 579.70 (MB).
    Completing 90% with 62 violations.
    elapsed time = 00:00:05, memory = 579.70 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:06, memory = 579.70 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Metal Spacing        1
Short                4
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:06, memory = 579.70 (MB), peak = 579.70 (MB)
Total wire length = 53155 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23853 um.
Total wire length on LAYER met2 = 23363 um.
Total wire length on LAYER met3 = 4046 um.
Total wire length on LAYER met4 = 1892 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 13171.
Up-via summary (total 13171):

------------------------
 FR_MASTERSLICE        0
            li1     6243
           met1     6500
           met2      355
           met3       73
           met4        0
------------------------
                   13171


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 579.70 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 579.70 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 579.70 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 579.70 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 579.70 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 579.70 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 579.70 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 579.70 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 579.70 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 579.70 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 579.70 (MB), peak = 579.70 (MB)
Total wire length = 53152 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23856 um.
Total wire length on LAYER met2 = 23358 um.
Total wire length on LAYER met3 = 4046 um.
Total wire length on LAYER met4 = 1892 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 13170.
Up-via summary (total 13170):

------------------------
 FR_MASTERSLICE        0
            li1     6243
           met1     6499
           met2      355
           met3       73
           met4        0
------------------------
                   13170


[INFO DRT-0198] Complete detail routing.
Total wire length = 53152 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23856 um.
Total wire length on LAYER met2 = 23358 um.
Total wire length on LAYER met3 = 4046 um.
Total wire length on LAYER met4 = 1892 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 13170.
Up-via summary (total 13170):

------------------------
 FR_MASTERSLICE        0
            li1     6243
           met1     6499
           met2      355
           met3       73
           met4        0
------------------------
                   13170


[INFO DRT-0267] cpu time = 00:01:19, elapsed time = 00:00:51, memory = 579.70 (MB), peak = 579.70 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/semi_cpu_top/runs/RUN_2025.06.08_09.20.56/results/routing/semi_cpu_top.odb'…
Writing netlist to '/openlane/semi_cpu_top/runs/RUN_2025.06.08_09.20.56/results/routing/semi_cpu_top.nl.v'…
Writing powered netlist to '/openlane/semi_cpu_top/runs/RUN_2025.06.08_09.20.56/results/routing/semi_cpu_top.pnl.v'…
Writing layout to '/openlane/semi_cpu_top/runs/RUN_2025.06.08_09.20.56/results/routing/semi_cpu_top.def'…
