<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p790" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_790{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_790{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_790{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_790{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_790{left:193px;bottom:874px;letter-spacing:0.13px;}
#t6_790{left:145px;bottom:853px;letter-spacing:-0.12px;word-spacing:-0.26px;}
#t7_790{left:145px;bottom:837px;letter-spacing:-0.09px;word-spacing:0.05px;}
#t8_790{left:180px;bottom:837px;letter-spacing:-0.18px;}
#t9_790{left:210px;bottom:837px;letter-spacing:-0.14px;word-spacing:0.03px;}
#ta_790{left:145px;bottom:820px;letter-spacing:-0.18px;word-spacing:-0.01px;}
#tb_790{left:145px;bottom:803px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tc_790{left:506px;bottom:803px;letter-spacing:-0.23px;word-spacing:0.08px;}
#td_790{left:636px;bottom:803px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#te_790{left:145px;bottom:786px;letter-spacing:-0.14px;word-spacing:-0.29px;}
#tf_790{left:286px;bottom:786px;letter-spacing:-0.13px;word-spacing:-0.29px;}
#tg_790{left:406px;bottom:786px;letter-spacing:-0.18px;}
#th_790{left:438px;bottom:786px;letter-spacing:-0.13px;word-spacing:-0.28px;}
#ti_790{left:145px;bottom:769px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tj_790{left:145px;bottom:753px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tk_790{left:145px;bottom:736px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tl_790{left:80px;bottom:676px;letter-spacing:0.13px;}
#tm_790{left:145px;bottom:676px;letter-spacing:0.15px;word-spacing:-0.05px;}
#tn_790{left:145px;bottom:648px;letter-spacing:-0.12px;}
#to_790{left:145px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tp_790{left:145px;bottom:615px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tq_790{left:145px;bottom:598px;letter-spacing:-0.12px;}
#tr_790{left:145px;bottom:581px;letter-spacing:-0.12px;}
#ts_790{left:145px;bottom:554px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tt_790{left:145px;bottom:525px;}
#tu_790{left:182px;bottom:525px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tv_790{left:145px;bottom:496px;}
#tw_790{left:182px;bottom:496px;letter-spacing:-0.19px;word-spacing:0.11px;}
#tx_790{left:182px;bottom:479px;letter-spacing:-0.17px;word-spacing:0.06px;}
#ty_790{left:423px;bottom:479px;}
#tz_790{left:434px;bottom:479px;letter-spacing:-0.16px;}
#t10_790{left:145px;bottom:450px;}
#t11_790{left:182px;bottom:450px;letter-spacing:-0.12px;}
#t12_790{left:145px;bottom:422px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t13_790{left:444px;bottom:422px;letter-spacing:-0.17px;word-spacing:0.1px;}
#t14_790{left:555px;bottom:422px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t15_790{left:145px;bottom:406px;letter-spacing:-0.1px;}
#t16_790{left:239px;bottom:406px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t17_790{left:175px;bottom:379px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t18_790{left:338px;bottom:379px;}
#t19_790{left:349px;bottom:379px;letter-spacing:-0.21px;}
#t1a_790{left:387px;bottom:379px;}
#t1b_790{left:398px;bottom:379px;letter-spacing:-0.25px;}
#t1c_790{left:240px;bottom:364px;letter-spacing:-0.23px;word-spacing:0.05px;}
#t1d_790{left:290px;bottom:364px;}
#t1e_790{left:301px;bottom:364px;letter-spacing:-0.21px;}
#t1f_790{left:339px;bottom:364px;}
#t1g_790{left:351px;bottom:364px;letter-spacing:-0.25px;}
#t1h_790{left:240px;bottom:348px;letter-spacing:-0.23px;word-spacing:0.05px;}
#t1i_790{left:290px;bottom:348px;}
#t1j_790{left:301px;bottom:348px;}
#t1k_790{left:307px;bottom:353px;}
#t1l_790{left:320px;bottom:348px;}
#t1m_790{left:331px;bottom:348px;}
#t1n_790{left:337px;bottom:353px;}
#t1o_790{left:348px;bottom:348px;letter-spacing:-0.24px;}
#t1p_790{left:145px;bottom:321px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1q_790{left:145px;bottom:304px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1r_790{left:145px;bottom:276px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t1s_790{left:145px;bottom:260px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t1t_790{left:228px;bottom:260px;letter-spacing:-0.25px;word-spacing:0.14px;}
#t1u_790{left:341px;bottom:260px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1v_790{left:145px;bottom:243px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#t1w_790{left:319px;bottom:243px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1x_790{left:569px;bottom:243px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1y_790{left:145px;bottom:226px;letter-spacing:-0.11px;word-spacing:-0.02px;}

.s1_790{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_790{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_790{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
.s4_790{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_790{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s6_790{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s7_790{font-size:14px;font-family:SymbolMT_4gb;color:#000;}
.s8_790{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s9_790{font-size:12px;font-family:SymbolMT_4gb;color:#000;}
.sa_790{font-size:9px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.t.v0_790{transform:scaleX(0.85);}
.t.v1_790{transform:scaleX(0.852);}
.t.v2_790{transform:scaleX(0.856);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts790" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_4gb;
	src: url("fonts/SymbolMT_4gb.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg790Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg790" style="-webkit-user-select: none;"><object width="825" height="990" data="790/790.svg" type="image/svg+xml" id="pdf790" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_790" class="t s1_790">Caches and Write Buffers </span>
<span id="t2_790" class="t s2_790">B6-6 </span><span id="t3_790" class="t s1_790">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_790" class="t s2_790">ARM DDI 0100I </span>
<span id="t5_790" class="t s3_790">Note </span>
<span id="t6_790" class="t s4_790">In previous versions of the ARM architecture, the value associated with the cache way has been referred to </span>
<span id="t7_790" class="t s4_790">as the </span><span id="t8_790" class="t s5_790">index</span><span id="t9_790" class="t s4_790">. However, computer architecture convention is to associate usage of the word index with the </span>
<span id="ta_790" class="t s4_790">cache set address field. To remove this ambiguity, the terms SET and WAY are used here. Therefore cache </span>
<span id="tb_790" class="t s4_790">invalidate operations on a specific cache line will be described as </span><span id="tc_790" class="t s5_790">invalidate by SET/WAY </span><span id="td_790" class="t s4_790">rather than </span>
<span id="te_790" class="t s5_790">invalidate by SET/INDEX</span><span id="tf_790" class="t s4_790">. Any use of the word </span><span id="tg_790" class="t s5_790">index </span><span id="th_790" class="t s4_790">in a cache context relates to the SET convention, that </span>
<span id="ti_790" class="t s4_790">is, a virtually-indexed cache. Ambiguity might exist in implementation documentation. Care is required </span>
<span id="tj_790" class="t s4_790">when correlating information between this architecture manual and implementation data, for example </span>
<span id="tk_790" class="t s4_790">technical reference manuals. </span>
<span id="tl_790" class="t s6_790">B6.2.2 </span><span id="tm_790" class="t s6_790">Cache size </span>
<span id="tn_790" class="t s4_790">Generally, as the size of a cache increases, a higher percentage of memory accesses are cache hits. This </span>
<span id="to_790" class="t s4_790">reduces the average time per memory access and so improves performance. However, a large cache typically </span>
<span id="tp_790" class="t s4_790">uses a significant amount of silicon area and power. Different sizes of cache can therefore be used in an </span>
<span id="tq_790" class="t s4_790">ARM memory system, depending on the relative importance of performance, silicon area, and power </span>
<span id="tr_790" class="t s4_790">consumption. </span>
<span id="ts_790" class="t s4_790">The cache size can be broken down into a product of three factors: </span>
<span id="tt_790" class="t s4_790">• </span><span id="tu_790" class="t s4_790">The cache line length LINELEN, measured in bytes. </span>
<span id="tv_790" class="t s4_790">• </span><span id="tw_790" class="t s4_790">The set-associativity ASSOCIATIVITY. A cache set consists of ASSOCIATIVITY cache lines, so </span>
<span id="tx_790" class="t s4_790">the size of a cache set is ASSOCIATIVITY </span><span id="ty_790" class="t s7_790">× </span><span id="tz_790" class="t s4_790">LINELEN. </span>
<span id="t10_790" class="t s4_790">• </span><span id="t11_790" class="t s4_790">The number NSETS of cache sets making up the cache. </span>
<span id="t12_790" class="t s4_790">Using the sizing and address bit definitions defined in </span><span id="t13_790" class="t s5_790">Cache organization </span><span id="t14_790" class="t s4_790">on page B6-4 and </span>
<span id="t15_790" class="t s5_790">Set-associativity </span><span id="t16_790" class="t s4_790">on page B6-5: </span>
<span id="t17_790" class="t v0_790 s8_790">Cache size = ASSOCIATIVITY </span><span id="t18_790" class="t v1_790 s9_790">× </span><span id="t19_790" class="t v0_790 s8_790">NSETS </span><span id="t1a_790" class="t v1_790 s9_790">× </span><span id="t1b_790" class="t v0_790 s8_790">LINELEN </span>
<span id="t1c_790" class="t v0_790 s8_790">= NWAYS </span><span id="t1d_790" class="t v1_790 s9_790">× </span><span id="t1e_790" class="t v0_790 s8_790">NSETS </span><span id="t1f_790" class="t v1_790 s9_790">× </span><span id="t1g_790" class="t v0_790 s8_790">LINELEN </span>
<span id="t1h_790" class="t v0_790 s8_790">= NWAYS </span><span id="t1i_790" class="t v1_790 s9_790">× </span><span id="t1j_790" class="t v0_790 s8_790">2 </span>
<span id="t1k_790" class="t v2_790 sa_790">S </span>
<span id="t1l_790" class="t v1_790 s9_790">× </span><span id="t1m_790" class="t v0_790 s8_790">2 </span>
<span id="t1n_790" class="t v2_790 sa_790">L </span>
<span id="t1o_790" class="t v0_790 s8_790">bytes </span>
<span id="t1p_790" class="t s4_790">If separate data and instruction caches are used, different values of these parameters can be used for each, </span>
<span id="t1q_790" class="t s4_790">and the resulting cache sizes can be different. </span>
<span id="t1r_790" class="t s4_790">From ARMv6, the System Control Coprocessor Cache Type register is the mandated method to define the </span>
<span id="t1s_790" class="t s4_790">L1 caches, see </span><span id="t1t_790" class="t s5_790">Cache Type register </span><span id="t1u_790" class="t s4_790">on page B6-14. It is also the recommended method for earlier variants </span>
<span id="t1v_790" class="t s4_790">of the architecture. In addition, </span><span id="t1w_790" class="t s5_790">Considerations for additional levels of cache </span><span id="t1x_790" class="t s4_790">on page B6-12 describes </span>
<span id="t1y_790" class="t s4_790">architecture guidelines for level 2 cache support. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
