// Seed: 3218080942
module module_0;
  logic id_1;
  ;
  logic [1  -  -1 : 1] id_2;
  wire id_3 = id_3;
  wire id_4;
  assign module_1.id_11 = 0;
  wire id_5;
  ;
  parameter id_6 = 1;
  tri1 id_7 = -1;
  parameter integer id_8 = -1;
  uwire [-1 : -1] id_9 = 1;
  assign id_3 = id_2;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input tri id_2,
    input uwire id_3,
    input wor id_4,
    input tri id_5,
    input tri id_6,
    input tri0 id_7,
    output logic id_8,
    input supply1 id_9,
    output uwire id_10,
    input wire id_11
);
  always @(posedge 1 == $realtime or posedge -1) begin : LABEL_0
    id_8 <= 1'b0;
  end
  module_0 modCall_1 ();
endmodule
