Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Wed Jul 12 21:30:01 2023
| Host              : desktop02 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_clock_utilization -file fpga_clock_utilization_routed.rpt
| Design            : fpga
| Device            : xcu250-figd2104
| Speed File        : -2  PRODUCTION 1.28 03-30-2022
| Temperature Grade : E
| Design State      : Routed
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Device Cell Placement Summary for Global Clock g14
24. Device Cell Placement Summary for Global Clock g15
25. Device Cell Placement Summary for Global Clock g16
26. Device Cell Placement Summary for Global Clock g17
27. Device Cell Placement Summary for Global Clock g18
28. Device Cell Placement Summary for Global Clock g19
29. Device Cell Placement Summary for Global Clock g20
30. Device Cell Placement Summary for Global Clock g21
31. Device Cell Placement Summary for Global Clock g22
32. Device Cell Placement Summary for Global Clock g23
33. Device Cell Placement Summary for Global Clock g24
34. Device Cell Placement Summary for Global Clock g25
35. Device Cell Placement Summary for Global Clock g26
36. Device Cell Placement Summary for Global Clock g27
37. Device Cell Placement Summary for Global Clock g28
38. Device Cell Placement Summary for Global Clock g29
39. Device Cell Placement Summary for Global Clock g30
40. Device Cell Placement Summary for Global Clock g31
41. Device Cell Placement Summary for Global Clock g32
42. Clock Region Cell Placement per Global Clock: Region X3Y4
43. Clock Region Cell Placement per Global Clock: Region X4Y4
44. Clock Region Cell Placement per Global Clock: Region X5Y4
45. Clock Region Cell Placement per Global Clock: Region X6Y4
46. Clock Region Cell Placement per Global Clock: Region X7Y4
47. Clock Region Cell Placement per Global Clock: Region X2Y5
48. Clock Region Cell Placement per Global Clock: Region X3Y5
49. Clock Region Cell Placement per Global Clock: Region X4Y5
50. Clock Region Cell Placement per Global Clock: Region X5Y5
51. Clock Region Cell Placement per Global Clock: Region X6Y5
52. Clock Region Cell Placement per Global Clock: Region X7Y5
53. Clock Region Cell Placement per Global Clock: Region X2Y6
54. Clock Region Cell Placement per Global Clock: Region X3Y6
55. Clock Region Cell Placement per Global Clock: Region X4Y6
56. Clock Region Cell Placement per Global Clock: Region X5Y6
57. Clock Region Cell Placement per Global Clock: Region X6Y6
58. Clock Region Cell Placement per Global Clock: Region X7Y6
59. Clock Region Cell Placement per Global Clock: Region X2Y7
60. Clock Region Cell Placement per Global Clock: Region X3Y7
61. Clock Region Cell Placement per Global Clock: Region X4Y7
62. Clock Region Cell Placement per Global Clock: Region X5Y7
63. Clock Region Cell Placement per Global Clock: Region X6Y7
64. Clock Region Cell Placement per Global Clock: Region X7Y7
65. Clock Region Cell Placement per Global Clock: Region X0Y8
66. Clock Region Cell Placement per Global Clock: Region X1Y8
67. Clock Region Cell Placement per Global Clock: Region X2Y8
68. Clock Region Cell Placement per Global Clock: Region X3Y8
69. Clock Region Cell Placement per Global Clock: Region X4Y8
70. Clock Region Cell Placement per Global Clock: Region X5Y8
71. Clock Region Cell Placement per Global Clock: Region X6Y8
72. Clock Region Cell Placement per Global Clock: Region X7Y8
73. Clock Region Cell Placement per Global Clock: Region X0Y9
74. Clock Region Cell Placement per Global Clock: Region X1Y9
75. Clock Region Cell Placement per Global Clock: Region X2Y9
76. Clock Region Cell Placement per Global Clock: Region X3Y9
77. Clock Region Cell Placement per Global Clock: Region X4Y9
78. Clock Region Cell Placement per Global Clock: Region X5Y9
79. Clock Region Cell Placement per Global Clock: Region X6Y9
80. Clock Region Cell Placement per Global Clock: Region X7Y9
81. Clock Region Cell Placement per Global Clock: Region X0Y10
82. Clock Region Cell Placement per Global Clock: Region X1Y10
83. Clock Region Cell Placement per Global Clock: Region X2Y10
84. Clock Region Cell Placement per Global Clock: Region X3Y10
85. Clock Region Cell Placement per Global Clock: Region X4Y10
86. Clock Region Cell Placement per Global Clock: Region X5Y10
87. Clock Region Cell Placement per Global Clock: Region X6Y10
88. Clock Region Cell Placement per Global Clock: Region X7Y10
89. Clock Region Cell Placement per Global Clock: Region X0Y11
90. Clock Region Cell Placement per Global Clock: Region X1Y11
91. Clock Region Cell Placement per Global Clock: Region X2Y11
92. Clock Region Cell Placement per Global Clock: Region X3Y11
93. Clock Region Cell Placement per Global Clock: Region X4Y11
94. Clock Region Cell Placement per Global Clock: Region X5Y11
95. Clock Region Cell Placement per Global Clock: Region X6Y11
96. Clock Region Cell Placement per Global Clock: Region X7Y11
97. Clock Region Cell Placement per Global Clock: Region X3Y12
98. Clock Region Cell Placement per Global Clock: Region X4Y12
99. Clock Region Cell Placement per Global Clock: Region X5Y12

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    5 |       384 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        64 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |       128 |   0 |            0 |      0 |
| BUFG_GT    |   28 |       768 |   0 |            0 |     22 |
| MMCM       |    1 |        16 |   0 |            0 |      0 |
| PLL        |    0 |        32 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------+----------------------------------------------------------+-------------------+-------------+-----------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Root  | Clock Delay Group                                        | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                                                                                                                                                      | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                                 | Net                                                                                                                                                                                                                                                                                                                                                                                                         |
+-----------+-----------+-----------------+------------+----------------+--------------+-------+----------------------------------------------------------+-------------------+-------------+-----------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y170 | X7Y7         | X7Y7  | pcie4_uscale_plus_inst_inst_pcie4_uscale_plus_0_group_i0 |                31 |       94137 |               0 |        4.000 | pcie_user_clk                                                                                                                                                                                                                                                                                                                                                                                                              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O                                                                                                                                                                                                                                                                                                       | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                              |
| g1        | src0      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y171 | X7Y7         | X7Y7  | pcie4_uscale_plus_inst_inst_pcie4_uscale_plus_0_group_i0 |                 5 |        5763 |               0 |        2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_3                                                                                                                                                                                                                                                                                                                                                                                                | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O                                                                                                                                                                                                                                                                                                       | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                              |
| g2        | src0      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y179 | X7Y7         | X7Y7  |                                                          |                 5 |        4434 |               0 |        4.000 | diablo_gt.diablo_gt_phy_wrapper/pclk2_gt                                                                                                                                                                                                                                                                                                                                                                                   | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O                                                                                                                                                                                                                                                                                                          | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                             |
| g3        | src0      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y173 | X7Y7         | X7Y7  |                                                          |                 1 |          31 |               0 |        8.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4        | src0      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y180 | X7Y7         | X7Y5  |                                                          |                 2 |          13 |               0 |     1000.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                        | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                        | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                               |
| g5        | src0      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y190 | X7Y7         | X7Y4  |                                                          |                 1 |           1 |               0 |        8.000 | pcie4_uscale_plus_0_gt_top_i_n_116                                                                                                                                                                                                                                                                                                                                                                                         | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/O                                                                                                                                                                                                                                                                                                       | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                              |
| g6        | src1      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y165 | X7Y6         | X5Y5  |                                                          |                 5 |        6962 |               0 |       10.000 | pcie_mgt_refclk_1                                                                                                                                                                                                                                                                                                                                                                                                          | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk/O                                                                                                                                                                                                                                                                                                                                                                               | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                              |
| g7        | src2      | BUFG_GT/O       | None       | BUFG_GT_X1Y268 | X7Y11        | X3Y8  |                                                          |                17 |        4468 |               0 |        3.103 | txoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                            | qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O                                                                                                                                                                                                                                                                                                                                                                                    | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0                                                                                                                                                                                                                                                                                                                                                                     |
| g8        | src3      | BUFG_GT/O       | None       | BUFG_GT_X1Y247 | X7Y10        | X3Y7  |                                                          |                15 |        4396 |               0 |        3.103 | txoutclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                                          | qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O                                                                                                                                                                                                                                                                                                                                                                                    | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                                                                                                                                                                                                                                                                                                                            |
| g9        | src4      | BUFGCE/O        | None       | BUFGCE_X0Y129  | X4Y5         | X3Y8  |                                                          |                24 |        4361 |               0 |        8.000 | clk_125mhz_mmcm_out                                                                                                                                                                                                                                                                                                                                                                                                        | clk_125mhz_bufg_inst/O                                                                                                                                                                                                                                                                                                                                                                                                     | clk_125mhz_int                                                                                                                                                                                                                                                                                                                                                                                              |
| g10       | src5      | BUFGCE/O        | None       | BUFGCE_X0Y136  | X4Y5         | X5Y5  |                                                          |                10 |        4173 |               0 |       20.000 | clk_50mhz_mmcm_out                                                                                                                                                                                                                                                                                                                                                                                                         | clk_50mhz_bufg_inst/O                                                                                                                                                                                                                                                                                                                                                                                                      | clk_50mhz_int                                                                                                                                                                                                                                                                                                                                                                                               |
| g11       | src6      | BUFG_GT/O       | None       | BUFG_GT_X1Y284 | X7Y11        | X3Y11 |                                                          |                 7 |        2329 |               0 |        3.103 | rxoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                            | qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O                                                                                                                                                                                                                                                                                                                                                                                    | qsfp0_cmac_inst/CLK                                                                                                                                                                                                                                                                                                                                                                                         |
| g12       | src7      | BUFG_GT/O       | None       | BUFG_GT_X1Y246 | X7Y10        | X3Y10 |                                                          |                 8 |        2329 |               0 |        3.103 | rxoutclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                                          | qsfp1_cmac_inst/bufg_gt_rxusrclk_inst/O                                                                                                                                                                                                                                                                                                                                                                                    | qsfp1_cmac_inst/CLK                                                                                                                                                                                                                                                                                                                                                                                         |
| g13       | src8      | BUFG_GT/O       | None       | BUFG_GT_X1Y272 | X7Y11        | X2Y8  |                                                          |                 8 |        1092 |               1 |        6.206 | qsfp0_mgt_refclk_1                                                                                                                                                                                                                                                                                                                                                                                                         | bufg_gt_qsfp0_mgt_refclk_1_inst/O                                                                                                                                                                                                                                                                                                                                                                                          | clk_161mhz_ref_int                                                                                                                                                                                                                                                                                                                                                                                          |
| g14       | src9      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y113 | X7Y4         | X7Y4  |                                                          |                 1 |          31 |               0 |        8.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g15       | src10     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y158 | X7Y6         | X7Y7  |                                                          |                 1 |          31 |               0 |        8.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g16       | src11     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y163 | X7Y6         | X7Y6  |                                                          |                 1 |          31 |               0 |        8.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g17       | src12     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y174 | X7Y7         | X7Y7  |                                                          |                 1 |          31 |               0 |        8.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g18       | src13     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y191 | X7Y7         | X7Y7  |                                                          |                 1 |          31 |               0 |        8.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g19       | src14     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y185 | X7Y7         | X7Y7  |                                                          |                 1 |          31 |               0 |        8.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g20       | src15     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y102 | X7Y4         | X7Y4  |                                                          |                 1 |          31 |               0 |        8.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g21       | src16     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y114 | X7Y4         | X7Y4  |                                                          |                 1 |          31 |               0 |        8.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g22       | src17     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y111 | X7Y4         | X7Y5  |                                                          |                 1 |          31 |               0 |        8.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g23       | src18     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y137 | X7Y5         | X7Y5  |                                                          |                 1 |          31 |               0 |        8.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g24       | src19     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y126 | X7Y5         | X7Y5  |                                                          |                 1 |          31 |               0 |        8.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g25       | src20     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y143 | X7Y5         | X7Y5  |                                                          |                 1 |          31 |               0 |        8.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g26       | src21     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y133 | X7Y5         | X7Y6  |                                                          |                 1 |          31 |               0 |        8.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g27       | src22     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y154 | X7Y6         | X7Y6  |                                                          |                 1 |          31 |               0 |        8.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g28       | src23     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y144 | X7Y6         | X7Y6  |                                                          |                 1 |          31 |               0 |        8.000 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g29       | src24     | BUFGCE/O        | None       | BUFGCE_X0Y96   | X4Y4         | X4Y4  |                                                          |                 1 |          12 |               0 |       15.000 | cfgmclk                                                                                                                                                                                                                                                                                                                                                                                                                    | cfgmclk_bufg_inst/O                                                                                                                                                                                                                                                                                                                                                                                                        | cfgmclk_int                                                                                                                                                                                                                                                                                                                                                                                                 |
| g30       | src25     | BUFG_GT/O       | None       | BUFG_GT_X1Y257 | X7Y10        | X4Y10 |                                                          |                 1 |           4 |               0 |        6.206 | qsfp1_mgt_refclk_1                                                                                                                                                                                                                                                                                                                                                                                                         | bufg_gt_qsfp1_mgt_refclk_1_inst/O                                                                                                                                                                                                                                                                                                                                                                                          | qsfp1_mgt_refclk_1_bufg                                                                                                                                                                                                                                                                                                                                                                                     |
| g31       | src26     | BUFGCE/O        | None       | BUFGCE_X0Y121  | X4Y5         | X4Y5  | n/a                                                      |                17 |           0 |            6363 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                                                        | pcie_user_reset_bufg_inst/O                                                                                                                                                                                                                                                                                                                                                                                                | pcie_user_reset                                                                                                                                                                                                                                                                                                                                                                                             |
| g32       | src27     | BUFGCE/O        | None       | BUFGCE_X0Y193  | X4Y8         | X4Y8  | n/a                                                      |                 6 |           0 |             173 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                                                        | pcie_user_reset_bufg_inst_replica/O                                                                                                                                                                                                                                                                                                                                                                                        | pcie_user_reset_repN                                                                                                                                                                                                                                                                                                                                                                                        |
+-----------+-----------+-----------------+------------+----------------+--------------+-------+----------------------------------------------------------+-------------------+-------------+-----------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint           | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                              | Net                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y31* | GTYE4_CHANNEL_X1Y31 | X7Y7         |           7 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_3 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g1        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y31* | GTYE4_CHANNEL_X1Y31 | X7Y7         |           7 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_3 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g2        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y31* | GTYE4_CHANNEL_X1Y31 | X7Y7         |           7 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_3 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g3        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y31* | GTYE4_CHANNEL_X1Y31 | X7Y7         |           7 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_3 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g4        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y31* | GTYE4_CHANNEL_X1Y31 | X7Y7         |           7 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_3 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g5        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y31* | GTYE4_CHANNEL_X1Y31 | X7Y7         |           7 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_3 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src1      | g6        | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X1Y6    | GTYE4_COMMON_X1Y6   | X7Y6         |           2 |               0 |              10.000 | pcie_mgt_refclk_1           | ibufds_gte4_pcie_mgt_refclk_inst/ODIV2                                                                                                                                                                                                                                                                                                                                                                  | pcie_sys_clk                                                                                                                                                                                                                                                                                                                                         |
| src2      | g7        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y44  | GTYE4_CHANNEL_X1Y44 | X7Y11        |           2 |               0 |               3.103 | txoutclk_out[0]             | qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                                            | qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                                      |
| src3      | g8        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y40  | GTYE4_CHANNEL_X1Y40 | X7Y10        |           2 |               0 |               3.103 | txoutclk_out[0]_1           | qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                                            | qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                                      |
| src4      | g9        | MMCME4_ADV/CLKOUT1     | None                 | MMCM_X0Y5           | X4Y5         |           1 |               0 |               8.000 | clk_125mhz_mmcm_out         | clk_mmcm_inst/CLKOUT1                                                                                                                                                                                                                                                                                                                                                                                   | clk_125mhz_mmcm_out                                                                                                                                                                                                                                                                                                                                  |
| src5      | g10       | MMCME4_ADV/CLKOUT0     | None                 | MMCM_X0Y5           | X4Y5         |           1 |               0 |              20.000 | clk_50mhz_mmcm_out          | clk_mmcm_inst/CLKOUT0                                                                                                                                                                                                                                                                                                                                                                                   | clk_50mhz_mmcm_out                                                                                                                                                                                                                                                                                                                                   |
| src6      | g11       | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y44  | GTYE4_CHANNEL_X1Y44 | X7Y11        |           2 |               0 |               3.103 | rxoutclk_out[0]             | qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK                                                                                            | qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                                      |
| src7      | g12       | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y40  | GTYE4_CHANNEL_X1Y40 | X7Y10        |           2 |               0 |               3.103 | rxoutclk_out[0]_1           | qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK                                                                                            | qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                                      |
| src8      | g13       | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X1Y11   | GTYE4_COMMON_X1Y11  | X7Y11        |           2 |               0 |               6.206 | qsfp0_mgt_refclk_1          | ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2                                                                                                                                                                                                                                                                                                                                                               | qsfp0_mgt_refclk_1_int                                                                                                                                                                                                                                                                                                                               |
| src9      | g14       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y16* | GTYE4_CHANNEL_X1Y16 | X7Y4         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]   | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src10     | g15       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y26* | GTYE4_CHANNEL_X1Y26 | X7Y6         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]_2 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src11     | g16       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y27* | GTYE4_CHANNEL_X1Y27 | X7Y6         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_2 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src12     | g17       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y28* | GTYE4_CHANNEL_X1Y28 | X7Y7         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]_3 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src13     | g18       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y29* | GTYE4_CHANNEL_X1Y29 | X7Y7         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]_3 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src14     | g19       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y30* | GTYE4_CHANNEL_X1Y30 | X7Y7         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]_3 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src15     | g20       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y17* | GTYE4_CHANNEL_X1Y17 | X7Y4         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]   | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src16     | g21       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y18* | GTYE4_CHANNEL_X1Y18 | X7Y4         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]   | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src17     | g22       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y19* | GTYE4_CHANNEL_X1Y19 | X7Y4         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]   | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src18     | g23       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y20* | GTYE4_CHANNEL_X1Y20 | X7Y5         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]_1 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src19     | g24       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y21* | GTYE4_CHANNEL_X1Y21 | X7Y5         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]_1 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src20     | g25       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y22* | GTYE4_CHANNEL_X1Y22 | X7Y5         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]_1 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src21     | g26       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y23* | GTYE4_CHANNEL_X1Y23 | X7Y5         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_1 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src22     | g27       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y24* | GTYE4_CHANNEL_X1Y24 | X7Y6         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]_2 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src23     | g28       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y25* | GTYE4_CHANNEL_X1Y25 | X7Y6         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]_2 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src24     | g29       | STARTUPE3/CFGMCLK      | None                 | CONFIG_SITE_X0Y1    | X7Y5         |           1 |               0 |              15.000 | cfgmclk                     | startupe3_inst/CFGMCLK                                                                                                                                                                                                                                                                                                                                                                                  | cfgmclk                                                                                                                                                                                                                                                                                                                                              |
| src25     | g30       | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X1Y10   | GTYE4_COMMON_X1Y10  | X7Y10        |           2 |               0 |               6.206 | qsfp1_mgt_refclk_1          | ibufds_gte4_qsfp1_mgt_refclk_1_inst/ODIV2                                                                                                                                                                                                                                                                                                                                                               | qsfp1_mgt_refclk_1_int                                                                                                                                                                                                                                                                                                                               |
| src26     | g31       | FDRE/Q                 | None                 | SLICE_X117Y331      | X4Y5         |           1 |               0 |                     |                             | pcie_user_reset_reg_2_reg_lopt_replica/Q                                                                                                                                                                                                                                                                                                                                                                | Q_replN                                                                                                                                                                                                                                                                                                                                              |
| src27     | g32       | FDRE/Q                 | None                 | SLICE_X117Y480      | X4Y8         |           1 |               0 |                     |                             | pcie_user_reset_reg_2_reg_lopt_replica_1/Q                                                                                                                                                                                                                                                                                                                                                              | Q_replN_repN                                                                                                                                                                                                                                                                                                                                         |
+-----------+-----------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock source. Please check for potential conflicts.


4. Local Clock Details
----------------------

+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin           | Constraint          | Site/BEL                          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                | Driver Pin                                                                                                                                                                                                                                                                                                        | Net                                                                                                                                                                                                                                                  |
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 0        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y44 | GTYE4_CHANNEL_X1Y44/GTYE4_CHANNEL | X7Y11        |          15 |               0 |        3.103 | txoutclkpcs_out[0]   | qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS   | qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]   |
| 1        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y45 | GTYE4_CHANNEL_X1Y45/GTYE4_CHANNEL | X7Y11        |          15 |               0 |        3.103 | txoutclkpcs_out[0]_1 | qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |
| 2        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y46 | GTYE4_CHANNEL_X1Y46/GTYE4_CHANNEL | X7Y11        |          15 |               0 |        3.103 | txoutclkpcs_out[0]_2 | qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |
| 3        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y47 | GTYE4_CHANNEL_X1Y47/GTYE4_CHANNEL | X7Y11        |          15 |               0 |        3.103 | txoutclkpcs_out[0]_3 | qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |
| 4        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y40 | GTYE4_CHANNEL_X1Y40/GTYE4_CHANNEL | X7Y10        |          15 |               0 |        3.103 | txoutclkpcs_out[0]_4 | qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS   | qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]   |
| 5        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y41 | GTYE4_CHANNEL_X1Y41/GTYE4_CHANNEL | X7Y10        |          15 |               0 |        3.103 | txoutclkpcs_out[0]_5 | qsfp1_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp1_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |
| 6        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y42 | GTYE4_CHANNEL_X1Y42/GTYE4_CHANNEL | X7Y10        |          15 |               0 |        3.103 | txoutclkpcs_out[0]_6 | qsfp1_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp1_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |
| 7        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y43 | GTYE4_CHANNEL_X1Y43/GTYE4_CHANNEL | X7Y10        |          15 |               0 |        3.103 | txoutclkpcs_out[0]_7 | qsfp1_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp1_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
*** Non-Clock Loads column represents cell count of non-clock pin loads


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     5 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y4              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y4              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y4              |     9 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |     7 |    24 |     3 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X5Y5              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y5              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y5              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |     5 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y6              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y6              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y6              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     5 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y7              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |     4 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y7              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y7              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y7              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     9 |    24 |     0 |     0 |     0 |     0 |
| X0Y8              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y8              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y8              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y8              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y8              |     2 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y8              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y8              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y8              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y9              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y9              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y9              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y9              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y9              |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y9              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y10             |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y10             |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y10             |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y10             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y10             |     6 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y10             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y10             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y10             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     3 |    24 |     0 |     0 |     0 |     0 |
| X0Y11             |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y11             |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y11             |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y11             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y11             |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y11             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y11             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y11             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     3 |    24 |     0 |     0 |     0 |     0 |
| X0Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y12             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y13             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y14             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y15             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y0              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y0              |      0 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y0              |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y0              |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y0              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y1              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y1              |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y1              |      0 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y1              |      0 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y1              |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y1              |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y1              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y2              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y2              |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |      0 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y2              |      0 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y2              |      0 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y2              |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y2              |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y2              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y3              |      0 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y3              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |      0 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y3              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y3              |      0 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y3              |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y3              |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y3              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y4              |      0 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y4              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y4              |      1 |      24 |      0 |   19200 |      0 |    4800 |     12 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |      5 |      24 |     22 |   25920 |      0 |    5280 |     47 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y4              |      4 |      24 |   1498 |   26880 |     44 |    5760 |     24 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y4              |      5 |      24 |   3836 |   26880 |    616 |    5760 |     23 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y4              |      9 |      24 |   8803 |   24000 |    237 |    5760 |     40 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      1 |       1 |
| X0Y5              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y5              |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y5              |      1 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y5              |      7 |      24 |     80 |   21120 |      0 |    5760 |     23 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |      7 |      24 |   3322 |   27840 |    140 |    6240 |     47 |      48 |      4 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y5              |      8 |      24 |   5309 |   28800 |    246 |    6720 |     24 |      24 |      5 |      16 |      4 |     120 |      0 |       0 |      0 |       0 |
| X6Y5              |      7 |      24 |   8793 |   28800 |    310 |    6720 |     24 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y5              |     12 |      24 |   6131 |   25920 |    764 |    6720 |     10 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y6              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y6              |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y6              |      2 |      24 |      0 |   36480 |      0 |    7680 |      7 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y6              |      6 |      24 |   1684 |   21120 |     14 |    5760 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |      5 |      24 |   7501 |   27840 |    288 |    6240 |     48 |      48 |      4 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y6              |      5 |      24 |   9262 |   28800 |    223 |    6720 |     24 |      24 |      4 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y6              |      4 |      24 |   8015 |   28800 |    278 |    6720 |     24 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y6              |     10 |      24 |   7694 |   25920 |     98 |    6720 |     35 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y7              |      0 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y7              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y7              |      3 |      24 |   3896 |   34560 |      0 |    6720 |     19 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y7              |      4 |      24 |   3681 |   19200 |     48 |    4800 |     24 |      24 |      8 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |      4 |      24 |   9019 |   25920 |    189 |    5280 |     45 |      48 |      9 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y7              |      6 |      24 |   7815 |   26880 |    209 |    5760 |     24 |      24 |      3 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y7              |      3 |      24 |   3229 |   26880 |    131 |    5760 |     24 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y7              |      8 |      24 |   2328 |   24000 |      4 |    5760 |     18 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       1 |
| X0Y8              |      2 |      24 |      0 |   27840 |      0 |    5760 |      4 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y8              |      3 |      24 |   2152 |   23040 |      0 |    5760 |      8 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y8              |      3 |      24 |   3903 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y8              |      3 |      24 |    375 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y8              |      2 |      24 |     15 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y8              |      1 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y8              |      1 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y8              |      1 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y9              |      4 |      24 |   2481 |   29760 |     70 |    6720 |     18 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y9              |      4 |      24 |   2628 |   24960 |     15 |    6720 |     23 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y9              |      4 |      24 |     88 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y9              |      5 |      24 |      2 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y9              |      3 |      24 |     14 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y9              |      2 |      24 |     55 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y9              |      1 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y9              |      1 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y10             |      7 |      24 |   4022 |   29760 |    104 |    6720 |     17 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      1 |       1 |
| X1Y10             |      7 |      24 |    691 |   24960 |      0 |    6720 |      2 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y10             |      7 |      24 |    879 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y10             |      6 |      24 |    739 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y10             |      6 |      24 |    656 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y10             |      4 |      24 |   1231 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y10             |      4 |      24 |   1059 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y10             |      4 |      24 |    195 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y11             |      5 |      24 |   2067 |   27840 |      5 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      1 |       1 |
| X1Y11             |      5 |      24 |    658 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y11             |      5 |      24 |    672 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y11             |      4 |      24 |    346 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y11             |      3 |      24 |   1241 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y11             |      3 |      24 |    669 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y11             |      3 |      24 |    646 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y11             |      3 |      24 |   1169 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       1 |
| X0Y12             |      0 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y12             |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y12             |      0 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y12             |      1 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y12             |      1 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y12             |      1 |      24 |     32 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y12             |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y12             |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y13             |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y13             |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y13             |      0 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y13             |      0 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y13             |      0 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y13             |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y13             |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y13             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y14             |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y14             |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y14             |      0 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y14             |      0 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y14             |      0 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y14             |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y14             |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y14             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y15             |      0 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y15             |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y15             |      0 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y15             |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y15             |      0 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y15             |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y15             |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y15             |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 |
+-----+----+----+----+----+----+----+----+----+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |  0 |  0 |  1 |  1 |  1 |  0 |  0 |
| Y11 |  5 |  5 |  5 |  5 |  4 |  4 |  4 |  4 |
| Y10 |  7 |  7 |  7 |  6 |  6 |  5 |  5 |  5 |
| Y9  |  4 |  4 |  5 |  5 |  3 |  2 |  1 |  1 |
| Y8  |  2 |  3 |  4 |  5 |  2 |  1 |  1 |  1 |
| Y7  |  0 |  0 |  3 |  6 |  4 |  6 |  3 | 11 |
| Y6  |  0 |  0 |  2 |  6 |  5 |  6 |  4 | 12 |
| Y5  |  0 |  0 |  1 |  7 |  7 |  8 |  7 | 14 |
| Y4  |  0 |  0 |  0 |  1 |  5 |  4 |  5 | 10 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+----+----+----+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y4              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X6Y4              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y4              |    1 |    24 |  4.17 |    9 |    24 | 37.50 |    1 |    24 |  4.17 |    4 |    24 | 16.67 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y5              |    2 |    24 |  8.33 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X4Y5              |    3 |    24 | 12.50 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y5              |    2 |    24 |  8.33 |    8 |    24 | 33.33 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X6Y5              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y5              |    1 |    24 |  4.17 |   12 |    24 | 50.00 |    3 |    24 | 12.50 |    5 |    24 | 20.83 |
| X0Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |
| X4Y6              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y6              |    1 |    24 |  4.17 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X6Y6              |    2 |    24 |  8.33 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y6              |    3 |    24 | 12.50 |   10 |    24 | 41.67 |    3 |    24 | 12.50 |    4 |    24 | 16.67 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y7              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X4Y7              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y7              |    8 |    24 | 33.33 |    8 |    24 | 33.33 |    3 |    24 | 12.50 |    4 |    24 | 16.67 |
| X0Y8              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X3Y8              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    3 |    24 | 12.50 |    3 |    24 | 12.50 |
| X4Y8              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y9              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X3Y9              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X4Y9              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y9              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y10             |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X3Y10             |    4 |    24 | 16.67 |    6 |    24 | 25.00 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X4Y10             |    7 |    24 | 29.17 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y10             |    6 |    24 | 25.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y10             |    6 |    24 | 25.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y10             |    6 |    24 | 25.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y11             |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    2 |    24 |  8.33 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X3Y11             |    5 |    24 | 20.83 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X4Y11             |    9 |    24 | 37.50 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    6 |    24 | 25.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y11             |    6 |    24 | 25.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y11             |    6 |    24 | 25.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y12             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y12             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y12             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                            |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
| g0        | BUFG_GT/O       | X7Y7              | pcie_user_clk |       4.000 | {0.000 2.000} | X7Y7     |       94137 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+-------+-------+-------+-------+-------+-------+-------------+-----------------------+
|     | X0   | X1    | X2    | X3    | X4    | X5    | X6    | X7          | HORIZONTAL PROG DELAY |
+-----+------+-------+-------+-------+-------+-------+-------+-------------+-----------------------+
| Y15 |    0 |     0 |     0 |     0 |     0 |     0 |     0 |           0 |                     - |
| Y14 |    0 |     0 |     0 |     0 |     0 |     0 |     0 |           0 |                     - |
| Y13 |    0 |     0 |     0 |     0 |     0 |     0 |     0 |           0 |                     - |
| Y12 |    0 |     0 |     0 |     0 |     0 |     0 |     0 |           0 |                     - |
| Y11 |    0 |     0 |     0 |     0 |     0 |     0 |     0 |           0 |                     - |
| Y10 |  850 |    49 |     0 |     0 |     0 |     0 |     0 |           0 |                     1 |
| Y9  |  628 |  2654 |    85 |     0 |     0 |     0 |     0 |           0 |                     2 |
| Y8  |    2 |  2156 |  3903 |   375 |    15 |     0 |     0 |           0 |                     3 |
| Y7  |    0 |     0 |  3906 |  3669 |  9231 |  7973 |  3372 | (R) (D) 186 |                     3 |
| Y6  |    0 |     0 |     4 |  1116 |  7791 |  9489 |  8302 |        4500 |                     2 |
| Y5  |    0 |     0 |     0 |    88 |  3385 |  3228 |  8849 |        1929 |                     1 |
| Y4  |    0 |     0 |     0 |     0 |    23 |     4 |  3960 |        2415 |                     0 |
| Y3  |    0 |     0 |     0 |     0 |     0 |     0 |     0 |           0 |                     - |
| Y2  |    0 |     0 |     0 |     0 |     0 |     0 |     0 |           0 |                     - |
| Y1  |    0 |     0 |     0 |     0 |     0 |     0 |     0 |           0 |                     - |
| Y0  |    0 |     0 |     0 |     0 |     0 |     0 |     0 |           0 |                     - |
+-----+------+-------+-------+-------+-------+-------+-------+-------------+-----------------------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                            |
+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
| g1        | BUFG_GT/O       | X7Y7              | GTYE4_CHANNEL_TXOUTCLK[3]_3 |       2.000 | {0.000 1.000} | X7Y7     |        5763 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+------+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6   | X7        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+------+-----------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |         0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |         0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |         0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |         0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |         0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |         0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |         0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |         0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |    0 | (R) (D) 0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |    3 |         0 |                     2 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  248 |      1297 |                     1 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  330 |      3885 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |         0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |         0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |         0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |         0 |                     - |
+-----+----+----+----+----+----+----+------+-----------+-----------------------+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             |
+-----------+-----------------+-------------------+------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X7Y7              | diablo_gt.diablo_gt_phy_wrapper/pclk2_gt |       4.000 | {0.000 2.000} | X7Y7     |        4418 |        0 |              0 |       16 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
+-----------+-----------------+-------------------+------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 103 |                     3 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         660 |                     2 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  8 |        2239 |                     1 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        1424 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+----+----+-------------+-----------------------+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                         |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X7Y7              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y7     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                               | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                           |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------+
| g4        | BUFG_GT/O       | X7Y7              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O |    1000.000 | {0.000 500.000} | X7Y5     |          13 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      5 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 8 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                            |
+-----------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
| g5        | BUFG_GT/O       | X7Y7              | pcie4_uscale_plus_0_gt_top_i_n_116 |       8.000 | {0.000 4.000} | X7Y4     |           1 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK |
+-----------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 1 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                            |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| g6        | BUFG_GT/O       | X7Y6              | pcie_mgt_refclk_1 |      10.000 | {0.000 5.000} | X5Y5     |        6942 |        0 |              0 |       20 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0 |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------+----+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5    | X6 | X7        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------+----+-----------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |     0 |  0 |      1906 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |     0 |  0 |  (D) 2531 |                     1 |
| Y5  |  0 |  0 |  0 |  0 |  0 | (R) 0 |  0 |      1269 |                     1 |
| Y4  |  0 |  0 |  0 |  0 |  2 |     0 |  0 |      1254 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
+-----+----+----+----+----+----+-------+----+-----------+-----------------------+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                     |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------+
| g7        | BUFG_GT/O       | X7Y11             | txoutclk_out[0] |       3.103 | {0.000 1.551} | X3Y8     |        4464 |        0 |              0 |        4 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0 |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+------+------+-------+------+------+------+---------+-----------------------+
|     | X0    | X1   | X2   | X3    | X4   | X5   | X6   | X7      | HORIZONTAL PROG DELAY |
+-----+-------+------+------+-------+------+------+------+---------+-----------------------+
| Y15 |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y14 |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y13 |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y12 |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y11 |   751 |  332 |  334 |     6 |  320 |  320 |  320 |  (D) 48 |                     1 |
| Y10 |  1904 |    2 |    6 |     1 |    0 |    0 |    0 |       0 |                     2 |
| Y9  |   105 |    9 |    0 |     2 |    0 |    0 |    0 |       0 |                     3 |
| Y8  |     0 |    0 |    0 | (R) 0 |    0 |    0 |    0 |       0 |                     - |
| Y7  |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y6  |     0 |    0 |    0 |     0 |    0 |    4 |    0 |       0 |                     1 |
| Y5  |     0 |    0 |    0 |     0 |    0 |    4 |    0 |       0 |                     0 |
| Y4  |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y3  |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y2  |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y1  |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y0  |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
+-----+-------+------+------+-------+------+------+------+---------+-----------------------+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                              |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------+
| g8        | BUFG_GT/O       | X7Y10             | txoutclk_out[0]_1 |       3.103 | {0.000 1.551} | X3Y7     |        4392 |        0 |              0 |        4 | qsfp1_cmac_inst/qsfp1_tx_clk_int |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+------+------+-------+------+------+------+---------+-----------------------+
|     | X0    | X1   | X2   | X3    | X4   | X5   | X6   | X7      | HORIZONTAL PROG DELAY |
+-----+-------+------+------+-------+------+------+------+---------+-----------------------+
| Y15 |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y14 |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y13 |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y12 |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y11 |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y10 |   869 |  316 |  336 |     4 |  320 |  334 |  345 |  (D) 13 |                     0 |
| Y9  |  1838 |    4 |    3 |     0 |    0 |    0 |    0 |       0 |                     1 |
| Y8  |     2 |    4 |    0 |     0 |    0 |    0 |    0 |       0 |                     2 |
| Y7  |     0 |    0 |    0 | (R) 0 |    0 |    0 |    0 |       0 |                     - |
| Y6  |     0 |    0 |    0 |     0 |    0 |    4 |    0 |       0 |                     1 |
| Y5  |     0 |    0 |    0 |     0 |    0 |    4 |    0 |       0 |                     0 |
| Y4  |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y3  |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y2  |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y1  |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y0  |     0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
+-----+-------+------+------+-------+------+------+------+---------+-----------------------+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net            |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------+
| g9        | BUFGCE/O        | X4Y5              | clk_125mhz_mmcm_out |       8.000 | {0.000 4.000} | X3Y8     |        4351 |        0 |              0 |       10 | clk_125mhz_int |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-----+----+------+-------+--------+------+------+-------+-----------------------+
|     | X0  | X1 | X2   | X3    | X4     | X5   | X6   | X7    | HORIZONTAL PROG DELAY |
+-----+-----+----+------+-------+--------+------+------+-------+-----------------------+
| Y15 |   0 |  0 |    0 |     0 |      0 |    0 |    0 |     0 |                     - |
| Y14 |   0 |  0 |    0 |     0 |      0 |    0 |    0 |     0 |                     - |
| Y13 |   0 |  0 |    0 |     0 |      0 |    0 |    0 |     0 |                     - |
| Y12 |   0 |  0 |    0 |     0 |      0 |   32 |    0 |     0 |                     0 |
| Y11 |  53 |  6 |   18 |   340 |    601 |   29 |    6 |  1014 |                     1 |
| Y10 |  53 |  6 |  217 |   734 |     12 |  574 |  315 |   157 |                     2 |
| Y9  |   0 |  0 |    0 |     0 |     14 |   55 |    0 |     0 |                     3 |
| Y8  |   0 |  0 |    0 | (R) 0 |      0 |    0 |    0 |     0 |                     - |
| Y7  |   0 |  0 |    0 |     0 |      0 |   56 |    0 |     0 |                     2 |
| Y6  |   0 |  0 |    0 |    26 |      0 |    0 |    0 |     0 |                     1 |
| Y5  |   0 |  0 |    0 |     0 |  (D) 0 |    2 |    1 |    40 |                     0 |
| Y4  |   0 |  0 |    0 |     0 |      0 |    0 |    0 |     0 |                     - |
| Y3  |   0 |  0 |    0 |     0 |      0 |    0 |    0 |     0 |                     - |
| Y2  |   0 |  0 |    0 |     0 |      0 |    0 |    0 |     0 |                     - |
| Y1  |   0 |  0 |    0 |     0 |      0 |    0 |    0 |     0 |                     - |
| Y0  |   0 |  0 |    0 |     0 |      0 |    0 |    0 |     0 |                     - |
+-----+-----+----+------+-------+--------+------+------+-------+-----------------------+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+--------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------+
| g10       | BUFGCE/O        | X4Y5              | clk_50mhz_mmcm_out |      20.000 | {0.000 10.000} | X5Y5     |        4173 |        0 |              0 |        0 | clk_50mhz_int |
+-----------+-----------------+-------------------+--------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----------+----------+------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4       | X5       | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----------+----------+------+----+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |        0 |        0 |    0 |  0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |        0 |        0 |    0 |  0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |        0 |        0 |    0 |  0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |        0 |        0 |    0 |  0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |        0 |        0 |    0 |  0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |        0 |        0 |    0 |  0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |        0 |        0 |    0 |  0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |        0 |        0 |    0 |  0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |        0 |        3 |    0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |        0 |        0 |    0 |  0 |                     - |
| Y5  |  0 |  0 |  0 |  4 |  (D) 101 | (R) 2312 |    9 |  4 |                     1 |
| Y4  |  0 |  0 |  0 |  6 |       10 |     1550 |  174 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |        0 |        0 |    0 |  0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |        0 |        0 |    0 |  0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |        0 |        0 |    0 |  0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |        0 |        0 |    0 |  0 |                     - |
+-----+----+----+----+----+----------+----------+------+----+-----------------------+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                 |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------+
| g11       | BUFG_GT/O       | X7Y11             | rxoutclk_out[0] |       3.103 | {0.000 1.551} | X3Y11    |        2325 |        0 |              0 |        4 | qsfp0_cmac_inst/CLK |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+-------+------+------+------+---------+-----------------------+
|     | X0   | X1   | X2   | X3    | X4   | X5   | X6   | X7      | HORIZONTAL PROG DELAY |
+-----+------+------+------+-------+------+------+------+---------+-----------------------+
| Y15 |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y14 |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y13 |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y12 |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y11 |  669 |  320 |  320 | (R) 0 |  320 |  320 |  320 |  (D) 60 |                     0 |
| Y10 |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y9  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y8  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y7  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y6  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y5  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y4  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y3  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y2  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y1  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y0  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
+-----+------+------+------+-------+------+------+------+---------+-----------------------+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                 |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------+
| g12       | BUFG_GT/O       | X7Y10             | rxoutclk_out[0]_1 |       3.103 | {0.000 1.551} | X3Y10    |        2325 |        0 |              0 |        4 | qsfp1_cmac_inst/CLK |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+-------+------+------+------+---------+-----------------------+
|     | X0   | X1   | X2   | X3    | X4   | X5   | X6   | X7      | HORIZONTAL PROG DELAY |
+-----+------+------+------+-------+------+------+------+---------+-----------------------+
| Y15 |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y14 |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y13 |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y12 |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y11 |  348 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     0 |
| Y10 |  321 |  320 |  320 | (R) 0 |  320 |  323 |  354 |  (D) 23 |                     0 |
| Y9  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y8  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y7  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y6  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y5  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y4  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y3  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y2  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y1  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
| Y0  |    0 |    0 |    0 |     0 |    0 |    0 |    0 |       0 |                     - |
+-----+------+------+------+-------+------+------+------+---------+-----------------------+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------+
| g13       | BUFG_GT/O       | X7Y11             | qsfp0_mgt_refclk_1 |       6.206 | {0.000 3.103} | X2Y8     |        1092 |        0 |              1 |        0 | clk_161mhz_ref_int |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+----+-------+------+-----+-----+----+--------+-----------------------+
|     | X0   | X1 | X2    | X3   | X4  | X5  | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+------+----+-------+------+-----+-----+----+--------+-----------------------+
| Y15 |    0 |  0 |     0 |    0 |   0 |   0 |  0 |      0 |                     - |
| Y14 |    0 |  0 |     0 |    0 |   0 |   0 |  0 |      0 |                     - |
| Y13 |    0 |  0 |     0 |    0 |   0 |   0 |  0 |      0 |                     - |
| Y12 |    0 |  0 |     0 |    0 |   0 |   0 |  0 |      0 |                     - |
| Y11 |  254 |  0 |     0 |    0 |   0 |   0 |  0 |  (D) 0 |                     1 |
| Y10 |  150 |  0 |     0 |    0 |   0 |   0 |  0 |      0 |                     2 |
| Y9  |    0 |  0 |     0 |    0 |   0 |   0 |  0 |      0 |                     - |
| Y8  |    0 |  0 | (R) 0 |    0 |   0 |   0 |  0 |      0 |                     - |
| Y7  |    0 |  0 |     0 |   73 |   0 |   4 |  0 |      0 |                     2 |
| Y6  |    0 |  0 |     0 |  568 |  22 |   0 |  0 |      0 |                     1 |
| Y5  |    0 |  0 |     0 |    0 |   1 |  21 |  0 |      0 |                     0 |
| Y4  |    0 |  0 |     0 |    0 |   0 |   0 |  0 |      0 |                     - |
| Y3  |    0 |  0 |     0 |    0 |   0 |   0 |  0 |      0 |                     - |
| Y2  |    0 |  0 |     0 |    0 |   0 |   0 |  0 |      0 |                     - |
| Y1  |    0 |  0 |     0 |    0 |   0 |   0 |  0 |      0 |                     - |
| Y0  |    0 |  0 |     0 |    0 |   0 |   0 |  0 |      0 |                     - |
+-----+------+----+-------+------+-----+-----+----+--------+-----------------------+


23. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                        |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g14       | BUFG_GT/O       | X7Y4              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y4     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


24. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                         |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g15       | BUFG_GT/O       | X7Y6              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y7     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


25. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                         |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g16       | BUFG_GT/O       | X7Y6              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y6     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


26. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                         |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g17       | BUFG_GT/O       | X7Y7              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y7     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


27. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                         |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g18       | BUFG_GT/O       | X7Y7              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y7     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


28. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                         |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g19       | BUFG_GT/O       | X7Y7              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y7     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


29. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                        |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g20       | BUFG_GT/O       | X7Y4              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y4     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


30. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                        |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g21       | BUFG_GT/O       | X7Y4              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y4     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


31. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                        |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g22       | BUFG_GT/O       | X7Y4              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y5     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


32. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                        |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g23       | BUFG_GT/O       | X7Y5              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y5     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


33. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                        |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g24       | BUFG_GT/O       | X7Y5              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y5     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


34. Device Cell Placement Summary for Global Clock g25
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                        |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g25       | BUFG_GT/O       | X7Y5              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y5     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


35. Device Cell Placement Summary for Global Clock g26
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                        |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g26       | BUFG_GT/O       | X7Y5              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y6     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


36. Device Cell Placement Summary for Global Clock g27
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                        |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g27       | BUFG_GT/O       | X7Y6              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y6     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


37. Device Cell Placement Summary for Global Clock g28
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                        |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g28       | BUFG_GT/O       | X7Y6              | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y6     |          31 |        0 |              0 |        0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


38. Device Cell Placement Summary for Global Clock g29
------------------------------------------------------

+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net         |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------+
| g29       | BUFGCE/O        | X4Y4              | cfgmclk |      15.000 | {0.000 7.500} | X4Y4     |          12 |        0 |              0 |        0 | cfgmclk_int |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+------------+----+----+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4         | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+------------+----+----+----+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y4  |  0 |  0 |  0 |  0 | (R) (D) 12 |  0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
+-----+----+----+----+----+------------+----+----+----+-----------------------+


39. Device Cell Placement Summary for Global Clock g30
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                     |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------+
| g30       | BUFG_GT/O       | X7Y10             | qsfp1_mgt_refclk_1 |       6.206 | {0.000 3.103} | X4Y10    |           4 |        0 |              0 |        0 | qsfp1_mgt_refclk_1_bufg |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-------+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4    | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+-------+----+----+--------+-----------------------+
| Y15 |  0 |  0 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y14 |  0 |  0 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y10 |  0 |  0 |  0 |  0 | (R) 4 |  0 |  0 |  (D) 0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
+-----+----+----+----+----+-------+----+----+--------+-----------------------+


40. Device Cell Placement Summary for Global Clock g31
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------+
| g31       | BUFGCE/O        | X4Y5              |       |             |               | X4Y5     |        6363 |        0 |              0 |        0 | pcie_user_reset |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-----+------+-------------+------+------+------+-----------------------+
|     | X0 | X1 | X2  | X3   | X4          | X5   | X6   | X7   | HORIZONTAL PROG DELAY |
+-----+----+----+-----+------+-------------+------+------+------+-----------------------+
| Y15 |  0 |  0 |   0 |    0 |           0 |    0 |    0 |    0 |                     - |
| Y14 |  0 |  0 |   0 |    0 |           0 |    0 |    0 |    0 |                     - |
| Y13 |  0 |  0 |   0 |    0 |           0 |    0 |    0 |    0 |                     - |
| Y12 |  0 |  0 |   0 |    0 |           0 |    0 |    0 |    0 |                     - |
| Y11 |  0 |  0 |   0 |    0 |           0 |    0 |    0 |    0 |                     - |
| Y10 |  0 |  0 |   0 |    0 |           0 |    0 |    0 |    0 |                     - |
| Y9  |  0 |  0 |   0 |    0 |           0 |    0 |    0 |    0 |                     - |
| Y8  |  0 |  0 |   0 |    0 |           0 |    0 |    0 |    0 |                     - |
| Y7  |  0 |  0 |  17 |   74 |         361 |  448 |   86 |    0 |                     0 |
| Y6  |  0 |  0 |   0 |  352 |        1333 |  968 |  432 |  119 |                     0 |
| Y5  |  0 |  0 |   0 |   37 | (R) (D) 739 |  714 |  550 |    8 |                     0 |
| Y4  |  0 |  0 |   0 |    0 |           0 |    0 |  113 |   12 |                     0 |
| Y3  |  0 |  0 |   0 |    0 |           0 |    0 |    0 |    0 |                     - |
| Y2  |  0 |  0 |   0 |    0 |           0 |    0 |    0 |    0 |                     - |
| Y1  |  0 |  0 |   0 |    0 |           0 |    0 |    0 |    0 |                     - |
| Y0  |  0 |  0 |   0 |    0 |           0 |    0 |    0 |    0 |                     - |
+-----+----+----+-----+------+-------------+------+------+------+-----------------------+


41. Device Cell Placement Summary for Global Clock g32
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------+
| g32       | BUFGCE/O        | X4Y8              |       |             |               | X4Y8     |         173 |        0 |              0 |        0 | pcie_user_reset_repN |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-----+-----+-----+----+-----------+----+----+----+-----------------------+
|     | X0  | X1  | X2  | X3 | X4        | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+-----+-----+-----+----+-----------+----+----+----+-----------------------+
| Y15 |   0 |   0 |   0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y14 |   0 |   0 |   0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y13 |   0 |   0 |   0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y12 |   0 |   0 |   0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y11 |   0 |   0 |   0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y10 |  87 |   0 |   0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y9  |  51 |  13 |   1 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y8  |   0 |   3 |  18 |  0 | (R) (D) 0 |  0 |  0 |  0 |                     0 |
| Y7  |   0 |   0 |   0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y6  |   0 |   0 |   0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y5  |   0 |   0 |   0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y4  |   0 |   0 |   0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y3  |   0 |   0 |   0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y2  |   0 |   0 |   0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y1  |   0 |   0 |   0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y0  |   0 |   0 |   0 |  0 |         0 |  0 |  0 |  0 |                     - |
+-----+-----+-----+-----+----+-----------+----+----+----+-----------------------+


42. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------+
| g10       | 16    | BUFGCE/O        | None       |           6 |               0 |  0 |           0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


43. Clock Region Cell Placement per Global Clock: Region X4Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |          23 |               0 |  0 |           0 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 21    | BUFG_GT/O       | PBlock     |           2 |               0 |  2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                 |
| g10       | 16    | BUFGCE/O        | None       |          10 |               0 |  8 |           0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
| g29       | 0     | BUFGCE/O        | None       |          12 |               0 | 12 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cfgmclk_int                                                                                                    |
| g31+      | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


44. Clock Region Cell Placement per Global Clock: Region X5Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |           4 |               0 |    0 |           0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 21    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                 |
| g10       | 16    | BUFGCE/O        | None       |        1550 |               0 | 1498 |          44 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
| g31+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


45. Clock Region Cell Placement per Global Clock: Region X6Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        3960 |               0 | 3388 |         568 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 21    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                 |
| g1        | 3     | BUFG_GT/O       | PBlock     |         330 |               0 |  281 |          48 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
| g10       | 16    | BUFGCE/O        | None       |         174 |               0 |  167 |           0 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
| g31       | 1     | BUFGCE/O        | None       |           0 |             113 |  111 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


46. Clock Region Cell Placement per Global Clock: Region X7Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        2415 |               0 | 2399 |          16 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                             |
| g6        | 21    | BUFG_GT/O       | PBlock     |        1254 |               0 | 1245 |           4 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                             |
| g1        | 3     | BUFG_GT/O       | PBlock     |        3885 |               0 | 3647 |         217 |   20 |    0 |   0 |  0 |    0 |   0 |       1 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                             |
| g2        | 11    | BUFG_GT/O       | PBlock     |        1424 |               0 | 1419 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       1 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                            |
| g14       | 17    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g20       | 6     | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g21       | 18    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g22+      | 15    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g5        | 22    | BUFG_GT/O       | PBlock     |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                             |
| g31       | 1     | BUFGCE/O        | None       |           0 |              12 |   10 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


47. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g13+      | 8     | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


48. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |          88 |               0 | 80 |           0 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7+       | 4     | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0                                                                        |
| g8+       | 7     | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g9+       | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g10       | 16    | BUFGCE/O        | None       |           4 |               0 |  0 |           0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
| g13+      | 8     | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                                                                                             |
| g31       | 1     | BUFGCE/O        | None       |           0 |              37 | 37 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


49. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        3385 |               0 | 3221 |         140 |   24 |    4 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7+       | 4     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0                                                                        |
| g8+       | 7     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g9+       | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g10       | 16    | BUFGCE/O        | None       |         101 |               0 |  101 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
| g13       | 8     | BUFG_GT/O       | None       |           0 |               1 |    0 |           0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | clk_161mhz_ref_int                                                                                             |
| g31       | 1     | BUFGCE/O        | None       |           0 |             739 |  726 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


50. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        3228 |               0 | 3082 |         134 |   12 |    5 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 21    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                 |
| g7        | 4     | BUFG_GT/O       | None       |           4 |               0 |    4 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0                                                                        |
| g8        | 7     | BUFG_GT/O       | None       |           4 |               0 |    4 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g9        | 9     | BUFGCE/O        | None       |           2 |               0 |    2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g10       | 16    | BUFGCE/O        | None       |        2312 |               0 | 2196 |         112 |    0 |    0 |   4 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
| g13       | 8     | BUFG_GT/O       | None       |          21 |               0 |   21 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                                                                                             |
| g31       | 1     | BUFGCE/O        | None       |           0 |             714 |  703 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


51. Clock Region Cell Placement per Global Clock: Region X6Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        8849 |               0 | 8527 |         310 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK  |
| g6+       | 21    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                  |
| g1        | 3     | BUFG_GT/O       | PBlock     |         248 |               0 |  248 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g2        | 11    | BUFG_GT/O       | PBlock     |           8 |               0 |    8 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
| g9        | 9     | BUFGCE/O        | None       |           1 |               0 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                  |
| g10       | 16    | BUFGCE/O        | None       |           9 |               0 |    9 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                   |
| g31       | 1     | BUFGCE/O        | None       |           0 |             550 |  539 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


52. Clock Region Cell Placement per Global Clock: Region X7Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        1929 |               0 | 1453 |         476 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                             |
| g6        | 21    | BUFG_GT/O       | PBlock     |        1269 |               0 | 1255 |           9 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                             |
| g1        | 3     | BUFG_GT/O       | PBlock     |        1297 |               0 | 1017 |         279 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                             |
| g2        | 11    | BUFG_GT/O       | PBlock     |        2239 |               0 | 2235 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                            |
| g9        | 9     | BUFGCE/O        | None       |          40 |               0 |   39 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                                                                                                                                                                                                                                                                                                             |
| g10       | 16    | BUFGCE/O        | None       |           4 |               0 |    0 |           0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                                                                                                                                                                                                                                                                                                              |
| g22       | 15    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g23       | 17    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g24       | 6     | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g25       | 23    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g26+      | 13    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4        | 12    | BUFG_GT/O       | PBlock     |           8 |               0 |    8 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                              |
| g5+       | 22    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                             |
| g31       | 1     | BUFGCE/O        | None       |           0 |               8 |    2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


53. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |           4 |               0 |  0 |           0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g13+      | 8     | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


54. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        1116 |               0 | 1090 |          14 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7+       | 4     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0                                                                        |
| g8+       | 7     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g9        | 9     | BUFGCE/O        | None       |          26 |               0 |   26 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g13       | 8     | BUFG_GT/O       | None       |         568 |               0 |  568 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                                                                                             |
| g31       | 1     | BUFGCE/O        | None       |           0 |             352 |  347 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


55. Clock Region Cell Placement per Global Clock: Region X4Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        7791 |               0 | 7479 |         288 |   24 |    4 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7+       | 4     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0                                                                        |
| g8+       | 7     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g13       | 8     | BUFG_GT/O       | None       |          22 |               0 |   22 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                                                                                             |
| g31       | 1     | BUFGCE/O        | None       |           0 |            1333 | 1314 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


56. Clock Region Cell Placement per Global Clock: Region X5Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        9489 |               0 | 9254 |         223 |   12 |    4 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 21    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                 |
| g7        | 4     | BUFG_GT/O       | None       |           4 |               0 |    4 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0                                                                        |
| g8        | 7     | BUFG_GT/O       | None       |           4 |               0 |    4 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g10+      | 16    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
| g31       | 1     | BUFGCE/O        | None       |           0 |             968 |  946 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


57. Clock Region Cell Placement per Global Clock: Region X6Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        8302 |               0 | 8012 |         278 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 21    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                 |
| g1        | 3     | BUFG_GT/O       | PBlock     |           3 |               0 |    3 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
| g31       | 1     | BUFGCE/O        | None       |           0 |             432 |  429 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


58. Clock Region Cell Placement per Global Clock: Region X7Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        4500 |               0 | 4389 |          92 |   19 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                              |
| g6        | 21    | BUFG_GT/O       | PBlock     |        2531 |               0 | 2520 |           6 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                              |
| g1+       | 3     | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                              |
| g2        | 11    | BUFG_GT/O       | PBlock     |         660 |               0 |  656 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                             |
| g15+      | 14    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g16       | 19    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g26       | 13    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g27       | 10    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g28       | 0     | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g4        | 12    | BUFG_GT/O       | PBlock     |           5 |               0 |    5 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                               |
| g5+       | 22    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                              |
| g31       | 1     | BUFGCE/O        | None       |           0 |             119 |  113 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                                                                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


59. Clock Region Cell Placement per Global Clock: Region X2Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        3906 |               0 | 3896 |           0 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g13+      | 8     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                                                                                             |
| g31       | 1     | BUFGCE/O        | None       |           0 |              17 |   17 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


60. Clock Region Cell Placement per Global Clock: Region X3Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        3669 |               0 | 3608 |          48 |   13 |    8 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7+       | 4     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0                                                                        |
| g8+       | 7     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g9+       | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g13       | 8     | BUFG_GT/O       | None       |          73 |               0 |   73 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                                                                                             |
| g31       | 1     | BUFGCE/O        | None       |           0 |              74 |   73 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


61. Clock Region Cell Placement per Global Clock: Region X4Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        9231 |               0 | 9019 |         189 |   23 |    9 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g13+      | 8     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                                                                                             |
| g31       | 1     | BUFGCE/O        | None       |           0 |             361 |  350 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


62. Clock Region Cell Placement per Global Clock: Region X5Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        7973 |               0 | 7755 |         209 |    9 |    3 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 21    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                 |
| g9        | 9     | BUFGCE/O        | None       |          56 |               0 |   56 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g10       | 16    | BUFGCE/O        | None       |           3 |               0 |    0 |           0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | clk_50mhz_int                                                                                                  |
| g13       | 8     | BUFG_GT/O       | None       |           4 |               0 |    4 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                                                                                             |
| g31       | 1     | BUFGCE/O        | None       |           0 |             448 |  429 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


63. Clock Region Cell Placement per Global Clock: Region X6Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        3372 |               0 | 3229 |         131 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 21    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                 |
| g31       | 1     | BUFGCE/O        | None       |           0 |              86 |   86 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


64. Clock Region Cell Placement per Global Clock: Region X7Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |         186 |               0 |  177 |           0 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                              |
| g6        | 21    | BUFG_GT/O       | PBlock     |        1906 |               0 | 1897 |           4 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                              |
| g1+       | 3     | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                              |
| g2        | 11    | BUFG_GT/O       | PBlock     |         103 |               0 |   99 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                             |
| g15       | 14    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g17       | 6     | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g18       | 23    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g19       | 17    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g3        | 5     | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4+       | 12    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                               |
| g5+       | 22    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


65. Clock Region Cell Placement per Global Clock: Region X0Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |           2 |               0 |  0 |           0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 7     | BUFG_GT/O       | None       |           2 |               0 |  0 |           0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


66. Clock Region Cell Placement per Global Clock: Region X1Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        2156 |               0 | 2152 |           0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 7     | BUFG_GT/O       | None       |           4 |               0 |    0 |           0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g32       | 1     | BUFGCE/O        | None       |           0 |               3 |    3 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


67. Clock Region Cell Placement per Global Clock: Region X2Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        3903 |               0 | 3903 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8+       | 7     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g13+      | 8     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                                                                                             |
| g32       | 1     | BUFGCE/O        | None       |           0 |              18 |   18 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


68. Clock Region Cell Placement per Global Clock: Region X3Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |         375 |               0 | 375 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7+       | 4     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0                                                                        |
| g8+       | 7     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g9+       | 9     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g32+      | 1     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


69. Clock Region Cell Placement per Global Clock: Region X4Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |          15 |               0 | 15 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g32+      | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


70. Clock Region Cell Placement per Global Clock: Region X5Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


71. Clock Region Cell Placement per Global Clock: Region X6Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


72. Clock Region Cell Placement per Global Clock: Region X7Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


73. Clock Region Cell Placement per Global Clock: Region X0Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |         628 |               0 |  589 |          29 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 4     | BUFG_GT/O       | None       |         105 |               0 |  105 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0                                                                        |
| g8        | 7     | BUFG_GT/O       | None       |        1838 |               0 | 1787 |          41 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g32       | 1     | BUFGCE/O        | None       |           0 |              51 |   45 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


74. Clock Region Cell Placement per Global Clock: Region X1Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |        2654 |               0 | 2627 |          15 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 4     | BUFG_GT/O       | None       |           9 |               0 |    0 |           0 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0                                                                        |
| g8        | 7     | BUFG_GT/O       | None       |           4 |               0 |    1 |           0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g32       | 1     | BUFGCE/O        | None       |           0 |              13 |   13 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


75. Clock Region Cell Placement per Global Clock: Region X2Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |          85 |               0 | 85 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7+       | 4     | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0                                                                        |
| g8        | 7     | BUFG_GT/O       | None       |           3 |               0 |  3 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g13+      | 8     | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                                                                                             |
| g32       | 1     | BUFGCE/O        | None       |           0 |               1 |  1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


76. Clock Region Cell Placement per Global Clock: Region X3Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 4     | BUFG_GT/O       | None       |           2 |               0 |  2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0                                                                        |
| g8+       | 7     | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g9+       | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g32+      | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


77. Clock Region Cell Placement per Global Clock: Region X4Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 9     | BUFGCE/O        | None       |          14 |               0 | 14 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g32+      | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


78. Clock Region Cell Placement per Global Clock: Region X5Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 9     | BUFGCE/O        | None       |          55 |               0 | 55 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


79. Clock Region Cell Placement per Global Clock: Region X6Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


80. Clock Region Cell Placement per Global Clock: Region X7Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


81. Clock Region Cell Placement per Global Clock: Region X0Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |         850 |               0 |  797 |          44 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 4     | BUFG_GT/O       | None       |        1904 |               0 | 1847 |          48 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0                                                                        |
| g8        | 7     | BUFG_GT/O       | None       |         869 |               0 |  856 |          12 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g9        | 9     | BUFGCE/O        | None       |          53 |               0 |   52 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | clk_125mhz_int                                                                                                 |
| g12       | 6     | BUFG_GT/O       | None       |         321 |               0 |  320 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | qsfp1_cmac_inst/CLK                                                                                            |
| g13       | 8     | BUFG_GT/O       | None       |         150 |               0 |  150 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                                                                                             |
| g32       | 1     | BUFGCE/O        | None       |           0 |              87 |   85 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


82. Clock Region Cell Placement per Global Clock: Region X1Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | PBlock     |          49 |               0 |  48 |           0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 4     | BUFG_GT/O       | None       |           2 |               0 |   1 |           0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0                                                                        |
| g8        | 7     | BUFG_GT/O       | None       |         316 |               0 | 316 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g9        | 9     | BUFGCE/O        | None       |           6 |               0 |   6 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g12       | 6     | BUFG_GT/O       | None       |         320 |               0 | 320 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/CLK                                                                                            |
| g13+      | 8     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                                                                                             |
| g32+      | 1     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


83. Clock Region Cell Placement per Global Clock: Region X2Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 4     | BUFG_GT/O       | None       |           6 |               0 |   6 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0                                                                        |
| g8        | 7     | BUFG_GT/O       | None       |         336 |               0 | 336 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g9        | 9     | BUFGCE/O        | None       |         217 |               0 | 217 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g12       | 6     | BUFG_GT/O       | None       |         320 |               0 | 320 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/CLK                                                                                            |
| g13+      | 8     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                                                                                             |
| g32+      | 1     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


84. Clock Region Cell Placement per Global Clock: Region X3Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 4     | BUFG_GT/O       | None       |           1 |               0 |   1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0                                                                        |
| g8        | 7     | BUFG_GT/O       | None       |           4 |               0 |   4 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g9        | 9     | BUFGCE/O        | None       |         734 |               0 | 734 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g12+      | 6     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/CLK                                                                                            |
| g32+      | 1     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


85. Clock Region Cell Placement per Global Clock: Region X4Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 7     | BUFG_GT/O       | None       |         320 |               0 | 320 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g9        | 9     | BUFGCE/O        | None       |          12 |               0 |  12 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g12       | 6     | BUFG_GT/O       | None       |         320 |               0 | 320 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/CLK                                                                                            |
| g30       | 17    | BUFG_GT/O       | None       |           4 |               0 |   4 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_mgt_refclk_1_bufg                                                                                        |
| g32+      | 1     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_user_reset_repN                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


86. Clock Region Cell Placement per Global Clock: Region X5Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 7     | BUFG_GT/O       | None       |         334 |               0 | 334 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g9        | 9     | BUFGCE/O        | None       |         574 |               0 | 574 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g12       | 6     | BUFG_GT/O       | None       |         323 |               0 | 323 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/CLK                                                                                            |
| g30+      | 17    | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_mgt_refclk_1_bufg                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


87. Clock Region Cell Placement per Global Clock: Region X6Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 7     | BUFG_GT/O       | None       |         345 |               0 | 345 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g9        | 9     | BUFGCE/O        | None       |         315 |               0 | 315 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g12       | 6     | BUFG_GT/O       | None       |         354 |               0 | 354 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/CLK                                                                                            |
| g30+      | 17    | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_mgt_refclk_1_bufg                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


88. Clock Region Cell Placement per Global Clock: Region X7Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 7     | BUFG_GT/O       | None       |          13 |               0 |   9 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | qsfp1_cmac_inst/qsfp1_tx_clk_int                                                                               |
| g9        | 9     | BUFGCE/O        | None       |         157 |               0 | 152 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | clk_125mhz_int                                                                                                 |
| g12       | 6     | BUFG_GT/O       | None       |          23 |               0 |  19 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | qsfp1_cmac_inst/CLK                                                                                            |
| g30+      | 17    | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_mgt_refclk_1_bufg                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


89. Clock Region Cell Placement per Global Clock: Region X0Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
| g7        | 4     | BUFG_GT/O       | None       |         751 |               0 | 745 |           5 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0 |
| g9        | 9     | BUFGCE/O        | None       |          53 |               0 |  52 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | clk_125mhz_int                          |
| g11       | 20    | BUFG_GT/O       | None       |         669 |               0 | 668 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | qsfp0_cmac_inst/CLK                     |
| g12       | 6     | BUFG_GT/O       | None       |         348 |               0 | 348 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/CLK                     |
| g13       | 8     | BUFG_GT/O       | None       |         254 |               0 | 254 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


90. Clock Region Cell Placement per Global Clock: Region X1Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
| g7        | 4     | BUFG_GT/O       | None       |         332 |               0 | 332 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0 |
| g9        | 9     | BUFGCE/O        | None       |           6 |               0 |   6 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                          |
| g11       | 20    | BUFG_GT/O       | None       |         320 |               0 | 320 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/CLK                     |
| g12+      | 6     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/CLK                     |
| g13+      | 8     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


91. Clock Region Cell Placement per Global Clock: Region X2Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
| g7        | 4     | BUFG_GT/O       | None       |         334 |               0 | 334 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0 |
| g9        | 9     | BUFGCE/O        | None       |          18 |               0 |  18 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                          |
| g11       | 20    | BUFG_GT/O       | None       |         320 |               0 | 320 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/CLK                     |
| g12+      | 6     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/CLK                     |
| g13+      | 8     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


92. Clock Region Cell Placement per Global Clock: Region X3Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
| g7        | 4     | BUFG_GT/O       | None       |           6 |               0 |   6 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0 |
| g9        | 9     | BUFGCE/O        | None       |         340 |               0 | 340 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                          |
| g11+      | 20    | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/CLK                     |
| g12+      | 6     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_cmac_inst/CLK                     |
| g13+      | 8     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


93. Clock Region Cell Placement per Global Clock: Region X4Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
| g7        | 4     | BUFG_GT/O       | None       |         320 |               0 | 320 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0 |
| g9        | 9     | BUFGCE/O        | None       |         601 |               0 | 601 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                          |
| g11       | 20    | BUFG_GT/O       | None       |         320 |               0 | 320 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/CLK                     |
| g13+      | 8     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


94. Clock Region Cell Placement per Global Clock: Region X5Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
| g7        | 4     | BUFG_GT/O       | None       |         320 |               0 | 320 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0 |
| g9        | 9     | BUFGCE/O        | None       |          29 |               0 |  29 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                          |
| g11       | 20    | BUFG_GT/O       | None       |         320 |               0 | 320 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/CLK                     |
| g13+      | 8     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


95. Clock Region Cell Placement per Global Clock: Region X6Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
| g7        | 4     | BUFG_GT/O       | None       |         320 |               0 | 320 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0 |
| g9        | 9     | BUFGCE/O        | None       |           6 |               0 |   6 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                          |
| g11       | 20    | BUFG_GT/O       | None       |         320 |               0 | 320 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_cmac_inst/CLK                     |
| g13+      | 8     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


96. Clock Region Cell Placement per Global Clock: Region X7Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
| g7        | 4     | BUFG_GT/O       | None       |          48 |               0 |   44 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | qsfp0_cmac_inst/bufg_gt_txusrclk_inst_0 |
| g9        | 9     | BUFGCE/O        | None       |        1014 |               0 | 1009 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | clk_125mhz_int                          |
| g11       | 20    | BUFG_GT/O       | None       |          60 |               0 |   56 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | qsfp0_cmac_inst/CLK                     |
| g13+      | 8     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


97. Clock Region Cell Placement per Global Clock: Region X3Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
| g9+       | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


98. Clock Region Cell Placement per Global Clock: Region X4Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
| g9+       | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


99. Clock Region Cell Placement per Global Clock: Region X5Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
| g9        | 9     | BUFGCE/O        | None       |          32 |               0 | 32 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


