INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danny/Documents/HDL/pipeline_riscv/rtl/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCondGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danny/Documents/HDL/pipeline_riscv/rtl/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danny/Documents/HDL/pipeline_riscv/rtl/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danny/Documents/HDL/pipeline_riscv/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danny/Documents/HDL/pipeline_riscv/rtl/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmedGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danny/Documents/HDL/pipeline_riscv/rtl/structs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_structs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danny/Documents/HDL/pipeline_riscv/rtl/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danny/Documents/HDL/pipeline_riscv/rtl/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danny/Documents/HDL/pipeline_riscv/rtl/otter_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danny/Documents/HDL/pipeline_riscv/rtl/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danny/Documents/HDL/pipeline_riscv/rtl/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danny/Documents/HDL/pipeline_riscv/rtl/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
