INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/encoder/encoder.srcs/sources_1/new/encoder_8to3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_8to3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/encoder/encoder.srcs/sim_1/new/encoder_8to3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_8to3_tb
