# Synthesis-Pipelined-CSM-Multiplier
Synthesized the CSM_2B,  CSM_4B, CSM_6B, and CSM_8B Multipliers:

Using Xilinx Design Suite V 14.7 and synthesize using a Virtex 4, LX100, Package FF1148, Speed Grade -12

Tabulated the max operating frequency, Slice, LUTs, Flip Flops, %logic and % route of: 
Your original combinational multiplier
Your 2-stage pipelined multiplier
Your 4-stage pipelined multiplier
Your 6-stage pipelined multiplier
Your 12-stage pipelined multiplier

RTL and technology schematics for each design provided

*some files missing due to the file sizes being too large
