sv xil_defaultlib --include "../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" --include "../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" \
"../../../bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv" \
"../../../bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv" \

verilog xil_defaultlib --include "../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" --include "../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" \
"../../../bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v" \
"../../../bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v" \
"../../../bd/design_uart/sim/design_uart.v" \
"../../../bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
