

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Sat May  1 01:54:40 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.750 us|  0.750 us|   76|   76|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    314|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|    2504|   1371|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    377|    -|
|Register         |        -|    -|     408|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|    2912|   2062|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |mul_16ns_64s_64_5_1_U1         |mul_16ns_64s_64_5_1         |        0|   2|  441|  256|    0|
    |mul_32ns_17ns_48_2_1_U4        |mul_32ns_17ns_48_2_1        |        0|   1|  165|   50|    0|
    |mul_48ns_50ns_85_5_1_U5        |mul_48ns_50ns_85_5_1        |        0|   1|  340|   86|    0|
    |mul_8s_8s_8_1_1_U6             |mul_8s_8s_8_1_1             |        0|   0|    0|   41|    0|
    |udiv_32ns_64ns_32_36_seq_1_U2  |udiv_32ns_64ns_32_36_seq_1  |        0|   0|  779|  469|    0|
    |udiv_64ns_9ns_8_68_seq_1_U3    |udiv_64ns_9ns_8_68_seq_1    |        0|   0|  779|  469|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        0|   4| 2504| 1371|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_149_p2   |         +|   0|  0|  71|          64|           9|
    |add_ln19_fu_209_p2   |         +|   0|  0|  14|           9|           8|
    |v_fu_177_p2          |         +|   0|  0|  15|           8|           8|
    |sub_ln16_fu_259_p2   |         -|   0|  0|  13|           3|           4|
    |sub_ln17_fu_201_p2   |         -|   0|  0|  71|          64|          64|
    |lshr_ln16_fu_268_p2  |      lshr|   0|  0|  63|          23|          23|
    |or_ln14_fu_125_p2    |        or|   0|  0|  32|          32|          32|
    |xor_ln16_fu_278_p2   |       xor|   0|  0|   8|           8|           2|
    |xor_ln17_fu_187_p2   |       xor|   0|  0|  27|          27|          27|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 314|         238|         177|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  377|         77|    1|         77|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  377|         77|    1|         77|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln14_reg_317   |  64|   0|   64|          0|
    |ap_CS_fsm          |  76|   0|   76|          0|
    |mul_ln13_reg_362   |  48|   0|   48|          0|
    |mul_ln18_reg_332   |  64|   0|   64|          0|
    |p_11_load_reg_312  |  32|   0|   32|          0|
    |result_reg_372     |   4|   0|    4|          0|
    |sub_ln17_reg_342   |  64|   0|   64|          0|
    |udiv_ln13_reg_352  |  32|   0|   32|          0|
    |udiv_ln18_reg_382  |   8|   0|    8|          0|
    |v_reg_337          |   8|   0|    8|          0|
    |xor_ln16_reg_377   |   8|   0|    8|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 408|   0|  408|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return      |  out|    8|  ap_ctrl_hs|           fn1|  return value|
|p              |   in|   16|     ap_none|             p|        scalar|
|p_4            |   in|   16|     ap_none|           p_4|        scalar|
|p_6            |   in|   64|     ap_none|           p_6|        scalar|
|p_9            |   in|    8|     ap_none|           p_9|        scalar|
|p_11_address0  |  out|    4|   ap_memory|          p_11|         array|
|p_11_ce0       |  out|    1|   ap_memory|          p_11|         array|
|p_11_q0        |   in|   32|   ap_memory|          p_11|         array|
|p_11_address1  |  out|    4|   ap_memory|          p_11|         array|
|p_11_ce1       |  out|    1|   ap_memory|          p_11|         array|
|p_11_q1        |   in|   32|   ap_memory|          p_11|         array|
+---------------+-----+-----+------------+--------------+--------------+

