Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:05 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 10 -file ./report/Filter2d_accel_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg484-2
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                                        Instance                                        |                                          Module                                          | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                                                           |                                                                                    (top) |       6193 |       5594 |       0 |  599 | 9123 |      0 |      8 |         15 |
|   bd_0_i                                                                               |                                                                                     bd_0 |       6193 |       5594 |       0 |  599 | 9123 |      0 |      8 |         15 |
|     hls_inst                                                                           |                                                                          bd_0_hls_inst_0 |       6193 |       5594 |       0 |  599 | 9123 |      0 |      8 |         15 |
|       (hls_inst)                                                                       |                                                                          bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst                                                                             |                                                           bd_0_hls_inst_0_Filter2d_accel |       6193 |       5594 |       0 |  599 | 9123 |      0 |      8 |         15 |
|         (inst)                                                                         |                                                           bd_0_hls_inst_0_Filter2d_accel |          3 |          0 |       0 |    3 |    9 |      0 |      0 |          0 |
|         Array2xfMat_8_0_128_128_1_2_U0                                                 |                             bd_0_hls_inst_0_Filter2d_accel_Array2xfMat_8_0_128_128_1_2_s |        628 |        595 |       0 |   33 |  936 |      0 |      0 |          4 |
|           (Array2xfMat_8_0_128_128_1_2_U0)                                             |                             bd_0_hls_inst_0_Filter2d_accel_Array2xfMat_8_0_128_128_1_2_s |         27 |         27 |       0 |    0 |    6 |      0 |      0 |          0 |
|           grp_Axi2Mat_fu_84                                                            |                                                   bd_0_hls_inst_0_Filter2d_accel_Axi2Mat |        601 |        568 |       0 |   33 |  930 |      0 |      0 |          4 |
|             Axi2AxiStream_U0                                                           |                                             bd_0_hls_inst_0_Filter2d_accel_Axi2AxiStream |         55 |         55 |       0 |    0 |   58 |      0 |      0 |          1 |
|               (Axi2AxiStream_U0)                                                       |                                             bd_0_hls_inst_0_Filter2d_accel_Axi2AxiStream |         16 |         16 |       0 |    0 |   15 |      0 |      0 |          1 |
|               grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108                      |                  bd_0_hls_inst_0_Filter2d_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 |         39 |         39 |       0 |    0 |   43 |      0 |      0 |          0 |
|                 (grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108)                  |                  bd_0_hls_inst_0_Filter2d_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 |          2 |          2 |       0 |    0 |   26 |      0 |      0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                               |                 bd_0_hls_inst_0_Filter2d_accel_flow_control_loop_pipe_sequential_init_47 |         37 |         37 |       0 |    0 |   17 |      0 |      0 |          0 |
|             AxiStream2Mat_U0                                                           |                                             bd_0_hls_inst_0_Filter2d_accel_AxiStream2Mat |        464 |        431 |       0 |   33 |  709 |      0 |      0 |          3 |
|               (AxiStream2Mat_U0)                                                       |                                             bd_0_hls_inst_0_Filter2d_accel_AxiStream2Mat |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|               AxiStream2MatStream_2_U0                                                 |                                   bd_0_hls_inst_0_Filter2d_accel_AxiStream2MatStream_2_s |        415 |        414 |       0 |    1 |  688 |      0 |      0 |          3 |
|                 (AxiStream2MatStream_2_U0)                                             |                                   bd_0_hls_inst_0_Filter2d_accel_AxiStream2MatStream_2_s |         37 |         37 |       0 |    0 |  124 |      0 |      0 |          0 |
|                 grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58               |            bd_0_hls_inst_0_Filter2d_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow |        377 |        376 |       0 |    1 |  530 |      0 |      0 |          0 |
|                   (grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58)           |            bd_0_hls_inst_0_Filter2d_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow |        324 |        323 |       0 |    1 |  498 |      0 |      0 |          0 |
|                   flow_control_loop_pipe_sequential_init_U                             |                 bd_0_hls_inst_0_Filter2d_accel_flow_control_loop_pipe_sequential_init_45 |         19 |         19 |       0 |    0 |    2 |      0 |      0 |          0 |
|                   lshr_8ns_3ns_8_2_1_U25                                               |                                        bd_0_hls_inst_0_Filter2d_accel_lshr_8ns_3ns_8_2_1 |         11 |         11 |       0 |    0 |   10 |      0 |      0 |          0 |
|                   lshr_8ns_3ns_8_2_1_U27                                               |                                     bd_0_hls_inst_0_Filter2d_accel_lshr_8ns_3ns_8_2_1_46 |         12 |         12 |       0 |    0 |   10 |      0 |      0 |          0 |
|                   shl_8ns_3ns_8_2_1_U26                                                |                                         bd_0_hls_inst_0_Filter2d_accel_shl_8ns_3ns_8_2_1 |         11 |         11 |       0 |    0 |   10 |      0 |      0 |          0 |
|                 mul_32s_32s_32_5_1_U39                                                 |                                        bd_0_hls_inst_0_Filter2d_accel_mul_32s_32s_32_5_1 |          1 |          1 |       0 |    0 |   34 |      0 |      0 |          3 |
|               cols_c_U                                                                 |                                             bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d3_S |         20 |          4 |       0 |   16 |    5 |      0 |      0 |          0 |
|                 (cols_c_U)                                                             |                                             bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d3_S |          3 |          3 |       0 |    0 |    5 |      0 |      0 |          0 |
|                 U_Filter2d_accel_fifo_w32_d3_S_ShiftReg                                |                                 bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d3_S_ShiftReg_44 |         17 |          1 |       0 |   16 |    0 |      0 |      0 |          0 |
|               last_blk_pxl_width_U0                                                    |                                        bd_0_hls_inst_0_Filter2d_accel_last_blk_pxl_width |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|               last_blk_width_channel_U                                                 |                                              bd_0_hls_inst_0_Filter2d_accel_fifo_w4_d2_S |          4 |          4 |       0 |    0 |    7 |      0 |      0 |          0 |
|                 (last_blk_width_channel_U)                                             |                                              bd_0_hls_inst_0_Filter2d_accel_fifo_w4_d2_S |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|                 U_Filter2d_accel_fifo_w4_d2_S_ShiftReg                                 |                                     bd_0_hls_inst_0_Filter2d_accel_fifo_w4_d2_S_ShiftReg |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|               rows_c_U                                                                 |                                          bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d3_S_43 |         23 |          7 |       0 |   16 |    5 |      0 |      0 |          0 |
|                 (rows_c_U)                                                             |                                          bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d3_S_43 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|                 U_Filter2d_accel_fifo_w32_d3_S_ShiftReg                                |                                    bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d3_S_ShiftReg |         19 |          3 |       0 |   16 |    0 |      0 |      0 |          0 |
|             cols_c_U                                                                   |                                             bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d2_S |         35 |         35 |       0 |    0 |   69 |      0 |      0 |          0 |
|               (cols_c_U)                                                               |                                             bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d2_S |          3 |          3 |       0 |    0 |    5 |      0 |      0 |          0 |
|               U_Filter2d_accel_fifo_w32_d2_S_ShiftReg                                  |                                 bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d2_S_ShiftReg_42 |         32 |         32 |       0 |    0 |   64 |      0 |      0 |          0 |
|             ldata_U                                                                    |                                              bd_0_hls_inst_0_Filter2d_accel_fifo_w8_d2_S |          9 |          9 |       0 |    0 |   21 |      0 |      0 |          0 |
|               (ldata_U)                                                                |                                              bd_0_hls_inst_0_Filter2d_accel_fifo_w8_d2_S |          1 |          1 |       0 |    0 |    5 |      0 |      0 |          0 |
|               U_Filter2d_accel_fifo_w8_d2_S_ShiftReg                                   |                                     bd_0_hls_inst_0_Filter2d_accel_fifo_w8_d2_S_ShiftReg |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|             rows_c_U                                                                   |                                          bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d2_S_41 |         35 |         35 |       0 |    0 |   69 |      0 |      0 |          0 |
|               (rows_c_U)                                                               |                                          bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d2_S_41 |          3 |          3 |       0 |    0 |    5 |      0 |      0 |          0 |
|               U_Filter2d_accel_fifo_w32_d2_S_ShiftReg                                  |                                    bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d2_S_ShiftReg |         32 |         32 |       0 |    0 |   64 |      0 |      0 |          0 |
|             start_for_AxiStream2Mat_U0_U                                               |                                bd_0_hls_inst_0_Filter2d_accel_start_for_AxiStream2Mat_U0 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |          0 |
|         Block_entry1_proc_U0                                                           |                                         bd_0_hls_inst_0_Filter2d_accel_Block_entry1_proc |         47 |         47 |       0 |    0 |   65 |      0 |      0 |          0 |
|         control_r_s_axi_U                                                              |                                           bd_0_hls_inst_0_Filter2d_accel_control_r_s_axi |        433 |        433 |       0 |    0 |  299 |      0 |      0 |          0 |
|         control_s_axi_U                                                                |                                             bd_0_hls_inst_0_Filter2d_accel_control_s_axi |        108 |        108 |       0 |    0 |  127 |      0 |      0 |          0 |
|         conv_out_c11_U                                                                 |                                             bd_0_hls_inst_0_Filter2d_accel_fifo_w64_d5_S |         43 |         11 |       0 |   32 |    6 |      0 |      0 |          0 |
|           (conv_out_c11_U)                                                             |                                             bd_0_hls_inst_0_Filter2d_accel_fifo_w64_d5_S |         10 |         10 |       0 |    0 |    6 |      0 |      0 |          0 |
|           U_Filter2d_accel_fifo_w64_d5_S_ShiftReg                                      |                                    bd_0_hls_inst_0_Filter2d_accel_fifo_w64_d5_S_ShiftReg |         35 |          3 |       0 |   32 |    0 |      0 |      0 |          0 |
|         conv_out_c_U                                                                   |                                             bd_0_hls_inst_0_Filter2d_accel_fifo_w64_d2_S |         70 |         70 |       0 |    0 |  125 |      0 |      0 |          0 |
|           (conv_out_c_U)                                                               |                                             bd_0_hls_inst_0_Filter2d_accel_fifo_w64_d2_S |          6 |          6 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_Filter2d_accel_fifo_w64_d2_S_ShiftReg                                      |                                    bd_0_hls_inst_0_Filter2d_accel_fifo_w64_d2_S_ShiftReg |         64 |         64 |       0 |    0 |  120 |      0 |      0 |          0 |
|         filter2D_0_3_3_0_0_128_128_1_2_2_U0                                            |                        bd_0_hls_inst_0_Filter2d_accel_filter2D_0_3_3_0_0_128_128_1_2_2_s |        603 |        530 |       0 |   73 | 1406 |      0 |      3 |          9 |
|           (filter2D_0_3_3_0_0_128_128_1_2_2_U0)                                        |                        bd_0_hls_inst_0_Filter2d_accel_filter2D_0_3_3_0_0_128_128_1_2_2_s |          7 |          7 |       0 |    0 |   46 |      0 |      0 |          0 |
|           grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129               |       bd_0_hls_inst_0_Filter2d_accel_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 |         31 |         31 |       0 |    0 |  161 |      0 |      0 |          0 |
|             (grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129)           |       bd_0_hls_inst_0_Filter2d_accel_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 |          8 |          8 |       0 |    0 |  159 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                   |                 bd_0_hls_inst_0_Filter2d_accel_flow_control_loop_pipe_sequential_init_40 |         23 |         23 |       0 |    0 |    2 |      0 |      0 |          0 |
|           grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145            |    bd_0_hls_inst_0_Filter2d_accel_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s |        565 |        492 |       0 |   73 | 1199 |      0 |      3 |          9 |
|             (grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145)        |    bd_0_hls_inst_0_Filter2d_accel_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s |        170 |        170 |       0 |    0 |  240 |      0 |      0 |          0 |
|             grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196                              |                        bd_0_hls_inst_0_Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP |        395 |        322 |       0 |   73 |  959 |      0 |      3 |          9 |
|               (grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196)                          |                        bd_0_hls_inst_0_Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP |         55 |         26 |       0 |   29 |  276 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                 |                 bd_0_hls_inst_0_Filter2d_accel_flow_control_loop_pipe_sequential_init_29 |         92 |         92 |       0 |    0 |    2 |      0 |      0 |          0 |
|               grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377                                   |                               bd_0_hls_inst_0_Filter2d_accel_xFApplyFilter2D_0_0_3_3_1_s |        202 |        158 |       0 |   44 |  681 |      0 |      0 |          9 |
|                 (grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377)                               |                               bd_0_hls_inst_0_Filter2d_accel_xFApplyFilter2D_0_0_3_3_1_s |        121 |         77 |       0 |   44 |  490 |      0 |      0 |          0 |
|                 ashr_32s_8ns_32_7_0_U83                                                |                                       bd_0_hls_inst_0_Filter2d_accel_ashr_32s_8ns_32_7_0 |         80 |         80 |       0 |    0 |  191 |      0 |      0 |          0 |
|                 mac_muladd_16s_8ns_24s_25_4_0_U84                                      |                             bd_0_hls_inst_0_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|                   Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U               |                  bd_0_hls_inst_0_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_39 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|                 mac_muladd_16s_8ns_24s_25_4_0_U85                                      |                          bd_0_hls_inst_0_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_34 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|                   Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U               |                  bd_0_hls_inst_0_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_38 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|                 mac_muladd_16s_8ns_24s_25_4_0_U86                                      |                          bd_0_hls_inst_0_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_35 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|                   Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U               |                     bd_0_hls_inst_0_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|                 mac_muladd_16s_8ns_25s_26_4_0_U87                                      |                             bd_0_hls_inst_0_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|                   Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U               |                     bd_0_hls_inst_0_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|                 mac_muladd_16s_8ns_26s_27_4_0_U88                                      |                             bd_0_hls_inst_0_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          1 |
|                   Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U               |                     bd_0_hls_inst_0_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          1 |
|                 mac_muladd_16s_8ns_27s_28_4_0_U89                                      |                             bd_0_hls_inst_0_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |          1 |
|                   Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U               |                     bd_0_hls_inst_0_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |          1 |
|                 mul_16s_8ns_24_4_0_U80                                                 |                                        bd_0_hls_inst_0_Filter2d_accel_mul_16s_8ns_24_4_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|                 mul_16s_8ns_24_4_0_U81                                                 |                                     bd_0_hls_inst_0_Filter2d_accel_mul_16s_8ns_24_4_0_36 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|                 mul_16s_8ns_24_4_0_U82                                                 |                                     bd_0_hls_inst_0_Filter2d_accel_mul_16s_8ns_24_4_0_37 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|               k_buf_1_U                                                                |    bd_0_hls_inst_0_Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W |          5 |          5 |       0 |    0 |    0 |      0 |      1 |          0 |
|               k_buf_2_U                                                                | bd_0_hls_inst_0_Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W_30 |         14 |         14 |       0 |    0 |    0 |      0 |      1 |          0 |
|               k_buf_U                                                                  | bd_0_hls_inst_0_Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W_31 |          3 |          3 |       0 |    0 |    0 |      0 |      1 |          0 |
|               sparsemux_7_2_8_1_1_U115                                                 |                                       bd_0_hls_inst_0_Filter2d_accel_sparsemux_7_2_8_1_1 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |          0 |
|               sparsemux_7_2_8_1_1_U116                                                 |                                    bd_0_hls_inst_0_Filter2d_accel_sparsemux_7_2_8_1_1_32 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |          0 |
|               sparsemux_7_2_8_1_1_U117                                                 |                                    bd_0_hls_inst_0_Filter2d_accel_sparsemux_7_2_8_1_1_33 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |          0 |
|         gmem0_m_axi_U                                                                  |                                               bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi |        631 |        587 |       0 |   44 |  854 |      0 |      1 |          0 |
|           bus_read                                                                     |                                          bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_read |        410 |        410 |       0 |    0 |  592 |      0 |      0 |          0 |
|             fifo_burst                                                                 |                          bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_fifo__parameterized2 |         20 |         20 |       0 |    0 |   13 |      0 |      0 |          0 |
|               (fifo_burst)                                                             |                          bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_fifo__parameterized2 |         18 |         18 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                           bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_srl__parameterized1 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             fifo_rctl                                                                  |                       bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_fifo__parameterized2_28 |         10 |         10 |       0 |    0 |    8 |      0 |      0 |          0 |
|             rreq_burst_conv                                                            |                               bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_burst_converter |        342 |        342 |       0 |    0 |  500 |      0 |      0 |          0 |
|               (rreq_burst_conv)                                                        |                               bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_burst_converter |        176 |        176 |       0 |    0 |  335 |      0 |      0 |          0 |
|               rs_req                                                                   |                                     bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_reg_slice |        166 |        166 |       0 |    0 |  165 |      0 |      0 |          0 |
|             rs_rdata                                                                   |                     bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_reg_slice__parameterized2 |         39 |         39 |       0 |    0 |   71 |      0 |      0 |          0 |
|           bus_write                                                                    |                                         bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_write |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|             rs_resp                                                                    |                     bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_reg_slice__parameterized1 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|           load_unit                                                                    |                                          bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_load |        219 |        175 |       0 |   44 |  259 |      0 |      1 |          0 |
|             (load_unit)                                                                |                                          bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_load |          0 |          0 |       0 |    0 |  118 |      0 |      0 |          0 |
|             buff_rdata                                                                 |                          bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_fifo__parameterized5 |         76 |         76 |       0 |    0 |   36 |      0 |      1 |          0 |
|               (buff_rdata)                                                             |                          bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_fifo__parameterized5 |         33 |         33 |       0 |    0 |   28 |      0 |      0 |          0 |
|               U_fifo_mem                                                               |                           bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_mem__parameterized0 |         43 |         43 |       0 |    0 |    8 |      0 |      1 |          0 |
|             bus_wide_gen.rreq_offset                                                   |                          bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_fifo__parameterized4 |         71 |         67 |       0 |    4 |   16 |      0 |      0 |          0 |
|               (bus_wide_gen.rreq_offset)                                               |                          bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_fifo__parameterized4 |          8 |          8 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                           bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_srl__parameterized3 |         64 |         60 |       0 |    4 |    4 |      0 |      0 |          0 |
|             fifo_rreq                                                                  |                          bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_fifo__parameterized0 |         72 |         32 |       0 |   40 |   89 |      0 |      0 |          0 |
|               (fifo_rreq)                                                              |                          bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_fifo__parameterized0 |         13 |         13 |       0 |    0 |   10 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                           bd_0_hls_inst_0_Filter2d_accel_gmem0_m_axi_srl__parameterized0 |         60 |         20 |       0 |   40 |   79 |      0 |      0 |          0 |
|         gmem1_m_axi_U                                                                  |                                               bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi |        548 |        512 |       0 |   36 |  798 |      0 |      1 |          0 |
|           bus_read                                                                     |                                          bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_read |        398 |        398 |       0 |    0 |  566 |      0 |      0 |          0 |
|             fifo_burst                                                                 |                          bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_fifo__parameterized2 |         19 |         19 |       0 |    0 |   13 |      0 |      0 |          0 |
|               (fifo_burst)                                                             |                          bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_fifo__parameterized2 |         18 |         18 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                           bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_srl__parameterized1 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             fifo_rctl                                                                  |                       bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_fifo__parameterized2_27 |         10 |         10 |       0 |    0 |    8 |      0 |      0 |          0 |
|             rreq_burst_conv                                                            |                               bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_burst_converter |        330 |        330 |       0 |    0 |  474 |      0 |      0 |          0 |
|               (rreq_burst_conv)                                                        |                               bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_burst_converter |        183 |        183 |       0 |    0 |  335 |      0 |      0 |          0 |
|               rs_req                                                                   |                                     bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_reg_slice |        147 |        147 |       0 |    0 |  139 |      0 |      0 |          0 |
|             rs_rdata                                                                   |                     bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_reg_slice__parameterized2 |         39 |         39 |       0 |    0 |   71 |      0 |      0 |          0 |
|           bus_write                                                                    |                                         bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_write |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|             rs_resp                                                                    |                     bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_reg_slice__parameterized1 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|           load_unit                                                                    |                                          bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_load |        149 |        113 |       0 |   36 |  229 |      0 |      1 |          0 |
|             (load_unit)                                                                |                                          bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_load |          1 |          1 |       0 |    0 |  104 |      0 |      0 |          0 |
|             buff_rdata                                                                 |                          bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_fifo__parameterized5 |         49 |         49 |       0 |    0 |   36 |      0 |      1 |          0 |
|               (buff_rdata)                                                             |                          bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_fifo__parameterized5 |         33 |         33 |       0 |    0 |   28 |      0 |      0 |          0 |
|               U_fifo_mem                                                               |                           bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_mem__parameterized0 |         16 |         16 |       0 |    0 |    8 |      0 |      1 |          0 |
|             bus_wide_gen.rreq_offset                                                   |                          bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_fifo__parameterized4 |         49 |         47 |       0 |    2 |   14 |      0 |      0 |          0 |
|               (bus_wide_gen.rreq_offset)                                               |                          bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_fifo__parameterized4 |          7 |          7 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                           bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_srl__parameterized3 |         42 |         40 |       0 |    2 |    2 |      0 |      0 |          0 |
|             fifo_rreq                                                                  |                          bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_fifo__parameterized0 |         51 |         17 |       0 |   34 |   75 |      0 |      0 |          0 |
|               (fifo_rreq)                                                              |                          bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_fifo__parameterized0 |         12 |         12 |       0 |    0 |   10 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                           bd_0_hls_inst_0_Filter2d_accel_gmem1_m_axi_srl__parameterized0 |         39 |          5 |       0 |   34 |   65 |      0 |      0 |          0 |
|         gmem2_m_axi_U                                                                  |                                               bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi |       1395 |       1240 |       0 |  155 | 1980 |      0 |      2 |          0 |
|           bus_read                                                                     |                                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_read |        396 |        396 |       0 |    0 |  564 |      0 |      0 |          0 |
|             fifo_burst                                                                 |                       bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized2_22 |         17 |         17 |       0 |    0 |   13 |      0 |      0 |          0 |
|               (fifo_burst)                                                             |                       bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized2_22 |         16 |         16 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                        bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_srl__parameterized1_26 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             fifo_rctl                                                                  |                       bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized2_23 |         10 |         10 |       0 |    0 |    8 |      0 |      0 |          0 |
|             rreq_burst_conv                                                            |                            bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_burst_converter_24 |        330 |        330 |       0 |    0 |  472 |      0 |      0 |          0 |
|               (rreq_burst_conv)                                                        |                            bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_burst_converter_24 |        181 |        181 |       0 |    0 |  335 |      0 |      0 |          0 |
|               rs_req                                                                   |                                  bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_reg_slice_25 |        149 |        149 |       0 |    0 |  137 |      0 |      0 |          0 |
|             rs_rdata                                                                   |                     bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_reg_slice__parameterized2 |         39 |         39 |       0 |    0 |   71 |      0 |      0 |          0 |
|           bus_write                                                                    |                                         bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_write |        578 |        519 |       0 |   59 |  850 |      0 |      0 |          0 |
|             (bus_write)                                                                |                                         bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_write |          6 |          6 |       0 |    0 |   46 |      0 |      0 |          0 |
|             fifo_burst                                                                 |                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized6 |         25 |         21 |       0 |    4 |   16 |      0 |      0 |          0 |
|               (fifo_burst)                                                             |                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized6 |         11 |         11 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                           bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_srl__parameterized4 |         14 |         10 |       0 |    4 |    4 |      0 |      0 |          0 |
|             fifo_resp                                                                  |                       bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized2_20 |         18 |         17 |       0 |    1 |   13 |      0 |      0 |          0 |
|               (fifo_resp)                                                              |                       bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized2_20 |         15 |         15 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                        bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_srl__parameterized1_21 |          3 |          2 |       0 |    1 |    1 |      0 |      0 |          0 |
|             rs_resp                                                                    |                     bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_reg_slice__parameterized1 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|             wreq_burst_conv                                                            |                               bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_burst_converter |        346 |        346 |       0 |    0 |  500 |      0 |      0 |          0 |
|               (wreq_burst_conv)                                                        |                               bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_burst_converter |        182 |        182 |       0 |    0 |  335 |      0 |      0 |          0 |
|               rs_req                                                                   |                                     bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_reg_slice |        164 |        164 |       0 |    0 |  165 |      0 |      0 |          0 |
|             wreq_throttle                                                              |                                      bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_throttle |        179 |        125 |       0 |   54 |  270 |      0 |      0 |          0 |
|               (wreq_throttle)                                                          |                                      bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_throttle |          1 |          1 |       0 |    0 |    6 |      0 |      0 |          0 |
|               data_fifo                                                                |                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized8 |         52 |         32 |       0 |   20 |   49 |      0 |      0 |          0 |
|                 (data_fifo)                                                            |                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized8 |         20 |         20 |       0 |    0 |   12 |      0 |      0 |          0 |
|                 U_fifo_srl                                                             |                           bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_srl__parameterized6 |         32 |         12 |       0 |   20 |   37 |      0 |      0 |          0 |
|               req_fifo                                                                 |                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized7 |         53 |         19 |       0 |   34 |   78 |      0 |      0 |          0 |
|                 (req_fifo)                                                             |                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized7 |         16 |         16 |       0 |    0 |   12 |      0 |      0 |          0 |
|                 U_fifo_srl                                                             |                           bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_srl__parameterized5 |         37 |          3 |       0 |   34 |   66 |      0 |      0 |          0 |
|               rs_req                                                                   |                     bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_reg_slice__parameterized0 |         73 |         73 |       0 |    0 |  137 |      0 |      0 |          0 |
|           load_unit                                                                    |                                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_load |        201 |        164 |       0 |   37 |  231 |      0 |      1 |          0 |
|             (load_unit)                                                                |                                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_load |          1 |          1 |       0 |    0 |  104 |      0 |      0 |          0 |
|             buff_rdata                                                                 |                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized5 |         53 |         53 |       0 |    0 |   36 |      0 |      1 |          0 |
|               (buff_rdata)                                                             |                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized5 |         38 |         38 |       0 |    0 |   28 |      0 |      0 |          0 |
|               U_fifo_mem                                                               |                           bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_mem__parameterized0 |         15 |         15 |       0 |    0 |    8 |      0 |      1 |          0 |
|             bus_wide_gen.rreq_offset                                                   |                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized4 |        100 |         96 |       0 |    4 |   16 |      0 |      0 |          0 |
|               (bus_wide_gen.rreq_offset)                                               |                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized4 |          7 |          7 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                           bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_srl__parameterized3 |         94 |         90 |       0 |    4 |    4 |      0 |      0 |          0 |
|             fifo_rreq                                                                  |                       bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized0_18 |         48 |         15 |       0 |   33 |   75 |      0 |      0 |          0 |
|               (fifo_rreq)                                                              |                       bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized0_18 |         13 |         13 |       0 |    0 |   10 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                        bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_srl__parameterized0_19 |         35 |          2 |       0 |   33 |   65 |      0 |      0 |          0 |
|           store_unit                                                                   |                                         bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_store |        220 |        161 |       0 |   59 |  335 |      0 |      1 |          0 |
|             (store_unit)                                                               |                                         bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_store |          3 |          3 |       0 |    0 |  152 |      0 |      0 |          0 |
|             buff_wdata                                                                 |                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized1 |         36 |         36 |       0 |    0 |   28 |      0 |      1 |          0 |
|               (buff_wdata)                                                             |                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized1 |         26 |         26 |       0 |    0 |   22 |      0 |      0 |          0 |
|               U_fifo_mem                                                               |                                           bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_mem |         10 |         10 |       0 |    0 |    6 |      0 |      1 |          0 |
|             bus_wide_gen.wreq_offset                                                   |                                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo |         78 |         60 |       0 |   18 |   46 |      0 |      0 |          0 |
|               (bus_wide_gen.wreq_offset)                                               |                                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo |          7 |          7 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                                           bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_srl |         72 |         54 |       0 |   18 |   34 |      0 |      0 |          0 |
|             fifo_wreq                                                                  |                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized0 |         73 |         33 |       0 |   40 |   89 |      0 |      0 |          0 |
|               (fifo_wreq)                                                              |                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized0 |         12 |         12 |       0 |    0 |   10 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                           bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_srl__parameterized0 |         61 |         21 |       0 |   40 |   79 |      0 |      0 |          0 |
|             fifo_wrsp                                                                  |                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized2 |         20 |         19 |       0 |    1 |   13 |      0 |      0 |          0 |
|               (fifo_wrsp)                                                              |                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized2 |          4 |          4 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                           bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_srl__parameterized1 |         16 |         15 |       0 |    1 |    1 |      0 |      0 |          0 |
|             user_resp                                                                  |                          bd_0_hls_inst_0_Filter2d_accel_gmem2_m_axi_fifo__parameterized3 |         10 |         10 |       0 |    0 |    7 |      0 |      0 |          0 |
|         gmem3_m_axi_U                                                                  |                                               bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi |        789 |        678 |       0 |  111 | 1147 |      0 |      1 |          0 |
|           bus_read                                                                     |                                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_read |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|             rs_rdata                                                                   |                     bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_reg_slice__parameterized2 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|           bus_write                                                                    |                                         bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_write |        563 |        504 |       0 |   59 |  822 |      0 |      0 |          0 |
|             (bus_write)                                                                |                                         bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_write |          6 |          6 |       0 |    0 |   46 |      0 |      0 |          0 |
|             fifo_burst                                                                 |                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_fifo__parameterized6 |         26 |         22 |       0 |    4 |   16 |      0 |      0 |          0 |
|               (fifo_burst)                                                             |                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_fifo__parameterized6 |         12 |         12 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                           bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_srl__parameterized4 |         14 |         10 |       0 |    4 |    4 |      0 |      0 |          0 |
|             fifo_resp                                                                  |                       bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_fifo__parameterized2_16 |         18 |         17 |       0 |    1 |   13 |      0 |      0 |          0 |
|               (fifo_resp)                                                              |                       bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_fifo__parameterized2_16 |         15 |         15 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                        bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_srl__parameterized1_17 |          3 |          2 |       0 |    1 |    1 |      0 |      0 |          0 |
|             rs_resp                                                                    |                     bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_reg_slice__parameterized1 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|             wreq_burst_conv                                                            |                               bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_burst_converter |        331 |        331 |       0 |    0 |  472 |      0 |      0 |          0 |
|               (wreq_burst_conv)                                                        |                               bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_burst_converter |        182 |        182 |       0 |    0 |  335 |      0 |      0 |          0 |
|               rs_req                                                                   |                                     bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_reg_slice |        149 |        149 |       0 |    0 |  137 |      0 |      0 |          0 |
|             wreq_throttle                                                              |                                      bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_throttle |        177 |        123 |       0 |   54 |  270 |      0 |      0 |          0 |
|               (wreq_throttle)                                                          |                                      bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_throttle |          1 |          1 |       0 |    0 |    6 |      0 |      0 |          0 |
|               data_fifo                                                                |                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_fifo__parameterized8 |         51 |         31 |       0 |   20 |   49 |      0 |      0 |          0 |
|                 (data_fifo)                                                            |                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_fifo__parameterized8 |         21 |         21 |       0 |    0 |   12 |      0 |      0 |          0 |
|                 U_fifo_srl                                                             |                           bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_srl__parameterized6 |         30 |         10 |       0 |   20 |   37 |      0 |      0 |          0 |
|               req_fifo                                                                 |                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_fifo__parameterized7 |         52 |         18 |       0 |   34 |   78 |      0 |      0 |          0 |
|                 (req_fifo)                                                             |                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_fifo__parameterized7 |         16 |         16 |       0 |    0 |   12 |      0 |      0 |          0 |
|                 U_fifo_srl                                                             |                           bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_srl__parameterized5 |         36 |          2 |       0 |   34 |   66 |      0 |      0 |          0 |
|               rs_req                                                                   |                     bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_reg_slice__parameterized0 |         73 |         73 |       0 |    0 |  137 |      0 |      0 |          0 |
|           load_unit                                                                    |                                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_load |         23 |         23 |       0 |    0 |   15 |      0 |      0 |          0 |
|             (load_unit)                                                                |                                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_load |          1 |          1 |       0 |    0 |    3 |      0 |      0 |          0 |
|             buff_rdata                                                                 |                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_fifo__parameterized5 |         22 |         22 |       0 |    0 |   12 |      0 |      0 |          0 |
|           store_unit                                                                   |                                         bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_store |        199 |        147 |       0 |   52 |  305 |      0 |      1 |          0 |
|             (store_unit)                                                               |                                         bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_store |          3 |          3 |       0 |    0 |  139 |      0 |      0 |          0 |
|             buff_wdata                                                                 |                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_fifo__parameterized1 |         32 |         32 |       0 |    0 |   28 |      0 |      1 |          0 |
|               (buff_wdata)                                                             |                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_fifo__parameterized1 |         22 |         22 |       0 |    0 |   22 |      0 |      0 |          0 |
|               U_fifo_mem                                                               |                                           bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_mem |         10 |         10 |       0 |    0 |    6 |      0 |      1 |          0 |
|             bus_wide_gen.wreq_offset                                                   |                                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_fifo |         87 |         69 |       0 |   18 |   46 |      0 |      0 |          0 |
|               (bus_wide_gen.wreq_offset)                                               |                                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_fifo |          6 |          6 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                                           bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_srl |         82 |         64 |       0 |   18 |   34 |      0 |      0 |          0 |
|             fifo_wreq                                                                  |                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_fifo__parameterized0 |         48 |         15 |       0 |   33 |   73 |      0 |      0 |          0 |
|               (fifo_wreq)                                                              |                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_fifo__parameterized0 |         11 |         11 |       0 |    0 |    8 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                           bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_srl__parameterized0 |         37 |          4 |       0 |   33 |   65 |      0 |      0 |          0 |
|             fifo_wrsp                                                                  |                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_fifo__parameterized2 |         19 |         18 |       0 |    1 |   13 |      0 |      0 |          0 |
|               (fifo_wrsp)                                                              |                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_fifo__parameterized2 |          4 |          4 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                           bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_srl__parameterized1 |         15 |         14 |       0 |    1 |    1 |      0 |      0 |          0 |
|             user_resp                                                                  |                          bd_0_hls_inst_0_Filter2d_accel_gmem3_m_axi_fifo__parameterized3 |         10 |         10 |       0 |    0 |    6 |      0 |      0 |          0 |
|         imgInput_cols_c13_channel_U                                                    |                                           bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d2_S_x |         45 |         45 |       0 |    0 |   69 |      0 |      0 |          0 |
|           (imgInput_cols_c13_channel_U)                                                |                                           bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d2_S_x |         10 |         10 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_Filter2d_accel_fifo_w32_d2_S_x_ShiftReg                                    |                               bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d2_S_x_ShiftReg_15 |         35 |         35 |       0 |    0 |   64 |      0 |      0 |          0 |
|         imgInput_cols_c_U                                                              |                                         bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d2_S_x_0 |         21 |         21 |       0 |    0 |   37 |      0 |      0 |          0 |
|           (imgInput_cols_c_U)                                                          |                                         bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d2_S_x_0 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_Filter2d_accel_fifo_w32_d2_S_x_ShiftReg                                    |                               bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d2_S_x_ShiftReg_14 |         16 |         16 |       0 |    0 |   32 |      0 |      0 |          0 |
|         imgInput_data_U                                                                |                                           bd_0_hls_inst_0_Filter2d_accel_fifo_w8_d2_S_x0 |         12 |         12 |       0 |    0 |   21 |      0 |      0 |          0 |
|           (imgInput_data_U)                                                            |                                           bd_0_hls_inst_0_Filter2d_accel_fifo_w8_d2_S_x0 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_Filter2d_accel_fifo_w8_d2_S_x0_ShiftReg                                    |                               bd_0_hls_inst_0_Filter2d_accel_fifo_w8_d2_S_x0_ShiftReg_13 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         imgInput_rows_c12_channel_U                                                    |                                         bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d2_S_x_1 |         38 |         38 |       0 |    0 |   69 |      0 |      0 |          0 |
|           (imgInput_rows_c12_channel_U)                                                |                                         bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d2_S_x_1 |          6 |          6 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_Filter2d_accel_fifo_w32_d2_S_x_ShiftReg                                    |                               bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d2_S_x_ShiftReg_12 |         32 |         32 |       0 |    0 |   64 |      0 |      0 |          0 |
|         imgInput_rows_c_U                                                              |                                         bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d2_S_x_2 |         21 |         21 |       0 |    0 |   37 |      0 |      0 |          0 |
|           (imgInput_rows_c_U)                                                          |                                         bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d2_S_x_2 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_Filter2d_accel_fifo_w32_d2_S_x_ShiftReg                                    |                                  bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d2_S_x_ShiftReg |         16 |         16 |       0 |    0 |   32 |      0 |      0 |          0 |
|         imgOutput_cols_channel_U                                                       |                                             bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d4_S |         24 |          8 |       0 |   16 |    5 |      0 |      0 |          0 |
|           (imgOutput_cols_channel_U)                                                   |                                             bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d4_S |          6 |          6 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_Filter2d_accel_fifo_w32_d4_S_ShiftReg                                      |                                 bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d4_S_ShiftReg_11 |         19 |          3 |       0 |   16 |    0 |      0 |      0 |          0 |
|         imgOutput_data_U                                                               |                                         bd_0_hls_inst_0_Filter2d_accel_fifo_w8_d2_S_x0_3 |         13 |         13 |       0 |    0 |   21 |      0 |      0 |          0 |
|           (imgOutput_data_U)                                                           |                                         bd_0_hls_inst_0_Filter2d_accel_fifo_w8_d2_S_x0_3 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_Filter2d_accel_fifo_w8_d2_S_x0_ShiftReg                                    |                                  bd_0_hls_inst_0_Filter2d_accel_fifo_w8_d2_S_x0_ShiftReg |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         imgOutput_rows_channel_U                                                       |                                           bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d4_S_4 |         18 |         10 |       0 |    8 |    5 |      0 |      0 |          0 |
|           (imgOutput_rows_channel_U)                                                   |                                           bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d4_S_4 |          7 |          7 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_Filter2d_accel_fifo_w32_d4_S_ShiftReg                                      |                                    bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d4_S_ShiftReg |         11 |          3 |       0 |    8 |    0 |      0 |      0 |          0 |
|         maxpool_out_c_U                                                                |                                             bd_0_hls_inst_0_Filter2d_accel_fifo_w64_d6_S |         42 |         10 |       0 |   32 |    6 |      0 |      0 |          0 |
|           (maxpool_out_c_U)                                                            |                                             bd_0_hls_inst_0_Filter2d_accel_fifo_w64_d6_S |          9 |          9 |       0 |    0 |    6 |      0 |      0 |          0 |
|           U_Filter2d_accel_fifo_w64_d6_S_ShiftReg                                      |                                    bd_0_hls_inst_0_Filter2d_accel_fifo_w64_d6_S_ShiftReg |         35 |          3 |       0 |   32 |    0 |      0 |      0 |          0 |
|         pool_gpt_U0                                                                    |                                                  bd_0_hls_inst_0_Filter2d_accel_pool_gpt |        213 |        213 |       0 |    0 |  489 |      0 |      0 |          0 |
|           (pool_gpt_U0)                                                                |                                                  bd_0_hls_inst_0_Filter2d_accel_pool_gpt |         42 |         42 |       0 |    0 |  139 |      0 |      0 |          0 |
|           grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66                   |          bd_0_hls_inst_0_Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 |        171 |        171 |       0 |    0 |  350 |      0 |      0 |          0 |
|             (grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66)               |          bd_0_hls_inst_0_Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 |        113 |        113 |       0 |    0 |  250 |      0 |      0 |          0 |
|             add_64ns_64ns_64_2_1_U237                                                  |                                      bd_0_hls_inst_0_Filter2d_accel_add_64ns_64ns_64_2_1 |         15 |         15 |       0 |    0 |   65 |      0 |      0 |          0 |
|               (add_64ns_64ns_64_2_1_U237)                                              |                                      bd_0_hls_inst_0_Filter2d_accel_add_64ns_64ns_64_2_1 |          3 |          3 |       0 |    0 |   65 |      0 |      0 |          0 |
|               u1                                                                       |                        bd_0_hls_inst_0_Filter2d_accel_add_64ns_64ns_64_2_1_comb_adder_10 |         12 |         12 |       0 |    0 |    0 |      0 |      0 |          0 |
|             add_64ns_64ns_64_2_1_U238                                                  |                                    bd_0_hls_inst_0_Filter2d_accel_add_64ns_64ns_64_2_1_8 |         13 |         13 |       0 |    0 |   33 |      0 |      0 |          0 |
|               (add_64ns_64ns_64_2_1_U238)                                              |                                    bd_0_hls_inst_0_Filter2d_accel_add_64ns_64ns_64_2_1_8 |          0 |          0 |       0 |    0 |   33 |      0 |      0 |          0 |
|               u1                                                                       |                           bd_0_hls_inst_0_Filter2d_accel_add_64ns_64ns_64_2_1_comb_adder |         13 |         13 |       0 |    0 |    0 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                   |                  bd_0_hls_inst_0_Filter2d_accel_flow_control_loop_pipe_sequential_init_9 |         30 |         30 |       0 |    0 |    2 |      0 |      0 |          0 |
|         xfMat2Array_8_0_128_128_1_2_1_U0                                               |                           bd_0_hls_inst_0_Filter2d_accel_xfMat2Array_8_0_128_128_1_2_1_s |        455 |        399 |       0 |   56 |  612 |      0 |      0 |          2 |
|           (xfMat2Array_8_0_128_128_1_2_1_U0)                                           |                           bd_0_hls_inst_0_Filter2d_accel_xfMat2Array_8_0_128_128_1_2_1_s |          3 |          3 |       0 |    0 |   30 |      0 |      0 |          0 |
|           grp_Mat2Axi_fu_74                                                            |                                                   bd_0_hls_inst_0_Filter2d_accel_Mat2Axi |        452 |        396 |       0 |   56 |  582 |      0 |      0 |          2 |
|             (grp_Mat2Axi_fu_74)                                                        |                                                   bd_0_hls_inst_0_Filter2d_accel_Mat2Axi |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|             AxiStream2Axi_U0                                                           |                                             bd_0_hls_inst_0_Filter2d_accel_AxiStream2Axi |         92 |         92 |       0 |    0 |  118 |      0 |      0 |          0 |
|               (AxiStream2Axi_U0)                                                       |                                             bd_0_hls_inst_0_Filter2d_accel_AxiStream2Axi |         49 |         49 |       0 |    0 |   75 |      0 |      0 |          0 |
|               grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67                          |                     bd_0_hls_inst_0_Filter2d_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 |         43 |         43 |       0 |    0 |   43 |      0 |      0 |          0 |
|                 (grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67)                      |                     bd_0_hls_inst_0_Filter2d_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 |          9 |          9 |       0 |    0 |   41 |      0 |      0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                               |                  bd_0_hls_inst_0_Filter2d_accel_flow_control_loop_pipe_sequential_init_7 |         34 |         34 |       0 |    0 |    2 |      0 |      0 |          0 |
|             Mat2AxiStream_U0                                                           |                                             bd_0_hls_inst_0_Filter2d_accel_Mat2AxiStream |        228 |        204 |       0 |   24 |  328 |      0 |      0 |          1 |
|               (Mat2AxiStream_U0)                                                       |                                             bd_0_hls_inst_0_Filter2d_accel_Mat2AxiStream |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|               MatStream2AxiStream_2_U0                                                 |                                   bd_0_hls_inst_0_Filter2d_accel_MatStream2AxiStream_2_s |        168 |        168 |       0 |    0 |  307 |      0 |      0 |          1 |
|                 (MatStream2AxiStream_2_U0)                                             |                                   bd_0_hls_inst_0_Filter2d_accel_MatStream2AxiStream_2_s |         35 |         35 |       0 |    0 |  105 |      0 |      0 |          0 |
|                 grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79     |  bd_0_hls_inst_0_Filter2d_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol |        133 |        133 |       0 |    0 |  202 |      0 |      0 |          0 |
|                   (grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79) |  bd_0_hls_inst_0_Filter2d_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol |        118 |        118 |       0 |    0 |  183 |      0 |      0 |          0 |
|                   flow_control_loop_pipe_sequential_init_U                             |                    bd_0_hls_inst_0_Filter2d_accel_flow_control_loop_pipe_sequential_init |         10 |         10 |       0 |    0 |    2 |      0 |      0 |          0 |
|                   lshr_8ns_8ns_8_2_1_U188                                              |                                        bd_0_hls_inst_0_Filter2d_accel_lshr_8ns_8ns_8_2_1 |          1 |          1 |       0 |    0 |    9 |      0 |      0 |          0 |
|                   shl_8ns_4ns_8_2_1_U186                                               |                                         bd_0_hls_inst_0_Filter2d_accel_shl_8ns_4ns_8_2_1 |          4 |          4 |       0 |    0 |    8 |      0 |      0 |          0 |
|                 mul_16ns_16ns_32_4_1_U200                                              |                                      bd_0_hls_inst_0_Filter2d_accel_mul_16ns_16ns_32_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|               cols_c_U                                                                 |                                           bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d3_S_x |         28 |         12 |       0 |   16 |    5 |      0 |      0 |          0 |
|                 (cols_c_U)                                                             |                                           bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d3_S_x |          9 |          9 |       0 |    0 |    5 |      0 |      0 |          0 |
|                 U_Filter2d_accel_fifo_w32_d3_S_x_ShiftReg                              |                                  bd_0_hls_inst_0_Filter2d_accel_fifo_w32_d3_S_x_ShiftReg |         19 |          3 |       0 |   16 |    0 |      0 |      0 |          0 |
|               last_blk_pxl_width_1_U0                                                  |                                      bd_0_hls_inst_0_Filter2d_accel_last_blk_pxl_width_1 |          6 |          6 |       0 |    0 |    2 |      0 |      0 |          0 |
|               last_blk_width_channel_U                                                 |                                            bd_0_hls_inst_0_Filter2d_accel_fifo_w4_d2_S_x |          6 |          6 |       0 |    0 |    7 |      0 |      0 |          0 |
|                 (last_blk_width_channel_U)                                             |                                            bd_0_hls_inst_0_Filter2d_accel_fifo_w4_d2_S_x |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|                 U_Filter2d_accel_fifo_w4_d2_S_x_ShiftReg                               |                                   bd_0_hls_inst_0_Filter2d_accel_fifo_w4_d2_S_x_ShiftReg |          1 |          1 |       0 |    0 |    2 |      0 |      0 |          0 |
|               rows_c_U                                                                 |                                             bd_0_hls_inst_0_Filter2d_accel_fifo_w16_d3_S |         21 |         13 |       0 |    8 |    5 |      0 |      0 |          0 |
|                 (rows_c_U)                                                             |                                             bd_0_hls_inst_0_Filter2d_accel_fifo_w16_d3_S |         10 |         10 |       0 |    0 |    5 |      0 |      0 |          0 |
|                 U_Filter2d_accel_fifo_w16_d3_S_ShiftReg                                |                                    bd_0_hls_inst_0_Filter2d_accel_fifo_w16_d3_S_ShiftReg |         11 |          3 |       0 |    8 |    0 |      0 |      0 |          0 |
|             Mat2Axi_Block_entry24_proc_U0                                              |                                bd_0_hls_inst_0_Filter2d_accel_Mat2Axi_Block_entry24_proc |          1 |          1 |       0 |    0 |   16 |      0 |      0 |          0 |
|             addrbound_U0                                                               |                                                 bd_0_hls_inst_0_Filter2d_accel_addrbound |         18 |         18 |       0 |    0 |   21 |      0 |      0 |          1 |
|             axibound_U                                                                 |                                             bd_0_hls_inst_0_Filter2d_accel_fifo_w15_d2_S |         38 |         38 |       0 |    0 |   35 |      0 |      0 |          0 |
|               (axibound_U)                                                             |                                             bd_0_hls_inst_0_Filter2d_accel_fifo_w15_d2_S |          8 |          8 |       0 |    0 |    5 |      0 |      0 |          0 |
|               U_Filter2d_accel_fifo_w15_d2_S_ShiftReg                                  |                                  bd_0_hls_inst_0_Filter2d_accel_fifo_w15_d2_S_ShiftReg_6 |         30 |         30 |       0 |    0 |   30 |      0 |      0 |          0 |
|             dout_c_U                                                                   |                                             bd_0_hls_inst_0_Filter2d_accel_fifo_w64_d4_S |         42 |         10 |       0 |   32 |    5 |      0 |      0 |          0 |
|               (dout_c_U)                                                               |                                             bd_0_hls_inst_0_Filter2d_accel_fifo_w64_d4_S |          8 |          8 |       0 |    0 |    5 |      0 |      0 |          0 |
|               U_Filter2d_accel_fifo_w64_d4_S_ShiftReg                                  |                                    bd_0_hls_inst_0_Filter2d_accel_fifo_w64_d4_S_ShiftReg |         34 |          2 |       0 |   32 |    0 |      0 |      0 |          0 |
|             ldata_U                                                                    |                                            bd_0_hls_inst_0_Filter2d_accel_fifo_w8_d2_S_x |         13 |         13 |       0 |    0 |   21 |      0 |      0 |          0 |
|               (ldata_U)                                                                |                                            bd_0_hls_inst_0_Filter2d_accel_fifo_w8_d2_S_x |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|               U_Filter2d_accel_fifo_w8_d2_S_x_ShiftReg                                 |                                   bd_0_hls_inst_0_Filter2d_accel_fifo_w8_d2_S_x_ShiftReg |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|             p_channel_U                                                                |                                           bd_0_hls_inst_0_Filter2d_accel_fifo_w15_d2_S_5 |         22 |         22 |       0 |    0 |   35 |      0 |      0 |          0 |
|               (p_channel_U)                                                            |                                           bd_0_hls_inst_0_Filter2d_accel_fifo_w15_d2_S_5 |          6 |          6 |       0 |    0 |    5 |      0 |      0 |          0 |
|               U_Filter2d_accel_fifo_w15_d2_S_ShiftReg                                  |                                    bd_0_hls_inst_0_Filter2d_accel_fifo_w15_d2_S_ShiftReg |         16 |         16 |       0 |    0 |   30 |      0 |      0 |          0 |
+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


