
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//watch_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017d8 <.init>:
  4017d8:	stp	x29, x30, [sp, #-16]!
  4017dc:	mov	x29, sp
  4017e0:	bl	401cb0 <ferror@plt+0x60>
  4017e4:	ldp	x29, x30, [sp], #16
  4017e8:	ret

Disassembly of section .plt:

00000000004017f0 <memcpy@plt-0x20>:
  4017f0:	stp	x16, x30, [sp, #-16]!
  4017f4:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4017f8:	ldr	x17, [x16, #4088]
  4017fc:	add	x16, x16, #0xff8
  401800:	br	x17
  401804:	nop
  401808:	nop
  40180c:	nop

0000000000401810 <memcpy@plt>:
  401810:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401814:	ldr	x17, [x16]
  401818:	add	x16, x16, #0x0
  40181c:	br	x17

0000000000401820 <_exit@plt>:
  401820:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401824:	ldr	x17, [x16, #8]
  401828:	add	x16, x16, #0x8
  40182c:	br	x17

0000000000401830 <strlen@plt>:
  401830:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401834:	ldr	x17, [x16, #16]
  401838:	add	x16, x16, #0x10
  40183c:	br	x17

0000000000401840 <fputs@plt>:
  401840:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401844:	ldr	x17, [x16, #24]
  401848:	add	x16, x16, #0x18
  40184c:	br	x17

0000000000401850 <exit@plt>:
  401850:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401854:	ldr	x17, [x16, #32]
  401858:	add	x16, x16, #0x20
  40185c:	br	x17

0000000000401860 <error@plt>:
  401860:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401864:	ldr	x17, [x16, #40]
  401868:	add	x16, x16, #0x28
  40186c:	br	x17

0000000000401870 <use_default_colors@plt>:
  401870:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401874:	ldr	x17, [x16, #48]
  401878:	add	x16, x16, #0x30
  40187c:	br	x17

0000000000401880 <strtod@plt>:
  401880:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401884:	ldr	x17, [x16, #56]
  401888:	add	x16, x16, #0x38
  40188c:	br	x17

0000000000401890 <has_colors@plt>:
  401890:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401894:	ldr	x17, [x16, #64]
  401898:	add	x16, x16, #0x40
  40189c:	br	x17

00000000004018a0 <waddch@plt>:
  4018a0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  4018a4:	ldr	x17, [x16, #72]
  4018a8:	add	x16, x16, #0x48
  4018ac:	br	x17

00000000004018b0 <pipe@plt>:
  4018b0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  4018b4:	ldr	x17, [x16, #80]
  4018b8:	add	x16, x16, #0x50
  4018bc:	br	x17

00000000004018c0 <__cxa_atexit@plt>:
  4018c0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  4018c4:	ldr	x17, [x16, #88]
  4018c8:	add	x16, x16, #0x58
  4018cc:	br	x17

00000000004018d0 <cbreak@plt>:
  4018d0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  4018d4:	ldr	x17, [x16, #96]
  4018d8:	add	x16, x16, #0x60
  4018dc:	br	x17

00000000004018e0 <ctime@plt>:
  4018e0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  4018e4:	ldr	x17, [x16, #104]
  4018e8:	add	x16, x16, #0x68
  4018ec:	br	x17

00000000004018f0 <waddnstr@plt>:
  4018f0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  4018f4:	ldr	x17, [x16, #112]
  4018f8:	add	x16, x16, #0x70
  4018fc:	br	x17

0000000000401900 <asprintf@plt>:
  401900:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401904:	ldr	x17, [x16, #120]
  401908:	add	x16, x16, #0x78
  40190c:	br	x17

0000000000401910 <fork@plt>:
  401910:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401914:	ldr	x17, [x16, #128]
  401918:	add	x16, x16, #0x80
  40191c:	br	x17

0000000000401920 <__fpending@plt>:
  401920:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401924:	ldr	x17, [x16, #136]
  401928:	add	x16, x16, #0x88
  40192c:	br	x17

0000000000401930 <snprintf@plt>:
  401930:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401934:	ldr	x17, [x16, #144]
  401938:	add	x16, x16, #0x90
  40193c:	br	x17

0000000000401940 <init_pair@plt>:
  401940:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401944:	ldr	x17, [x16, #152]
  401948:	add	x16, x16, #0x98
  40194c:	br	x17

0000000000401950 <signal@plt>:
  401950:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401954:	ldr	x17, [x16, #160]
  401958:	add	x16, x16, #0xa0
  40195c:	br	x17

0000000000401960 <fclose@plt>:
  401960:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401964:	ldr	x17, [x16, #168]
  401968:	add	x16, x16, #0xa8
  40196c:	br	x17

0000000000401970 <time@plt>:
  401970:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401974:	ldr	x17, [x16, #176]
  401978:	add	x16, x16, #0xb0
  40197c:	br	x17

0000000000401980 <wrefresh@plt>:
  401980:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401984:	ldr	x17, [x16, #184]
  401988:	add	x16, x16, #0xb8
  40198c:	br	x17

0000000000401990 <initscr@plt>:
  401990:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401994:	ldr	x17, [x16, #192]
  401998:	add	x16, x16, #0xc0
  40199c:	br	x17

00000000004019a0 <start_color@plt>:
  4019a0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  4019a4:	ldr	x17, [x16, #200]
  4019a8:	add	x16, x16, #0xc8
  4019ac:	br	x17

00000000004019b0 <bindtextdomain@plt>:
  4019b0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  4019b4:	ldr	x17, [x16, #208]
  4019b8:	add	x16, x16, #0xd0
  4019bc:	br	x17

00000000004019c0 <__libc_start_main@plt>:
  4019c0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  4019c4:	ldr	x17, [x16, #216]
  4019c8:	add	x16, x16, #0xd8
  4019cc:	br	x17

00000000004019d0 <fgetc@plt>:
  4019d0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  4019d4:	ldr	x17, [x16, #224]
  4019d8:	add	x16, x16, #0xe0
  4019dc:	br	x17

00000000004019e0 <fdopen@plt>:
  4019e0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  4019e4:	ldr	x17, [x16, #232]
  4019e8:	add	x16, x16, #0xe8
  4019ec:	br	x17

00000000004019f0 <gettimeofday@plt>:
  4019f0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  4019f4:	ldr	x17, [x16, #240]
  4019f8:	add	x16, x16, #0xf0
  4019fc:	br	x17

0000000000401a00 <sleep@plt>:
  401a00:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401a04:	ldr	x17, [x16, #248]
  401a08:	add	x16, x16, #0xf8
  401a0c:	br	x17

0000000000401a10 <realloc@plt>:
  401a10:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401a14:	ldr	x17, [x16, #256]
  401a18:	add	x16, x16, #0x100
  401a1c:	br	x17

0000000000401a20 <winch@plt>:
  401a20:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401a24:	ldr	x17, [x16, #264]
  401a28:	add	x16, x16, #0x108
  401a2c:	br	x17

0000000000401a30 <beep@plt>:
  401a30:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401a34:	ldr	x17, [x16, #272]
  401a38:	add	x16, x16, #0x110
  401a3c:	br	x17

0000000000401a40 <getc@plt>:
  401a40:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401a44:	ldr	x17, [x16, #280]
  401a48:	add	x16, x16, #0x118
  401a4c:	br	x17

0000000000401a50 <putenv@plt>:
  401a50:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401a54:	ldr	x17, [x16, #288]
  401a58:	add	x16, x16, #0x120
  401a5c:	br	x17

0000000000401a60 <system@plt>:
  401a60:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401a64:	ldr	x17, [x16, #296]
  401a68:	add	x16, x16, #0x128
  401a6c:	br	x17

0000000000401a70 <strdup@plt>:
  401a70:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401a74:	ldr	x17, [x16, #304]
  401a78:	add	x16, x16, #0x130
  401a7c:	br	x17

0000000000401a80 <close@plt>:
  401a80:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401a84:	ldr	x17, [x16, #312]
  401a88:	add	x16, x16, #0x138
  401a8c:	br	x17

0000000000401a90 <nonl@plt>:
  401a90:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401a94:	ldr	x17, [x16, #320]
  401a98:	add	x16, x16, #0x140
  401a9c:	br	x17

0000000000401aa0 <__gmon_start__@plt>:
  401aa0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401aa4:	ldr	x17, [x16, #328]
  401aa8:	add	x16, x16, #0x148
  401aac:	br	x17

0000000000401ab0 <abort@plt>:
  401ab0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401ab4:	ldr	x17, [x16, #336]
  401ab8:	add	x16, x16, #0x150
  401abc:	br	x17

0000000000401ac0 <textdomain@plt>:
  401ac0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401ac4:	ldr	x17, [x16, #344]
  401ac8:	add	x16, x16, #0x158
  401acc:	br	x17

0000000000401ad0 <getopt_long@plt>:
  401ad0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401ad4:	ldr	x17, [x16, #352]
  401ad8:	add	x16, x16, #0x160
  401adc:	br	x17

0000000000401ae0 <execvp@plt>:
  401ae0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401ae4:	ldr	x17, [x16, #360]
  401ae8:	add	x16, x16, #0x168
  401aec:	br	x17

0000000000401af0 <__ctype_b_loc@plt>:
  401af0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401af4:	ldr	x17, [x16, #368]
  401af8:	add	x16, x16, #0x170
  401afc:	br	x17

0000000000401b00 <strtol@plt>:
  401b00:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401b04:	ldr	x17, [x16, #376]
  401b08:	add	x16, x16, #0x178
  401b0c:	br	x17

0000000000401b10 <free@plt>:
  401b10:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401b14:	ldr	x17, [x16, #384]
  401b18:	add	x16, x16, #0x180
  401b1c:	br	x17

0000000000401b20 <ungetc@plt>:
  401b20:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401b24:	ldr	x17, [x16, #392]
  401b28:	add	x16, x16, #0x188
  401b2c:	br	x17

0000000000401b30 <fflush@plt>:
  401b30:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401b34:	ldr	x17, [x16, #400]
  401b38:	add	x16, x16, #0x190
  401b3c:	br	x17

0000000000401b40 <endwin@plt>:
  401b40:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401b44:	ldr	x17, [x16, #408]
  401b48:	add	x16, x16, #0x198
  401b4c:	br	x17

0000000000401b50 <wclear@plt>:
  401b50:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401b54:	ldr	x17, [x16, #416]
  401b58:	add	x16, x16, #0x1a0
  401b5c:	br	x17

0000000000401b60 <sysconf@plt>:
  401b60:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401b64:	ldr	x17, [x16, #424]
  401b68:	add	x16, x16, #0x1a8
  401b6c:	br	x17

0000000000401b70 <gethostname@plt>:
  401b70:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401b74:	ldr	x17, [x16, #432]
  401b78:	add	x16, x16, #0x1b0
  401b7c:	br	x17

0000000000401b80 <noecho@plt>:
  401b80:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401b84:	ldr	x17, [x16, #440]
  401b88:	add	x16, x16, #0x1b8
  401b8c:	br	x17

0000000000401b90 <usleep@plt>:
  401b90:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401b94:	ldr	x17, [x16, #448]
  401b98:	add	x16, x16, #0x1c0
  401b9c:	br	x17

0000000000401ba0 <dup2@plt>:
  401ba0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401ba4:	ldr	x17, [x16, #456]
  401ba8:	add	x16, x16, #0x1c8
  401bac:	br	x17

0000000000401bb0 <wmove@plt>:
  401bb0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401bb4:	ldr	x17, [x16, #464]
  401bb8:	add	x16, x16, #0x1d0
  401bbc:	br	x17

0000000000401bc0 <printf@plt>:
  401bc0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401bc4:	ldr	x17, [x16, #472]
  401bc8:	add	x16, x16, #0x1d8
  401bcc:	br	x17

0000000000401bd0 <__errno_location@plt>:
  401bd0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401bd4:	ldr	x17, [x16, #480]
  401bd8:	add	x16, x16, #0x1e0
  401bdc:	br	x17

0000000000401be0 <getenv@plt>:
  401be0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401be4:	ldr	x17, [x16, #488]
  401be8:	add	x16, x16, #0x1e8
  401bec:	br	x17

0000000000401bf0 <waitpid@plt>:
  401bf0:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401bf4:	ldr	x17, [x16, #496]
  401bf8:	add	x16, x16, #0x1f0
  401bfc:	br	x17

0000000000401c00 <gettext@plt>:
  401c00:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401c04:	ldr	x17, [x16, #504]
  401c08:	add	x16, x16, #0x1f8
  401c0c:	br	x17

0000000000401c10 <fprintf@plt>:
  401c10:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401c14:	ldr	x17, [x16, #512]
  401c18:	add	x16, x16, #0x200
  401c1c:	br	x17

0000000000401c20 <resizeterm@plt>:
  401c20:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401c24:	ldr	x17, [x16, #520]
  401c28:	add	x16, x16, #0x208
  401c2c:	br	x17

0000000000401c30 <ioctl@plt>:
  401c30:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401c34:	ldr	x17, [x16, #528]
  401c38:	add	x16, x16, #0x210
  401c3c:	br	x17

0000000000401c40 <setlocale@plt>:
  401c40:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401c44:	ldr	x17, [x16, #536]
  401c48:	add	x16, x16, #0x218
  401c4c:	br	x17

0000000000401c50 <ferror@plt>:
  401c50:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  401c54:	ldr	x17, [x16, #544]
  401c58:	add	x16, x16, #0x220
  401c5c:	br	x17

Disassembly of section .text:

0000000000401c60 <.text>:
  401c60:	mov	x29, #0x0                   	// #0
  401c64:	mov	x30, #0x0                   	// #0
  401c68:	mov	x5, x0
  401c6c:	ldr	x1, [sp]
  401c70:	add	x2, sp, #0x8
  401c74:	mov	x6, sp
  401c78:	movz	x0, #0x0, lsl #48
  401c7c:	movk	x0, #0x0, lsl #32
  401c80:	movk	x0, #0x40, lsl #16
  401c84:	movk	x0, #0x37f0
  401c88:	movz	x3, #0x0, lsl #48
  401c8c:	movk	x3, #0x0, lsl #32
  401c90:	movk	x3, #0x40, lsl #16
  401c94:	movk	x3, #0x96a8
  401c98:	movz	x4, #0x0, lsl #48
  401c9c:	movk	x4, #0x0, lsl #32
  401ca0:	movk	x4, #0x40, lsl #16
  401ca4:	movk	x4, #0x9728
  401ca8:	bl	4019c0 <__libc_start_main@plt>
  401cac:	bl	401ab0 <abort@plt>
  401cb0:	adrp	x0, 41a000 <ferror@plt+0x183b0>
  401cb4:	ldr	x0, [x0, #4064]
  401cb8:	cbz	x0, 401cc0 <ferror@plt+0x70>
  401cbc:	b	401aa0 <__gmon_start__@plt>
  401cc0:	ret
  401cc4:	stp	x29, x30, [sp, #-32]!
  401cc8:	mov	x29, sp
  401ccc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  401cd0:	add	x0, x0, #0x3d0
  401cd4:	str	x0, [sp, #24]
  401cd8:	ldr	x0, [sp, #24]
  401cdc:	str	x0, [sp, #24]
  401ce0:	ldr	x1, [sp, #24]
  401ce4:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  401ce8:	add	x0, x0, #0x3d0
  401cec:	cmp	x1, x0
  401cf0:	b.eq	401d2c <ferror@plt+0xdc>  // b.none
  401cf4:	adrp	x0, 409000 <ferror@plt+0x73b0>
  401cf8:	add	x0, x0, #0x758
  401cfc:	ldr	x0, [x0]
  401d00:	str	x0, [sp, #16]
  401d04:	ldr	x0, [sp, #16]
  401d08:	str	x0, [sp, #16]
  401d0c:	ldr	x0, [sp, #16]
  401d10:	cmp	x0, #0x0
  401d14:	b.eq	401d30 <ferror@plt+0xe0>  // b.none
  401d18:	ldr	x1, [sp, #16]
  401d1c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  401d20:	add	x0, x0, #0x3d0
  401d24:	blr	x1
  401d28:	b	401d30 <ferror@plt+0xe0>
  401d2c:	nop
  401d30:	ldp	x29, x30, [sp], #32
  401d34:	ret
  401d38:	stp	x29, x30, [sp, #-48]!
  401d3c:	mov	x29, sp
  401d40:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  401d44:	add	x0, x0, #0x3d0
  401d48:	str	x0, [sp, #40]
  401d4c:	ldr	x0, [sp, #40]
  401d50:	str	x0, [sp, #40]
  401d54:	ldr	x1, [sp, #40]
  401d58:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  401d5c:	add	x0, x0, #0x3d0
  401d60:	sub	x0, x1, x0
  401d64:	asr	x0, x0, #3
  401d68:	lsr	x1, x0, #63
  401d6c:	add	x0, x1, x0
  401d70:	asr	x0, x0, #1
  401d74:	str	x0, [sp, #32]
  401d78:	ldr	x0, [sp, #32]
  401d7c:	cmp	x0, #0x0
  401d80:	b.eq	401dc0 <ferror@plt+0x170>  // b.none
  401d84:	adrp	x0, 409000 <ferror@plt+0x73b0>
  401d88:	add	x0, x0, #0x760
  401d8c:	ldr	x0, [x0]
  401d90:	str	x0, [sp, #24]
  401d94:	ldr	x0, [sp, #24]
  401d98:	str	x0, [sp, #24]
  401d9c:	ldr	x0, [sp, #24]
  401da0:	cmp	x0, #0x0
  401da4:	b.eq	401dc4 <ferror@plt+0x174>  // b.none
  401da8:	ldr	x2, [sp, #24]
  401dac:	ldr	x1, [sp, #32]
  401db0:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  401db4:	add	x0, x0, #0x3d0
  401db8:	blr	x2
  401dbc:	b	401dc4 <ferror@plt+0x174>
  401dc0:	nop
  401dc4:	ldp	x29, x30, [sp], #48
  401dc8:	ret
  401dcc:	stp	x29, x30, [sp, #-16]!
  401dd0:	mov	x29, sp
  401dd4:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  401dd8:	add	x0, x0, #0x410
  401ddc:	ldrb	w0, [x0]
  401de0:	and	x0, x0, #0xff
  401de4:	cmp	x0, #0x0
  401de8:	b.ne	401e04 <ferror@plt+0x1b4>  // b.any
  401dec:	bl	401cc4 <ferror@plt+0x74>
  401df0:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  401df4:	add	x0, x0, #0x410
  401df8:	mov	w1, #0x1                   	// #1
  401dfc:	strb	w1, [x0]
  401e00:	b	401e08 <ferror@plt+0x1b8>
  401e04:	nop
  401e08:	ldp	x29, x30, [sp], #16
  401e0c:	ret
  401e10:	stp	x29, x30, [sp, #-16]!
  401e14:	mov	x29, sp
  401e18:	bl	401d38 <ferror@plt+0xe8>
  401e1c:	nop
  401e20:	ldp	x29, x30, [sp], #16
  401e24:	ret
  401e28:	stp	x29, x30, [sp, #-64]!
  401e2c:	mov	x29, sp
  401e30:	str	x0, [sp, #24]
  401e34:	str	x1, [sp, #16]
  401e38:	ldr	x1, [sp, #16]
  401e3c:	ldr	x0, [sp, #24]
  401e40:	bl	401a10 <realloc@plt>
  401e44:	str	x0, [sp, #56]
  401e48:	ldr	x0, [sp, #56]
  401e4c:	cmp	x0, #0x0
  401e50:	b.ne	401e90 <ferror@plt+0x240>  // b.any
  401e54:	ldr	x0, [sp, #16]
  401e58:	cmp	x0, #0x0
  401e5c:	b.eq	401e90 <ferror@plt+0x240>  // b.none
  401e60:	mov	w0, #0x1                   	// #1
  401e64:	str	w0, [sp, #52]
  401e68:	str	wzr, [sp, #48]
  401e6c:	adrp	x0, 409000 <ferror@plt+0x73b0>
  401e70:	add	x0, x0, #0x768
  401e74:	str	x0, [sp, #40]
  401e78:	ldr	x3, [sp, #16]
  401e7c:	ldr	x2, [sp, #40]
  401e80:	ldr	w1, [sp, #48]
  401e84:	ldr	w0, [sp, #52]
  401e88:	bl	401860 <error@plt>
  401e8c:	nop
  401e90:	ldr	x0, [sp, #56]
  401e94:	ldp	x29, x30, [sp], #64
  401e98:	ret
  401e9c:	stp	x29, x30, [sp, #-64]!
  401ea0:	mov	x29, sp
  401ea4:	str	x0, [sp, #24]
  401ea8:	ldr	x0, [sp, #24]
  401eac:	cmp	x0, #0x0
  401eb0:	b.ne	401ebc <ferror@plt+0x26c>  // b.any
  401eb4:	mov	x0, #0x0                   	// #0
  401eb8:	b	401f04 <ferror@plt+0x2b4>
  401ebc:	ldr	x0, [sp, #24]
  401ec0:	bl	401a70 <strdup@plt>
  401ec4:	str	x0, [sp, #56]
  401ec8:	ldr	x0, [sp, #56]
  401ecc:	cmp	x0, #0x0
  401ed0:	b.ne	401f00 <ferror@plt+0x2b0>  // b.any
  401ed4:	mov	w0, #0x1                   	// #1
  401ed8:	str	w0, [sp, #52]
  401edc:	str	wzr, [sp, #48]
  401ee0:	adrp	x0, 409000 <ferror@plt+0x73b0>
  401ee4:	add	x0, x0, #0x788
  401ee8:	str	x0, [sp, #40]
  401eec:	ldr	x2, [sp, #40]
  401ef0:	ldr	w1, [sp, #48]
  401ef4:	ldr	w0, [sp, #52]
  401ef8:	bl	401860 <error@plt>
  401efc:	nop
  401f00:	ldr	x0, [sp, #56]
  401f04:	ldp	x29, x30, [sp], #64
  401f08:	ret
  401f0c:	stp	x29, x30, [sp, #-32]!
  401f10:	mov	x29, sp
  401f14:	str	x0, [sp, #24]
  401f18:	adrp	x0, 409000 <ferror@plt+0x73b0>
  401f1c:	add	x0, x0, #0x7a0
  401f20:	bl	401c00 <gettext@plt>
  401f24:	ldr	x1, [sp, #24]
  401f28:	bl	401840 <fputs@plt>
  401f2c:	adrp	x0, 409000 <ferror@plt+0x73b0>
  401f30:	add	x0, x0, #0x7b0
  401f34:	bl	401c00 <gettext@plt>
  401f38:	mov	x1, x0
  401f3c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  401f40:	add	x0, x0, #0x408
  401f44:	ldr	x0, [x0]
  401f48:	mov	x2, x0
  401f4c:	ldr	x0, [sp, #24]
  401f50:	bl	401c10 <fprintf@plt>
  401f54:	adrp	x0, 409000 <ferror@plt+0x73b0>
  401f58:	add	x0, x0, #0x7c8
  401f5c:	bl	401c00 <gettext@plt>
  401f60:	ldr	x1, [sp, #24]
  401f64:	bl	401840 <fputs@plt>
  401f68:	adrp	x0, 409000 <ferror@plt+0x73b0>
  401f6c:	add	x0, x0, #0x7d8
  401f70:	bl	401c00 <gettext@plt>
  401f74:	ldr	x1, [sp, #24]
  401f78:	bl	401840 <fputs@plt>
  401f7c:	adrp	x0, 409000 <ferror@plt+0x73b0>
  401f80:	add	x0, x0, #0x818
  401f84:	bl	401c00 <gettext@plt>
  401f88:	ldr	x1, [sp, #24]
  401f8c:	bl	401840 <fputs@plt>
  401f90:	adrp	x0, 409000 <ferror@plt+0x73b0>
  401f94:	add	x0, x0, #0x860
  401f98:	bl	401c00 <gettext@plt>
  401f9c:	ldr	x1, [sp, #24]
  401fa0:	bl	401840 <fputs@plt>
  401fa4:	adrp	x0, 409000 <ferror@plt+0x73b0>
  401fa8:	add	x0, x0, #0x8c0
  401fac:	bl	401c00 <gettext@plt>
  401fb0:	ldr	x1, [sp, #24]
  401fb4:	bl	401840 <fputs@plt>
  401fb8:	adrp	x0, 409000 <ferror@plt+0x73b0>
  401fbc:	add	x0, x0, #0x900
  401fc0:	bl	401c00 <gettext@plt>
  401fc4:	ldr	x1, [sp, #24]
  401fc8:	bl	401840 <fputs@plt>
  401fcc:	adrp	x0, 409000 <ferror@plt+0x73b0>
  401fd0:	add	x0, x0, #0x940
  401fd4:	bl	401c00 <gettext@plt>
  401fd8:	ldr	x1, [sp, #24]
  401fdc:	bl	401840 <fputs@plt>
  401fe0:	adrp	x0, 409000 <ferror@plt+0x73b0>
  401fe4:	add	x0, x0, #0x980
  401fe8:	bl	401c00 <gettext@plt>
  401fec:	ldr	x1, [sp, #24]
  401ff0:	bl	401840 <fputs@plt>
  401ff4:	adrp	x0, 409000 <ferror@plt+0x73b0>
  401ff8:	add	x0, x0, #0x9c8
  401ffc:	bl	401c00 <gettext@plt>
  402000:	ldr	x1, [sp, #24]
  402004:	bl	401840 <fputs@plt>
  402008:	adrp	x0, 409000 <ferror@plt+0x73b0>
  40200c:	add	x0, x0, #0x9f8
  402010:	bl	401c00 <gettext@plt>
  402014:	ldr	x1, [sp, #24]
  402018:	bl	401840 <fputs@plt>
  40201c:	adrp	x0, 409000 <ferror@plt+0x73b0>
  402020:	add	x0, x0, #0xa40
  402024:	bl	401c00 <gettext@plt>
  402028:	ldr	x1, [sp, #24]
  40202c:	bl	401840 <fputs@plt>
  402030:	adrp	x0, 409000 <ferror@plt+0x73b0>
  402034:	add	x0, x0, #0xa48
  402038:	bl	401c00 <gettext@plt>
  40203c:	ldr	x1, [sp, #24]
  402040:	bl	401840 <fputs@plt>
  402044:	adrp	x0, 409000 <ferror@plt+0x73b0>
  402048:	add	x0, x0, #0xa78
  40204c:	bl	401c00 <gettext@plt>
  402050:	ldr	x1, [sp, #24]
  402054:	bl	401840 <fputs@plt>
  402058:	adrp	x0, 409000 <ferror@plt+0x73b0>
  40205c:	add	x0, x0, #0xab0
  402060:	bl	401c00 <gettext@plt>
  402064:	mov	x1, x0
  402068:	adrp	x0, 409000 <ferror@plt+0x73b0>
  40206c:	add	x2, x0, #0xad0
  402070:	ldr	x0, [sp, #24]
  402074:	bl	401c10 <fprintf@plt>
  402078:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  40207c:	add	x0, x0, #0x3d8
  402080:	ldr	x0, [x0]
  402084:	ldr	x1, [sp, #24]
  402088:	cmp	x1, x0
  40208c:	cset	w0, eq  // eq = none
  402090:	and	w0, w0, #0xff
  402094:	bl	401850 <exit@plt>
  402098:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  40209c:	add	x0, x0, #0x42c
  4020a0:	str	wzr, [x0]
  4020a4:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4020a8:	add	x0, x0, #0x430
  4020ac:	str	wzr, [x0]
  4020b0:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4020b4:	add	x0, x0, #0x434
  4020b8:	str	wzr, [x0]
  4020bc:	nop
  4020c0:	ret
  4020c4:	stp	x29, x30, [sp, #-48]!
  4020c8:	mov	x29, sp
  4020cc:	adrp	x0, 409000 <ferror@plt+0x73b0>
  4020d0:	add	x0, x0, #0xae0
  4020d4:	add	x2, sp, #0x18
  4020d8:	mov	x3, x0
  4020dc:	ldp	x0, x1, [x3]
  4020e0:	stp	x0, x1, [x2]
  4020e4:	ldrh	w0, [x3, #16]
  4020e8:	strh	w0, [x2, #16]
  4020ec:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4020f0:	add	x0, x0, #0x428
  4020f4:	mov	w1, #0x9                   	// #9
  4020f8:	str	w1, [x0]
  4020fc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402100:	add	x0, x0, #0x434
  402104:	str	wzr, [x0]
  402108:	b	402208 <ferror@plt+0x5b8>
  40210c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402110:	add	x0, x0, #0x430
  402114:	str	wzr, [x0]
  402118:	b	4021cc <ferror@plt+0x57c>
  40211c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402120:	add	x0, x0, #0x434
  402124:	ldr	w0, [x0]
  402128:	and	w1, w0, #0xffff
  40212c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402130:	add	x0, x0, #0x428
  402134:	ldr	w0, [x0]
  402138:	and	w0, w0, #0xffff
  40213c:	mul	w0, w1, w0
  402140:	and	w1, w0, #0xffff
  402144:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402148:	add	x0, x0, #0x430
  40214c:	ldr	w0, [x0]
  402150:	and	w0, w0, #0xffff
  402154:	add	w0, w1, w0
  402158:	and	w0, w0, #0xffff
  40215c:	add	w0, w0, #0x1
  402160:	and	w0, w0, #0xffff
  402164:	sxth	w3, w0
  402168:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  40216c:	add	x0, x0, #0x430
  402170:	ldr	w0, [x0]
  402174:	sxtw	x0, w0
  402178:	lsl	x0, x0, #1
  40217c:	add	x1, sp, #0x18
  402180:	ldrsh	w4, [x1, x0]
  402184:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402188:	add	x0, x0, #0x434
  40218c:	ldr	w0, [x0]
  402190:	sxtw	x0, w0
  402194:	lsl	x0, x0, #1
  402198:	add	x1, sp, #0x18
  40219c:	ldrsh	w0, [x1, x0]
  4021a0:	mov	w2, w0
  4021a4:	mov	w1, w4
  4021a8:	mov	w0, w3
  4021ac:	bl	401940 <init_pair@plt>
  4021b0:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4021b4:	add	x0, x0, #0x430
  4021b8:	ldr	w0, [x0]
  4021bc:	add	w1, w0, #0x1
  4021c0:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4021c4:	add	x0, x0, #0x430
  4021c8:	str	w1, [x0]
  4021cc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4021d0:	add	x0, x0, #0x430
  4021d4:	ldr	w1, [x0]
  4021d8:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4021dc:	add	x0, x0, #0x428
  4021e0:	ldr	w0, [x0]
  4021e4:	cmp	w1, w0
  4021e8:	b.lt	40211c <ferror@plt+0x4cc>  // b.tstop
  4021ec:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4021f0:	add	x0, x0, #0x434
  4021f4:	ldr	w0, [x0]
  4021f8:	add	w1, w0, #0x1
  4021fc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402200:	add	x0, x0, #0x434
  402204:	str	w1, [x0]
  402208:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  40220c:	add	x0, x0, #0x434
  402210:	ldr	w1, [x0]
  402214:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402218:	add	x0, x0, #0x428
  40221c:	ldr	w0, [x0]
  402220:	cmp	w1, w0
  402224:	b.lt	40210c <ferror@plt+0x4bc>  // b.tstop
  402228:	bl	402098 <ferror@plt+0x448>
  40222c:	nop
  402230:	ldp	x29, x30, [sp], #48
  402234:	ret
  402238:	stp	x29, x30, [sp, #-32]!
  40223c:	mov	x29, sp
  402240:	str	w0, [sp, #28]
  402244:	ldr	w0, [sp, #28]
  402248:	cmp	w0, #0x31
  40224c:	b.eq	40255c <ferror@plt+0x90c>  // b.none
  402250:	ldr	w0, [sp, #28]
  402254:	cmp	w0, #0x31
  402258:	b.gt	40256c <ferror@plt+0x91c>
  40225c:	ldr	w0, [sp, #28]
  402260:	cmp	w0, #0x27
  402264:	b.eq	40254c <ferror@plt+0x8fc>  // b.none
  402268:	ldr	w0, [sp, #28]
  40226c:	cmp	w0, #0x27
  402270:	b.gt	40256c <ferror@plt+0x91c>
  402274:	ldr	w0, [sp, #28]
  402278:	cmp	w0, #0x1b
  40227c:	b.eq	40252c <ferror@plt+0x8dc>  // b.none
  402280:	ldr	w0, [sp, #28]
  402284:	cmp	w0, #0x1b
  402288:	b.gt	40256c <ferror@plt+0x91c>
  40228c:	ldr	w0, [sp, #28]
  402290:	cmp	w0, #0x19
  402294:	b.eq	40250c <ferror@plt+0x8bc>  // b.none
  402298:	ldr	w0, [sp, #28]
  40229c:	cmp	w0, #0x19
  4022a0:	b.gt	40256c <ferror@plt+0x91c>
  4022a4:	ldr	w0, [sp, #28]
  4022a8:	cmp	w0, #0x18
  4022ac:	b.eq	4024ec <ferror@plt+0x89c>  // b.none
  4022b0:	ldr	w0, [sp, #28]
  4022b4:	cmp	w0, #0x18
  4022b8:	b.gt	40256c <ferror@plt+0x91c>
  4022bc:	ldr	w0, [sp, #28]
  4022c0:	cmp	w0, #0x17
  4022c4:	b.eq	4024cc <ferror@plt+0x87c>  // b.none
  4022c8:	ldr	w0, [sp, #28]
  4022cc:	cmp	w0, #0x17
  4022d0:	b.gt	40256c <ferror@plt+0x91c>
  4022d4:	ldr	w0, [sp, #28]
  4022d8:	cmp	w0, #0x16
  4022dc:	b.eq	4024ac <ferror@plt+0x85c>  // b.none
  4022e0:	ldr	w0, [sp, #28]
  4022e4:	cmp	w0, #0x16
  4022e8:	b.gt	40256c <ferror@plt+0x91c>
  4022ec:	ldr	w0, [sp, #28]
  4022f0:	cmp	w0, #0x15
  4022f4:	b.eq	40248c <ferror@plt+0x83c>  // b.none
  4022f8:	ldr	w0, [sp, #28]
  4022fc:	cmp	w0, #0x15
  402300:	b.gt	40256c <ferror@plt+0x91c>
  402304:	ldr	w0, [sp, #28]
  402308:	cmp	w0, #0x7
  40230c:	b.eq	402468 <ferror@plt+0x818>  // b.none
  402310:	ldr	w0, [sp, #28]
  402314:	cmp	w0, #0x7
  402318:	b.gt	40256c <ferror@plt+0x91c>
  40231c:	ldr	w0, [sp, #28]
  402320:	cmp	w0, #0x5
  402324:	b.eq	402444 <ferror@plt+0x7f4>  // b.none
  402328:	ldr	w0, [sp, #28]
  40232c:	cmp	w0, #0x5
  402330:	b.gt	40256c <ferror@plt+0x91c>
  402334:	ldr	w0, [sp, #28]
  402338:	cmp	w0, #0x4
  40233c:	b.eq	402420 <ferror@plt+0x7d0>  // b.none
  402340:	ldr	w0, [sp, #28]
  402344:	cmp	w0, #0x4
  402348:	b.gt	40256c <ferror@plt+0x91c>
  40234c:	ldr	w0, [sp, #28]
  402350:	cmp	w0, #0x3
  402354:	b.eq	4023fc <ferror@plt+0x7ac>  // b.none
  402358:	ldr	w0, [sp, #28]
  40235c:	cmp	w0, #0x3
  402360:	b.gt	40256c <ferror@plt+0x91c>
  402364:	ldr	w0, [sp, #28]
  402368:	cmp	w0, #0x2
  40236c:	b.eq	4023d8 <ferror@plt+0x788>  // b.none
  402370:	ldr	w0, [sp, #28]
  402374:	cmp	w0, #0x2
  402378:	b.gt	40256c <ferror@plt+0x91c>
  40237c:	ldr	w0, [sp, #28]
  402380:	cmp	w0, #0x1
  402384:	b.eq	4023b4 <ferror@plt+0x764>  // b.none
  402388:	ldr	w0, [sp, #28]
  40238c:	cmp	w0, #0x1
  402390:	b.gt	40256c <ferror@plt+0x91c>
  402394:	ldr	w0, [sp, #28]
  402398:	cmn	w0, #0x1
  40239c:	b.eq	4025d4 <ferror@plt+0x984>  // b.none
  4023a0:	ldr	w0, [sp, #28]
  4023a4:	cmp	w0, #0x0
  4023a8:	b.ne	40256c <ferror@plt+0x91c>  // b.any
  4023ac:	bl	402098 <ferror@plt+0x448>
  4023b0:	b	4025d8 <ferror@plt+0x988>
  4023b4:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4023b8:	add	x0, x0, #0x42c
  4023bc:	ldr	w0, [x0]
  4023c0:	orr	w0, w0, #0x200000
  4023c4:	mov	w1, w0
  4023c8:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4023cc:	add	x0, x0, #0x42c
  4023d0:	str	w1, [x0]
  4023d4:	b	4025d8 <ferror@plt+0x988>
  4023d8:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4023dc:	add	x0, x0, #0x42c
  4023e0:	ldr	w0, [x0]
  4023e4:	orr	w0, w0, #0x100000
  4023e8:	mov	w1, w0
  4023ec:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4023f0:	add	x0, x0, #0x42c
  4023f4:	str	w1, [x0]
  4023f8:	b	4025d8 <ferror@plt+0x988>
  4023fc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402400:	add	x0, x0, #0x42c
  402404:	ldr	w0, [x0]
  402408:	orr	w0, w0, #0x80000000
  40240c:	mov	w1, w0
  402410:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402414:	add	x0, x0, #0x42c
  402418:	str	w1, [x0]
  40241c:	b	4025d8 <ferror@plt+0x988>
  402420:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402424:	add	x0, x0, #0x42c
  402428:	ldr	w0, [x0]
  40242c:	orr	w0, w0, #0x20000
  402430:	mov	w1, w0
  402434:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402438:	add	x0, x0, #0x42c
  40243c:	str	w1, [x0]
  402440:	b	4025d8 <ferror@plt+0x988>
  402444:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402448:	add	x0, x0, #0x42c
  40244c:	ldr	w0, [x0]
  402450:	orr	w0, w0, #0x80000
  402454:	mov	w1, w0
  402458:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  40245c:	add	x0, x0, #0x42c
  402460:	str	w1, [x0]
  402464:	b	4025d8 <ferror@plt+0x988>
  402468:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  40246c:	add	x0, x0, #0x42c
  402470:	ldr	w0, [x0]
  402474:	orr	w0, w0, #0x40000
  402478:	mov	w1, w0
  40247c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402480:	add	x0, x0, #0x42c
  402484:	str	w1, [x0]
  402488:	b	4025d8 <ferror@plt+0x988>
  40248c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402490:	add	x0, x0, #0x42c
  402494:	ldr	w0, [x0]
  402498:	and	w1, w0, #0xffdfffff
  40249c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4024a0:	add	x0, x0, #0x42c
  4024a4:	str	w1, [x0]
  4024a8:	b	4025d8 <ferror@plt+0x988>
  4024ac:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4024b0:	add	x0, x0, #0x42c
  4024b4:	ldr	w0, [x0]
  4024b8:	and	w1, w0, #0xffcfffff
  4024bc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4024c0:	add	x0, x0, #0x42c
  4024c4:	str	w1, [x0]
  4024c8:	b	4025d8 <ferror@plt+0x988>
  4024cc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4024d0:	add	x0, x0, #0x42c
  4024d4:	ldr	w0, [x0]
  4024d8:	and	w1, w0, #0x7fffffff
  4024dc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4024e0:	add	x0, x0, #0x42c
  4024e4:	str	w1, [x0]
  4024e8:	b	4025d8 <ferror@plt+0x988>
  4024ec:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4024f0:	add	x0, x0, #0x42c
  4024f4:	ldr	w0, [x0]
  4024f8:	and	w1, w0, #0xfffdffff
  4024fc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402500:	add	x0, x0, #0x42c
  402504:	str	w1, [x0]
  402508:	b	4025d8 <ferror@plt+0x988>
  40250c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402510:	add	x0, x0, #0x42c
  402514:	ldr	w0, [x0]
  402518:	and	w1, w0, #0xfff7ffff
  40251c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402520:	add	x0, x0, #0x42c
  402524:	str	w1, [x0]
  402528:	b	4025d8 <ferror@plt+0x988>
  40252c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402530:	add	x0, x0, #0x42c
  402534:	ldr	w0, [x0]
  402538:	and	w1, w0, #0xfffbffff
  40253c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402540:	add	x0, x0, #0x42c
  402544:	str	w1, [x0]
  402548:	b	4025d8 <ferror@plt+0x988>
  40254c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402550:	add	x0, x0, #0x430
  402554:	str	wzr, [x0]
  402558:	b	4025d8 <ferror@plt+0x988>
  40255c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402560:	add	x0, x0, #0x434
  402564:	str	wzr, [x0]
  402568:	b	4025d8 <ferror@plt+0x988>
  40256c:	ldr	w0, [sp, #28]
  402570:	cmp	w0, #0x1d
  402574:	b.le	40259c <ferror@plt+0x94c>
  402578:	ldr	w0, [sp, #28]
  40257c:	cmp	w0, #0x25
  402580:	b.gt	40259c <ferror@plt+0x94c>
  402584:	ldr	w0, [sp, #28]
  402588:	sub	w1, w0, #0x1d
  40258c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402590:	add	x0, x0, #0x430
  402594:	str	w1, [x0]
  402598:	b	4025d8 <ferror@plt+0x988>
  40259c:	ldr	w0, [sp, #28]
  4025a0:	cmp	w0, #0x27
  4025a4:	b.le	4025cc <ferror@plt+0x97c>
  4025a8:	ldr	w0, [sp, #28]
  4025ac:	cmp	w0, #0x2f
  4025b0:	b.gt	4025cc <ferror@plt+0x97c>
  4025b4:	ldr	w0, [sp, #28]
  4025b8:	sub	w1, w0, #0x27
  4025bc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4025c0:	add	x0, x0, #0x434
  4025c4:	str	w1, [x0]
  4025c8:	b	4025d8 <ferror@plt+0x988>
  4025cc:	mov	w0, #0x0                   	// #0
  4025d0:	b	4026b4 <ferror@plt+0xa64>
  4025d4:	nop
  4025d8:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4025dc:	add	x0, x0, #0x400
  4025e0:	ldr	x0, [x0]
  4025e4:	cmp	x0, #0x0
  4025e8:	b.eq	4026b0 <ferror@plt+0xa60>  // b.none
  4025ec:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4025f0:	add	x0, x0, #0x434
  4025f4:	ldr	w1, [x0]
  4025f8:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4025fc:	add	x0, x0, #0x428
  402600:	ldr	w0, [x0]
  402604:	mul	w1, w1, w0
  402608:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  40260c:	add	x0, x0, #0x430
  402610:	ldr	w0, [x0]
  402614:	add	w0, w1, w0
  402618:	add	w0, w0, #0x1
  40261c:	lsl	w0, w0, #8
  402620:	and	w0, w0, #0xffff
  402624:	adrp	x1, 41b000 <ferror@plt+0x193b0>
  402628:	add	x1, x1, #0x42c
  40262c:	ldr	w1, [x1]
  402630:	orr	w0, w0, w1
  402634:	mov	w0, w0
  402638:	lsr	x0, x0, #8
  40263c:	mov	w1, w0
  402640:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402644:	add	x0, x0, #0x400
  402648:	ldr	x0, [x0]
  40264c:	and	w1, w1, #0xff
  402650:	str	w1, [x0, #116]
  402654:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402658:	add	x0, x0, #0x434
  40265c:	ldr	w1, [x0]
  402660:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402664:	add	x0, x0, #0x428
  402668:	ldr	w0, [x0]
  40266c:	mul	w1, w1, w0
  402670:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402674:	add	x0, x0, #0x430
  402678:	ldr	w0, [x0]
  40267c:	add	w0, w1, w0
  402680:	add	w0, w0, #0x1
  402684:	lsl	w0, w0, #8
  402688:	and	w1, w0, #0xffff
  40268c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402690:	add	x0, x0, #0x42c
  402694:	ldr	w0, [x0]
  402698:	mov	w2, w0
  40269c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4026a0:	add	x0, x0, #0x400
  4026a4:	ldr	x0, [x0]
  4026a8:	orr	w1, w1, w2
  4026ac:	str	w1, [x0, #16]
  4026b0:	mov	w0, #0x1                   	// #1
  4026b4:	ldp	x29, x30, [sp], #32
  4026b8:	ret
  4026bc:	stp	x29, x30, [sp, #-160]!
  4026c0:	mov	x29, sp
  4026c4:	str	x0, [sp, #24]
  4026c8:	ldr	x0, [sp, #24]
  4026cc:	bl	401a40 <getc@plt>
  4026d0:	str	w0, [sp, #140]
  4026d4:	ldr	w0, [sp, #140]
  4026d8:	cmp	w0, #0x5b
  4026dc:	b.eq	4026f0 <ferror@plt+0xaa0>  // b.none
  4026e0:	ldr	x1, [sp, #24]
  4026e4:	ldr	w0, [sp, #140]
  4026e8:	bl	401b20 <ungetc@plt>
  4026ec:	b	4027e4 <ferror@plt+0xb94>
  4026f0:	str	wzr, [sp, #156]
  4026f4:	b	402764 <ferror@plt+0xb14>
  4026f8:	ldr	x0, [sp, #24]
  4026fc:	bl	401a40 <getc@plt>
  402700:	str	w0, [sp, #140]
  402704:	ldr	w0, [sp, #140]
  402708:	cmp	w0, #0x6d
  40270c:	b.ne	402720 <ferror@plt+0xad0>  // b.any
  402710:	ldrsw	x0, [sp, #156]
  402714:	add	x1, sp, #0x28
  402718:	strb	wzr, [x1, x0]
  40271c:	b	402770 <ferror@plt+0xb20>
  402720:	ldr	w0, [sp, #140]
  402724:	cmp	w0, #0x2f
  402728:	b.le	402738 <ferror@plt+0xae8>
  40272c:	ldr	w0, [sp, #140]
  402730:	cmp	w0, #0x39
  402734:	b.le	402744 <ferror@plt+0xaf4>
  402738:	ldr	w0, [sp, #140]
  40273c:	cmp	w0, #0x3b
  402740:	b.ne	4027d8 <ferror@plt+0xb88>  // b.any
  402744:	ldr	w0, [sp, #140]
  402748:	and	w2, w0, #0xff
  40274c:	ldrsw	x0, [sp, #156]
  402750:	add	x1, sp, #0x28
  402754:	strb	w2, [x1, x0]
  402758:	ldr	w0, [sp, #156]
  40275c:	add	w0, w0, #0x1
  402760:	str	w0, [sp, #156]
  402764:	ldr	w0, [sp, #156]
  402768:	cmp	w0, #0x63
  40276c:	b.le	4026f8 <ferror@plt+0xaa8>
  402770:	ldrb	w0, [sp, #40]
  402774:	cmp	w0, #0x0
  402778:	b.ne	402784 <ferror@plt+0xb34>  // b.any
  40277c:	mov	w0, #0x0                   	// #0
  402780:	bl	402238 <ferror@plt+0x5e8>
  402784:	add	x0, sp, #0x28
  402788:	str	x0, [sp, #144]
  40278c:	ldr	x0, [sp, #144]
  402790:	str	x0, [sp, #32]
  402794:	b	4027c4 <ferror@plt+0xb74>
  402798:	add	x0, sp, #0x20
  40279c:	mov	w2, #0xa                   	// #10
  4027a0:	mov	x1, x0
  4027a4:	ldr	x0, [sp, #144]
  4027a8:	bl	401b00 <strtol@plt>
  4027ac:	bl	402238 <ferror@plt+0x5e8>
  4027b0:	cmp	w0, #0x0
  4027b4:	b.eq	4027e0 <ferror@plt+0xb90>  // b.none
  4027b8:	ldr	x0, [sp, #32]
  4027bc:	add	x0, x0, #0x1
  4027c0:	str	x0, [sp, #144]
  4027c4:	ldr	x0, [sp, #32]
  4027c8:	ldrb	w0, [x0]
  4027cc:	cmp	w0, #0x0
  4027d0:	b.ne	402798 <ferror@plt+0xb48>  // b.any
  4027d4:	b	4027e4 <ferror@plt+0xb94>
  4027d8:	nop
  4027dc:	b	4027e4 <ferror@plt+0xb94>
  4027e0:	nop
  4027e4:	ldp	x29, x30, [sp], #160
  4027e8:	ret
  4027ec:	stp	x29, x30, [sp, #-32]!
  4027f0:	mov	x29, sp
  4027f4:	str	w0, [sp, #28]
  4027f8:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4027fc:	add	x0, x0, #0x41c
  402800:	ldr	w0, [x0]
  402804:	cmp	w0, #0x0
  402808:	b.eq	402810 <ferror@plt+0xbc0>  // b.none
  40280c:	bl	401b40 <endwin@plt>
  402810:	ldr	w0, [sp, #28]
  402814:	bl	401850 <exit@plt>
  402818:	stp	x29, x30, [sp, #-32]!
  40281c:	mov	x29, sp
  402820:	str	w0, [sp, #28]
  402824:	mov	w0, #0x0                   	// #0
  402828:	bl	4027ec <ferror@plt+0xb9c>
  40282c:	sub	sp, sp, #0x10
  402830:	str	w0, [sp, #12]
  402834:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402838:	add	x0, x0, #0x420
  40283c:	mov	w1, #0x1                   	// #1
  402840:	str	w1, [x0]
  402844:	nop
  402848:	add	sp, sp, #0x10
  40284c:	ret
  402850:	stp	x29, x30, [sp, #-80]!
  402854:	mov	x29, sp
  402858:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  40285c:	add	x0, x0, #0x468
  402860:	ldr	w0, [x0]
  402864:	cmp	w0, #0x0
  402868:	b.ne	402940 <ferror@plt+0xcf0>  // b.any
  40286c:	adrp	x0, 409000 <ferror@plt+0x73b0>
  402870:	add	x0, x0, #0xaf8
  402874:	bl	401be0 <getenv@plt>
  402878:	str	x0, [sp, #72]
  40287c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402880:	add	x0, x0, #0x468
  402884:	mov	w1, #0xffffffff            	// #-1
  402888:	str	w1, [x0]
  40288c:	ldr	x0, [sp, #72]
  402890:	cmp	x0, #0x0
  402894:	b.eq	402940 <ferror@plt+0xcf0>  // b.none
  402898:	ldr	x0, [sp, #72]
  40289c:	ldrb	w0, [x0]
  4028a0:	cmp	w0, #0x0
  4028a4:	b.eq	402940 <ferror@plt+0xcf0>  // b.none
  4028a8:	add	x0, sp, #0x20
  4028ac:	mov	w2, #0x0                   	// #0
  4028b0:	mov	x1, x0
  4028b4:	ldr	x0, [sp, #72]
  4028b8:	bl	401b00 <strtol@plt>
  4028bc:	str	x0, [sp, #64]
  4028c0:	ldr	x0, [sp, #32]
  4028c4:	ldrb	w0, [x0]
  4028c8:	cmp	w0, #0x0
  4028cc:	b.ne	4028f0 <ferror@plt+0xca0>  // b.any
  4028d0:	ldr	x0, [sp, #64]
  4028d4:	cmp	x0, #0x0
  4028d8:	b.le	4028f0 <ferror@plt+0xca0>
  4028dc:	ldr	x0, [sp, #64]
  4028e0:	mov	w1, w0
  4028e4:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4028e8:	add	x0, x0, #0x468
  4028ec:	str	w1, [x0]
  4028f0:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4028f4:	add	x0, x0, #0x468
  4028f8:	ldr	w0, [x0]
  4028fc:	sxtw	x1, w0
  402900:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402904:	add	x0, x0, #0x240
  402908:	str	x1, [x0]
  40290c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402910:	add	x0, x0, #0x240
  402914:	ldr	x0, [x0]
  402918:	mov	x3, x0
  40291c:	adrp	x0, 409000 <ferror@plt+0x73b0>
  402920:	add	x2, x0, #0xb00
  402924:	mov	x1, #0x18                  	// #24
  402928:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  40292c:	add	x0, x0, #0x438
  402930:	bl	401930 <snprintf@plt>
  402934:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402938:	add	x0, x0, #0x438
  40293c:	bl	401a50 <putenv@plt>
  402940:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402944:	add	x0, x0, #0x46c
  402948:	ldr	w0, [x0]
  40294c:	cmp	w0, #0x0
  402950:	b.ne	402a28 <ferror@plt+0xdd8>  // b.any
  402954:	adrp	x0, 409000 <ferror@plt+0x73b0>
  402958:	add	x0, x0, #0xb10
  40295c:	bl	401be0 <getenv@plt>
  402960:	str	x0, [sp, #56]
  402964:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402968:	add	x0, x0, #0x46c
  40296c:	mov	w1, #0xffffffff            	// #-1
  402970:	str	w1, [x0]
  402974:	ldr	x0, [sp, #56]
  402978:	cmp	x0, #0x0
  40297c:	b.eq	402a28 <ferror@plt+0xdd8>  // b.none
  402980:	ldr	x0, [sp, #56]
  402984:	ldrb	w0, [x0]
  402988:	cmp	w0, #0x0
  40298c:	b.eq	402a28 <ferror@plt+0xdd8>  // b.none
  402990:	add	x0, sp, #0x18
  402994:	mov	w2, #0x0                   	// #0
  402998:	mov	x1, x0
  40299c:	ldr	x0, [sp, #56]
  4029a0:	bl	401b00 <strtol@plt>
  4029a4:	str	x0, [sp, #48]
  4029a8:	ldr	x0, [sp, #24]
  4029ac:	ldrb	w0, [x0]
  4029b0:	cmp	w0, #0x0
  4029b4:	b.ne	4029d8 <ferror@plt+0xd88>  // b.any
  4029b8:	ldr	x0, [sp, #48]
  4029bc:	cmp	x0, #0x0
  4029c0:	b.le	4029d8 <ferror@plt+0xd88>
  4029c4:	ldr	x0, [sp, #48]
  4029c8:	mov	w1, w0
  4029cc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4029d0:	add	x0, x0, #0x46c
  4029d4:	str	w1, [x0]
  4029d8:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4029dc:	add	x0, x0, #0x46c
  4029e0:	ldr	w0, [x0]
  4029e4:	sxtw	x1, w0
  4029e8:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4029ec:	add	x0, x0, #0x238
  4029f0:	str	x1, [x0]
  4029f4:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4029f8:	add	x0, x0, #0x238
  4029fc:	ldr	x0, [x0]
  402a00:	mov	x3, x0
  402a04:	adrp	x0, 409000 <ferror@plt+0x73b0>
  402a08:	add	x2, x0, #0xb18
  402a0c:	mov	x1, #0x18                  	// #24
  402a10:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402a14:	add	x0, x0, #0x450
  402a18:	bl	401930 <snprintf@plt>
  402a1c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402a20:	add	x0, x0, #0x450
  402a24:	bl	401a50 <putenv@plt>
  402a28:	add	x0, sp, #0x28
  402a2c:	mov	x2, x0
  402a30:	mov	x1, #0x5413                	// #21523
  402a34:	mov	w0, #0x2                   	// #2
  402a38:	bl	401c30 <ioctl@plt>
  402a3c:	cmp	w0, #0x0
  402a40:	b.ne	402b3c <ferror@plt+0xeec>  // b.any
  402a44:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402a48:	add	x0, x0, #0x468
  402a4c:	ldr	w0, [x0]
  402a50:	cmp	w0, #0x0
  402a54:	b.lt	402a6c <ferror@plt+0xe1c>  // b.tstop
  402a58:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402a5c:	add	x0, x0, #0x46c
  402a60:	ldr	w0, [x0]
  402a64:	cmp	w0, #0x0
  402a68:	b.ge	402b3c <ferror@plt+0xeec>  // b.tcont
  402a6c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402a70:	add	x0, x0, #0x46c
  402a74:	ldr	w0, [x0]
  402a78:	cmp	w0, #0x0
  402a7c:	b.ge	402ad4 <ferror@plt+0xe84>  // b.tcont
  402a80:	ldrh	w0, [sp, #40]
  402a84:	cmp	w0, #0x0
  402a88:	b.eq	402ad4 <ferror@plt+0xe84>  // b.none
  402a8c:	ldrh	w0, [sp, #40]
  402a90:	and	x1, x0, #0xffff
  402a94:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402a98:	add	x0, x0, #0x238
  402a9c:	str	x1, [x0]
  402aa0:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402aa4:	add	x0, x0, #0x238
  402aa8:	ldr	x0, [x0]
  402aac:	mov	x3, x0
  402ab0:	adrp	x0, 409000 <ferror@plt+0x73b0>
  402ab4:	add	x2, x0, #0xb18
  402ab8:	mov	x1, #0x18                  	// #24
  402abc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402ac0:	add	x0, x0, #0x450
  402ac4:	bl	401930 <snprintf@plt>
  402ac8:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402acc:	add	x0, x0, #0x450
  402ad0:	bl	401a50 <putenv@plt>
  402ad4:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402ad8:	add	x0, x0, #0x468
  402adc:	ldr	w0, [x0]
  402ae0:	cmp	w0, #0x0
  402ae4:	b.ge	402b3c <ferror@plt+0xeec>  // b.tcont
  402ae8:	ldrh	w0, [sp, #42]
  402aec:	cmp	w0, #0x0
  402af0:	b.eq	402b3c <ferror@plt+0xeec>  // b.none
  402af4:	ldrh	w0, [sp, #42]
  402af8:	and	x1, x0, #0xffff
  402afc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402b00:	add	x0, x0, #0x240
  402b04:	str	x1, [x0]
  402b08:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402b0c:	add	x0, x0, #0x240
  402b10:	ldr	x0, [x0]
  402b14:	mov	x3, x0
  402b18:	adrp	x0, 409000 <ferror@plt+0x73b0>
  402b1c:	add	x2, x0, #0xb00
  402b20:	mov	x1, #0x18                  	// #24
  402b24:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402b28:	add	x0, x0, #0x438
  402b2c:	bl	401930 <snprintf@plt>
  402b30:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402b34:	add	x0, x0, #0x438
  402b38:	bl	401a50 <putenv@plt>
  402b3c:	nop
  402b40:	ldp	x29, x30, [sp], #80
  402b44:	ret
  402b48:	stp	x29, x30, [sp, #-32]!
  402b4c:	mov	x29, sp
  402b50:	add	x0, sp, #0x10
  402b54:	mov	x1, #0x0                   	// #0
  402b58:	bl	4019f0 <gettimeofday@plt>
  402b5c:	ldr	x0, [sp, #16]
  402b60:	mov	x1, x0
  402b64:	mov	x0, #0x4240                	// #16960
  402b68:	movk	x0, #0xf, lsl #16
  402b6c:	mul	x0, x1, x0
  402b70:	ldr	x1, [sp, #24]
  402b74:	add	x0, x0, x1
  402b78:	ldp	x29, x30, [sp], #32
  402b7c:	ret
  402b80:	stp	x29, x30, [sp, #-192]!
  402b84:	mov	x29, sp
  402b88:	stp	x19, x20, [sp, #16]
  402b8c:	stp	x21, x22, [sp, #32]
  402b90:	stp	x23, x24, [sp, #48]
  402b94:	stp	x25, x26, [sp, #64]
  402b98:	str	x27, [sp, #80]
  402b9c:	str	x0, [x29, #104]
  402ba0:	str	d0, [x29, #96]
  402ba4:	mov	x0, sp
  402ba8:	mov	x19, x0
  402bac:	mov	x0, #0x0                   	// #0
  402bb0:	bl	401970 <time@plt>
  402bb4:	str	x0, [x29, #136]
  402bb8:	add	x0, x29, #0x88
  402bbc:	bl	4018e0 <ctime@plt>
  402bc0:	str	x0, [x29, #184]
  402bc4:	mov	w0, #0xb4                  	// #180
  402bc8:	bl	401b60 <sysconf@plt>
  402bcc:	str	w0, [x29, #180]
  402bd0:	ldr	w0, [x29, #180]
  402bd4:	add	w0, w0, #0x1
  402bd8:	sxtw	x1, w0
  402bdc:	sub	x1, x1, #0x1
  402be0:	str	x1, [x29, #168]
  402be4:	sxtw	x1, w0
  402be8:	mov	x26, x1
  402bec:	mov	x27, #0x0                   	// #0
  402bf0:	lsr	x1, x26, #61
  402bf4:	lsl	x23, x27, #3
  402bf8:	orr	x23, x1, x23
  402bfc:	lsl	x22, x26, #3
  402c00:	sxtw	x1, w0
  402c04:	mov	x24, x1
  402c08:	mov	x25, #0x0                   	// #0
  402c0c:	lsr	x1, x24, #61
  402c10:	lsl	x21, x25, #3
  402c14:	orr	x21, x1, x21
  402c18:	lsl	x20, x24, #3
  402c1c:	sxtw	x1, w0
  402c20:	add	x1, x1, #0xf
  402c24:	lsr	x1, x1, #4
  402c28:	lsl	x1, x1, #4
  402c2c:	sub	sp, sp, x1
  402c30:	mov	x1, sp
  402c34:	add	x1, x1, #0x0
  402c38:	str	x1, [x29, #160]
  402c3c:	str	wzr, [x29, #156]
  402c40:	ldr	x2, [x29, #160]
  402c44:	sxtw	x0, w0
  402c48:	mov	x1, x0
  402c4c:	mov	x0, x2
  402c50:	bl	401b70 <gethostname@plt>
  402c54:	adrp	x0, 409000 <ferror@plt+0x73b0>
  402c58:	add	x0, x0, #0xb28
  402c5c:	bl	401c00 <gettext@plt>
  402c60:	mov	x1, x0
  402c64:	add	x0, x29, #0x80
  402c68:	ldr	d0, [x29, #96]
  402c6c:	bl	401900 <asprintf@plt>
  402c70:	str	w0, [x29, #152]
  402c74:	adrp	x0, 409000 <ferror@plt+0x73b0>
  402c78:	add	x0, x0, #0xb38
  402c7c:	bl	401c00 <gettext@plt>
  402c80:	mov	x4, x0
  402c84:	ldr	x1, [x29, #160]
  402c88:	add	x0, x29, #0x78
  402c8c:	ldr	x3, [x29, #184]
  402c90:	mov	x2, x1
  402c94:	mov	x1, x4
  402c98:	bl	401900 <asprintf@plt>
  402c9c:	str	w0, [x29, #148]
  402ca0:	ldrsw	x1, [x29, #148]
  402ca4:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402ca8:	add	x0, x0, #0x240
  402cac:	ldr	x0, [x0]
  402cb0:	cmp	x1, x0
  402cb4:	b.le	402ccc <ferror@plt+0x107c>
  402cb8:	ldr	x0, [x29, #128]
  402cbc:	bl	401b10 <free@plt>
  402cc0:	ldr	x0, [x29, #120]
  402cc4:	bl	401b10 <free@plt>
  402cc8:	b	402fa4 <ferror@plt+0x1354>
  402ccc:	ldr	w1, [x29, #148]
  402cd0:	ldr	w0, [x29, #152]
  402cd4:	add	w0, w1, w0
  402cd8:	add	w0, w0, #0x1
  402cdc:	sxtw	x1, w0
  402ce0:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402ce4:	add	x0, x0, #0x240
  402ce8:	ldr	x0, [x0]
  402cec:	cmp	x1, x0
  402cf0:	b.gt	402f38 <ferror@plt+0x12e8>
  402cf4:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402cf8:	add	x0, x0, #0x400
  402cfc:	ldr	x0, [x0]
  402d00:	mov	w2, #0x0                   	// #0
  402d04:	mov	w1, #0x0                   	// #0
  402d08:	bl	401bb0 <wmove@plt>
  402d0c:	cmn	w0, #0x1
  402d10:	b.eq	402d2c <ferror@plt+0x10dc>  // b.none
  402d14:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402d18:	add	x0, x0, #0x400
  402d1c:	ldr	x0, [x0]
  402d20:	ldr	x1, [x29, #128]
  402d24:	mov	w2, #0xffffffff            	// #-1
  402d28:	bl	4018f0 <waddnstr@plt>
  402d2c:	ldr	w1, [x29, #148]
  402d30:	ldr	w0, [x29, #152]
  402d34:	add	w0, w1, w0
  402d38:	add	w0, w0, #0x2
  402d3c:	sxtw	x1, w0
  402d40:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402d44:	add	x0, x0, #0x240
  402d48:	ldr	x0, [x0]
  402d4c:	cmp	x1, x0
  402d50:	b.gt	402f38 <ferror@plt+0x12e8>
  402d54:	ldr	w1, [x29, #148]
  402d58:	ldr	w0, [x29, #152]
  402d5c:	add	w0, w1, w0
  402d60:	add	w0, w0, #0x4
  402d64:	sxtw	x1, w0
  402d68:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402d6c:	add	x0, x0, #0x240
  402d70:	ldr	x0, [x0]
  402d74:	cmp	x1, x0
  402d78:	b.le	402de0 <ferror@plt+0x1190>
  402d7c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402d80:	add	x0, x0, #0x400
  402d84:	ldr	x3, [x0]
  402d88:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402d8c:	add	x0, x0, #0x240
  402d90:	ldr	x0, [x0]
  402d94:	mov	w1, w0
  402d98:	ldr	w0, [x29, #148]
  402d9c:	sub	w0, w1, w0
  402da0:	sub	w0, w0, #0x4
  402da4:	mov	w2, w0
  402da8:	mov	w1, #0x0                   	// #0
  402dac:	mov	x0, x3
  402db0:	bl	401bb0 <wmove@plt>
  402db4:	cmn	w0, #0x1
  402db8:	b.eq	402f38 <ferror@plt+0x12e8>  // b.none
  402dbc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402dc0:	add	x0, x0, #0x400
  402dc4:	ldr	x3, [x0]
  402dc8:	mov	w2, #0xffffffff            	// #-1
  402dcc:	adrp	x0, 409000 <ferror@plt+0x73b0>
  402dd0:	add	x1, x0, #0xb40
  402dd4:	mov	x0, x3
  402dd8:	bl	4018f0 <waddnstr@plt>
  402ddc:	b	402f38 <ferror@plt+0x12e8>
  402de0:	ldr	x0, [x29, #104]
  402de4:	bl	401830 <strlen@plt>
  402de8:	str	w0, [x29, #156]
  402dec:	ldr	w1, [x29, #148]
  402df0:	ldr	w0, [x29, #152]
  402df4:	add	w1, w1, w0
  402df8:	ldr	w0, [x29, #156]
  402dfc:	add	w0, w1, w0
  402e00:	sxtw	x1, w0
  402e04:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402e08:	add	x0, x0, #0x240
  402e0c:	ldr	x0, [x0]
  402e10:	cmp	x1, x0
  402e14:	b.le	402edc <ferror@plt+0x128c>
  402e18:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402e1c:	add	x0, x0, #0x400
  402e20:	ldr	x0, [x0]
  402e24:	ldr	w2, [x29, #152]
  402e28:	mov	w1, #0x0                   	// #0
  402e2c:	bl	401bb0 <wmove@plt>
  402e30:	cmn	w0, #0x1
  402e34:	b.eq	402e78 <ferror@plt+0x1228>  // b.none
  402e38:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402e3c:	add	x0, x0, #0x400
  402e40:	ldr	x3, [x0]
  402e44:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402e48:	add	x0, x0, #0x240
  402e4c:	ldr	x0, [x0]
  402e50:	mov	w1, w0
  402e54:	ldr	w0, [x29, #148]
  402e58:	sub	w1, w1, w0
  402e5c:	ldr	w0, [x29, #152]
  402e60:	sub	w0, w1, w0
  402e64:	sub	w0, w0, #0x4
  402e68:	mov	w2, w0
  402e6c:	ldr	x1, [x29, #104]
  402e70:	mov	x0, x3
  402e74:	bl	4018f0 <waddnstr@plt>
  402e78:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402e7c:	add	x0, x0, #0x400
  402e80:	ldr	x3, [x0]
  402e84:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402e88:	add	x0, x0, #0x240
  402e8c:	ldr	x0, [x0]
  402e90:	mov	w1, w0
  402e94:	ldr	w0, [x29, #148]
  402e98:	sub	w0, w1, w0
  402e9c:	sub	w0, w0, #0x4
  402ea0:	mov	w2, w0
  402ea4:	mov	w1, #0x0                   	// #0
  402ea8:	mov	x0, x3
  402eac:	bl	401bb0 <wmove@plt>
  402eb0:	cmn	w0, #0x1
  402eb4:	b.eq	402f38 <ferror@plt+0x12e8>  // b.none
  402eb8:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402ebc:	add	x0, x0, #0x400
  402ec0:	ldr	x3, [x0]
  402ec4:	mov	w2, #0xffffffff            	// #-1
  402ec8:	adrp	x0, 409000 <ferror@plt+0x73b0>
  402ecc:	add	x1, x0, #0xb40
  402ed0:	mov	x0, x3
  402ed4:	bl	4018f0 <waddnstr@plt>
  402ed8:	b	402f38 <ferror@plt+0x12e8>
  402edc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402ee0:	add	x0, x0, #0x400
  402ee4:	ldr	x0, [x0]
  402ee8:	ldr	w2, [x29, #152]
  402eec:	mov	w1, #0x0                   	// #0
  402ef0:	bl	401bb0 <wmove@plt>
  402ef4:	cmn	w0, #0x1
  402ef8:	b.eq	402f38 <ferror@plt+0x12e8>  // b.none
  402efc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402f00:	add	x0, x0, #0x400
  402f04:	ldr	x3, [x0]
  402f08:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402f0c:	add	x0, x0, #0x240
  402f10:	ldr	x0, [x0]
  402f14:	mov	w1, w0
  402f18:	ldr	w0, [x29, #148]
  402f1c:	sub	w1, w1, w0
  402f20:	ldr	w0, [x29, #152]
  402f24:	sub	w0, w1, w0
  402f28:	mov	w2, w0
  402f2c:	ldr	x1, [x29, #104]
  402f30:	mov	x0, x3
  402f34:	bl	4018f0 <waddnstr@plt>
  402f38:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402f3c:	add	x0, x0, #0x400
  402f40:	ldr	x3, [x0]
  402f44:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402f48:	add	x0, x0, #0x240
  402f4c:	ldr	x0, [x0]
  402f50:	mov	w1, w0
  402f54:	ldr	w0, [x29, #148]
  402f58:	sub	w0, w1, w0
  402f5c:	add	w0, w0, #0x1
  402f60:	mov	w2, w0
  402f64:	mov	w1, #0x0                   	// #0
  402f68:	mov	x0, x3
  402f6c:	bl	401bb0 <wmove@plt>
  402f70:	cmn	w0, #0x1
  402f74:	b.eq	402f90 <ferror@plt+0x1340>  // b.none
  402f78:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  402f7c:	add	x0, x0, #0x400
  402f80:	ldr	x0, [x0]
  402f84:	ldr	x1, [x29, #120]
  402f88:	mov	w2, #0xffffffff            	// #-1
  402f8c:	bl	4018f0 <waddnstr@plt>
  402f90:	ldr	x0, [x29, #128]
  402f94:	bl	401b10 <free@plt>
  402f98:	ldr	x0, [x29, #120]
  402f9c:	bl	401b10 <free@plt>
  402fa0:	nop
  402fa4:	mov	sp, x19
  402fa8:	mov	sp, x29
  402fac:	ldp	x19, x20, [sp, #16]
  402fb0:	ldp	x21, x22, [sp, #32]
  402fb4:	ldp	x23, x24, [sp, #48]
  402fb8:	ldp	x25, x26, [sp, #64]
  402fbc:	ldr	x27, [sp, #80]
  402fc0:	ldp	x29, x30, [sp], #192
  402fc4:	ret
  402fc8:	stp	x29, x30, [sp, #-224]!
  402fcc:	mov	x29, sp
  402fd0:	str	x19, [sp, #16]
  402fd4:	str	x0, [sp, #40]
  402fd8:	str	x1, [sp, #32]
  402fdc:	mov	w0, #0x1                   	// #1
  402fe0:	str	w0, [sp, #212]
  402fe4:	str	wzr, [sp, #208]
  402fe8:	add	x0, sp, #0x38
  402fec:	bl	4018b0 <pipe@plt>
  402ff0:	cmp	w0, #0x0
  402ff4:	b.ge	403034 <ferror@plt+0x13e4>  // b.tcont
  402ff8:	bl	401bd0 <__errno_location@plt>
  402ffc:	ldr	w19, [x0]
  403000:	adrp	x0, 409000 <ferror@plt+0x73b0>
  403004:	add	x0, x0, #0xb48
  403008:	bl	401c00 <gettext@plt>
  40300c:	mov	x1, x0
  403010:	mov	w0, #0x7                   	// #7
  403014:	str	w0, [sp, #156]
  403018:	str	w19, [sp, #152]
  40301c:	str	x1, [sp, #144]
  403020:	ldr	x2, [sp, #144]
  403024:	ldr	w1, [sp, #152]
  403028:	ldr	w0, [sp, #156]
  40302c:	bl	401860 <error@plt>
  403030:	nop
  403034:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403038:	add	x0, x0, #0x3f0
  40303c:	ldr	x0, [x0]
  403040:	bl	401b30 <fflush@plt>
  403044:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403048:	add	x0, x0, #0x3d8
  40304c:	ldr	x0, [x0]
  403050:	bl	401b30 <fflush@plt>
  403054:	bl	401910 <fork@plt>
  403058:	str	w0, [sp, #184]
  40305c:	ldr	w0, [sp, #184]
  403060:	cmp	w0, #0x0
  403064:	b.ge	4030a4 <ferror@plt+0x1454>  // b.tcont
  403068:	bl	401bd0 <__errno_location@plt>
  40306c:	ldr	w19, [x0]
  403070:	adrp	x0, 409000 <ferror@plt+0x73b0>
  403074:	add	x0, x0, #0xb68
  403078:	bl	401c00 <gettext@plt>
  40307c:	mov	x1, x0
  403080:	mov	w0, #0x2                   	// #2
  403084:	str	w0, [sp, #140]
  403088:	str	w19, [sp, #136]
  40308c:	str	x1, [sp, #128]
  403090:	ldr	x2, [sp, #128]
  403094:	ldr	w1, [sp, #136]
  403098:	ldr	w0, [sp, #140]
  40309c:	bl	401860 <error@plt>
  4030a0:	b	4031d0 <ferror@plt+0x1580>
  4030a4:	ldr	w0, [sp, #184]
  4030a8:	cmp	w0, #0x0
  4030ac:	b.ne	4031d0 <ferror@plt+0x1580>  // b.any
  4030b0:	ldr	w0, [sp, #56]
  4030b4:	bl	401a80 <close@plt>
  4030b8:	mov	w0, #0x1                   	// #1
  4030bc:	bl	401a80 <close@plt>
  4030c0:	ldr	w0, [sp, #60]
  4030c4:	mov	w1, #0x1                   	// #1
  4030c8:	bl	401ba0 <dup2@plt>
  4030cc:	cmp	w0, #0x0
  4030d0:	b.ge	403110 <ferror@plt+0x14c0>  // b.tcont
  4030d4:	bl	401bd0 <__errno_location@plt>
  4030d8:	ldr	w19, [x0]
  4030dc:	adrp	x0, 409000 <ferror@plt+0x73b0>
  4030e0:	add	x0, x0, #0xb80
  4030e4:	bl	401c00 <gettext@plt>
  4030e8:	mov	x1, x0
  4030ec:	mov	w0, #0x3                   	// #3
  4030f0:	str	w0, [sp, #124]
  4030f4:	str	w19, [sp, #120]
  4030f8:	str	x1, [sp, #112]
  4030fc:	ldr	x2, [sp, #112]
  403100:	ldr	w1, [sp, #120]
  403104:	ldr	w0, [sp, #124]
  403108:	bl	401860 <error@plt>
  40310c:	nop
  403110:	ldr	w0, [sp, #60]
  403114:	bl	401a80 <close@plt>
  403118:	mov	w1, #0x2                   	// #2
  40311c:	mov	w0, #0x1                   	// #1
  403120:	bl	401ba0 <dup2@plt>
  403124:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403128:	add	x0, x0, #0x418
  40312c:	ldr	w0, [x0]
  403130:	and	w0, w0, #0x8
  403134:	cmp	w0, #0x0
  403138:	b.eq	40319c <ferror@plt+0x154c>  // b.none
  40313c:	ldr	x0, [sp, #32]
  403140:	ldr	x0, [x0]
  403144:	ldr	x1, [sp, #32]
  403148:	bl	401ae0 <execvp@plt>
  40314c:	cmn	w0, #0x1
  403150:	b.ne	4031d0 <ferror@plt+0x1580>  // b.any
  403154:	bl	401bd0 <__errno_location@plt>
  403158:	ldr	w19, [x0]
  40315c:	adrp	x0, 409000 <ferror@plt+0x73b0>
  403160:	add	x0, x0, #0xb90
  403164:	bl	401c00 <gettext@plt>
  403168:	mov	x2, x0
  40316c:	ldr	x0, [sp, #32]
  403170:	ldr	x1, [x0]
  403174:	mov	w0, #0x4                   	// #4
  403178:	str	w0, [sp, #108]
  40317c:	str	w19, [sp, #104]
  403180:	str	x2, [sp, #96]
  403184:	mov	x3, x1
  403188:	ldr	x2, [sp, #96]
  40318c:	ldr	w1, [sp, #104]
  403190:	ldr	w0, [sp, #108]
  403194:	bl	401860 <error@plt>
  403198:	b	4031d0 <ferror@plt+0x1580>
  40319c:	ldr	x0, [sp, #40]
  4031a0:	bl	401a60 <system@plt>
  4031a4:	str	w0, [sp, #52]
  4031a8:	ldr	w0, [sp, #52]
  4031ac:	and	w0, w0, #0x7f
  4031b0:	cmp	w0, #0x0
  4031b4:	b.eq	4031c0 <ferror@plt+0x1570>  // b.none
  4031b8:	mov	w0, #0x1                   	// #1
  4031bc:	bl	401850 <exit@plt>
  4031c0:	ldr	w0, [sp, #52]
  4031c4:	asr	w0, w0, #8
  4031c8:	and	w0, w0, #0xff
  4031cc:	bl	401850 <exit@plt>
  4031d0:	ldr	w0, [sp, #60]
  4031d4:	bl	401a80 <close@plt>
  4031d8:	ldr	w2, [sp, #56]
  4031dc:	adrp	x0, 409000 <ferror@plt+0x73b0>
  4031e0:	add	x1, x0, #0xba8
  4031e4:	mov	w0, w2
  4031e8:	bl	4019e0 <fdopen@plt>
  4031ec:	str	x0, [sp, #176]
  4031f0:	ldr	x0, [sp, #176]
  4031f4:	cmp	x0, #0x0
  4031f8:	b.ne	403238 <ferror@plt+0x15e8>  // b.any
  4031fc:	bl	401bd0 <__errno_location@plt>
  403200:	ldr	w19, [x0]
  403204:	adrp	x0, 409000 <ferror@plt+0x73b0>
  403208:	add	x0, x0, #0xbb0
  40320c:	bl	401c00 <gettext@plt>
  403210:	mov	x1, x0
  403214:	mov	w0, #0x5                   	// #5
  403218:	str	w0, [sp, #92]
  40321c:	str	w19, [sp, #88]
  403220:	str	x1, [sp, #80]
  403224:	ldr	x2, [sp, #80]
  403228:	ldr	w1, [sp, #88]
  40322c:	ldr	w0, [sp, #92]
  403230:	bl	401860 <error@plt>
  403234:	nop
  403238:	bl	402098 <ferror@plt+0x448>
  40323c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403240:	add	x0, x0, #0x24c
  403244:	ldr	w0, [x0]
  403248:	str	w0, [sp, #216]
  40324c:	b	40366c <ferror@plt+0x1a1c>
  403250:	str	wzr, [sp, #204]
  403254:	str	wzr, [sp, #200]
  403258:	str	wzr, [sp, #196]
  40325c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403260:	add	x0, x0, #0x418
  403264:	ldr	w0, [x0]
  403268:	and	w0, w0, #0x20
  40326c:	cmp	w0, #0x0
  403270:	b.eq	40327c <ferror@plt+0x162c>  // b.none
  403274:	mov	w0, #0xffffffff            	// #-1
  403278:	bl	402238 <ferror@plt+0x5e8>
  40327c:	str	wzr, [sp, #220]
  403280:	b	403640 <ferror@plt+0x19f0>
  403284:	mov	w0, #0x20                  	// #32
  403288:	str	w0, [sp, #192]
  40328c:	str	wzr, [sp, #188]
  403290:	ldr	w0, [sp, #196]
  403294:	cmp	w0, #0x0
  403298:	b.eq	4032bc <ferror@plt+0x166c>  // b.none
  40329c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4032a0:	add	x0, x0, #0x418
  4032a4:	ldr	w0, [x0]
  4032a8:	and	w0, w0, #0x20
  4032ac:	cmp	w0, #0x0
  4032b0:	b.eq	4032bc <ferror@plt+0x166c>  // b.none
  4032b4:	mov	w0, #0xffffffff            	// #-1
  4032b8:	bl	402238 <ferror@plt+0x5e8>
  4032bc:	str	wzr, [sp, #196]
  4032c0:	ldr	w0, [sp, #204]
  4032c4:	cmp	w0, #0x0
  4032c8:	b.ne	403480 <ferror@plt+0x1830>  // b.any
  4032cc:	ldr	w0, [sp, #200]
  4032d0:	cmp	w0, #0x0
  4032d4:	b.ne	403350 <ferror@plt+0x1700>  // b.any
  4032d8:	ldr	x0, [sp, #176]
  4032dc:	bl	401a40 <getc@plt>
  4032e0:	str	w0, [sp, #192]
  4032e4:	ldr	w0, [sp, #192]
  4032e8:	cmn	w0, #0x1
  4032ec:	b.eq	403350 <ferror@plt+0x1700>  // b.none
  4032f0:	bl	401af0 <__ctype_b_loc@plt>
  4032f4:	ldr	x1, [x0]
  4032f8:	ldrsw	x0, [sp, #192]
  4032fc:	lsl	x0, x0, #1
  403300:	add	x0, x1, x0
  403304:	ldrh	w0, [x0]
  403308:	and	w0, w0, #0x4000
  40330c:	cmp	w0, #0x0
  403310:	b.ne	403350 <ferror@plt+0x1700>  // b.any
  403314:	ldr	w0, [sp, #192]
  403318:	cmp	w0, #0xa
  40331c:	b.eq	403350 <ferror@plt+0x1700>  // b.none
  403320:	ldr	w0, [sp, #192]
  403324:	cmp	w0, #0x9
  403328:	b.eq	403350 <ferror@plt+0x1700>  // b.none
  40332c:	ldr	w0, [sp, #192]
  403330:	cmp	w0, #0x1b
  403334:	b.ne	4032d8 <ferror@plt+0x1688>  // b.any
  403338:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  40333c:	add	x0, x0, #0x418
  403340:	ldr	w0, [x0]
  403344:	and	w0, w0, #0x20
  403348:	cmp	w0, #0x0
  40334c:	b.eq	4032d8 <ferror@plt+0x1688>  // b.none
  403350:	ldr	w0, [sp, #192]
  403354:	cmp	w0, #0x1b
  403358:	b.ne	40338c <ferror@plt+0x173c>  // b.any
  40335c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403360:	add	x0, x0, #0x418
  403364:	ldr	w0, [x0]
  403368:	and	w0, w0, #0x20
  40336c:	cmp	w0, #0x0
  403370:	b.eq	40338c <ferror@plt+0x173c>  // b.none
  403374:	ldr	w0, [sp, #220]
  403378:	sub	w0, w0, #0x1
  40337c:	str	w0, [sp, #220]
  403380:	ldr	x0, [sp, #176]
  403384:	bl	4026bc <ferror@plt+0xa6c>
  403388:	b	403634 <ferror@plt+0x19e4>
  40338c:	ldr	w0, [sp, #192]
  403390:	cmp	w0, #0xa
  403394:	b.ne	4033c8 <ferror@plt+0x1778>  // b.any
  403398:	ldr	w0, [sp, #212]
  40339c:	cmp	w0, #0x0
  4033a0:	b.ne	4033bc <ferror@plt+0x176c>  // b.any
  4033a4:	ldr	w0, [sp, #220]
  4033a8:	cmp	w0, #0x0
  4033ac:	b.ne	4033bc <ferror@plt+0x176c>  // b.any
  4033b0:	mov	w0, #0xffffffff            	// #-1
  4033b4:	str	w0, [sp, #220]
  4033b8:	b	403634 <ferror@plt+0x19e4>
  4033bc:	mov	w0, #0x1                   	// #1
  4033c0:	str	w0, [sp, #204]
  4033c4:	b	4033dc <ferror@plt+0x178c>
  4033c8:	ldr	w0, [sp, #192]
  4033cc:	cmp	w0, #0x9
  4033d0:	b.ne	4033dc <ferror@plt+0x178c>  // b.any
  4033d4:	mov	w0, #0x1                   	// #1
  4033d8:	str	w0, [sp, #200]
  4033dc:	ldr	w0, [sp, #192]
  4033e0:	cmn	w0, #0x1
  4033e4:	b.eq	403400 <ferror@plt+0x17b0>  // b.none
  4033e8:	ldr	w0, [sp, #192]
  4033ec:	cmp	w0, #0xa
  4033f0:	b.eq	403400 <ferror@plt+0x17b0>  // b.none
  4033f4:	ldr	w0, [sp, #192]
  4033f8:	cmp	w0, #0x9
  4033fc:	b.ne	403454 <ferror@plt+0x1804>  // b.any
  403400:	mov	w0, #0x20                  	// #32
  403404:	str	w0, [sp, #192]
  403408:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  40340c:	add	x0, x0, #0x418
  403410:	ldr	w0, [x0]
  403414:	and	w0, w0, #0x20
  403418:	cmp	w0, #0x0
  40341c:	b.eq	403454 <ferror@plt+0x1804>  // b.none
  403420:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403424:	add	x0, x0, #0x400
  403428:	ldr	x0, [x0]
  40342c:	cmp	x0, #0x0
  403430:	b.eq	403454 <ferror@plt+0x1804>  // b.none
  403434:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403438:	add	x0, x0, #0x400
  40343c:	ldr	x0, [x0]
  403440:	str	wzr, [x0, #116]
  403444:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403448:	add	x0, x0, #0x400
  40344c:	ldr	x0, [x0]
  403450:	str	wzr, [x0, #16]
  403454:	ldr	w0, [sp, #200]
  403458:	cmp	w0, #0x0
  40345c:	b.eq	403480 <ferror@plt+0x1830>  // b.none
  403460:	ldr	w0, [sp, #220]
  403464:	add	w0, w0, #0x1
  403468:	and	w0, w0, #0x7
  40346c:	cmp	w0, #0x0
  403470:	b.ne	403480 <ferror@plt+0x1830>  // b.any
  403474:	str	wzr, [sp, #200]
  403478:	mov	w0, #0x1                   	// #1
  40347c:	str	w0, [sp, #196]
  403480:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403484:	add	x0, x0, #0x400
  403488:	ldr	x0, [x0]
  40348c:	ldr	w2, [sp, #220]
  403490:	ldr	w1, [sp, #216]
  403494:	bl	401bb0 <wmove@plt>
  403498:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  40349c:	add	x0, x0, #0x248
  4034a0:	ldr	w0, [x0]
  4034a4:	cmp	w0, #0x0
  4034a8:	b.ne	403508 <ferror@plt+0x18b8>  // b.any
  4034ac:	ldr	w0, [sp, #208]
  4034b0:	cmp	w0, #0x0
  4034b4:	b.ne	403508 <ferror@plt+0x18b8>  // b.any
  4034b8:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4034bc:	add	x0, x0, #0x418
  4034c0:	ldr	w0, [x0]
  4034c4:	and	w0, w0, #0x80
  4034c8:	cmp	w0, #0x0
  4034cc:	b.eq	403508 <ferror@plt+0x18b8>  // b.none
  4034d0:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4034d4:	add	x0, x0, #0x400
  4034d8:	ldr	x0, [x0]
  4034dc:	bl	401a20 <winch@plt>
  4034e0:	str	w0, [sp, #172]
  4034e4:	ldr	w0, [sp, #172]
  4034e8:	strb	w0, [sp, #171]
  4034ec:	ldr	w0, [sp, #192]
  4034f0:	and	w0, w0, #0xff
  4034f4:	ldrb	w1, [sp, #171]
  4034f8:	cmp	w1, w0
  4034fc:	cset	w0, ne  // ne = any
  403500:	and	w0, w0, #0xff
  403504:	str	w0, [sp, #208]
  403508:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  40350c:	add	x0, x0, #0x418
  403510:	ldr	w0, [x0]
  403514:	and	w0, w0, #0x2
  403518:	cmp	w0, #0x0
  40351c:	b.eq	40359c <ferror@plt+0x194c>  // b.none
  403520:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403524:	add	x0, x0, #0x400
  403528:	ldr	x0, [x0]
  40352c:	bl	401a20 <winch@plt>
  403530:	str	w0, [sp, #164]
  403534:	ldr	w0, [sp, #164]
  403538:	strb	w0, [sp, #163]
  40353c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403540:	add	x0, x0, #0x248
  403544:	ldr	w0, [x0]
  403548:	cmp	w0, #0x0
  40354c:	b.ne	403594 <ferror@plt+0x1944>  // b.any
  403550:	ldr	w0, [sp, #192]
  403554:	and	w0, w0, #0xff
  403558:	ldrb	w1, [sp, #163]
  40355c:	cmp	w1, w0
  403560:	b.ne	40358c <ferror@plt+0x193c>  // b.any
  403564:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403568:	add	x0, x0, #0x418
  40356c:	ldr	w0, [x0]
  403570:	and	w0, w0, #0x4
  403574:	cmp	w0, #0x0
  403578:	b.eq	403594 <ferror@plt+0x1944>  // b.none
  40357c:	ldr	w0, [sp, #164]
  403580:	and	w0, w0, #0xffffff00
  403584:	cmp	w0, #0x0
  403588:	b.eq	403594 <ferror@plt+0x1944>  // b.none
  40358c:	mov	w0, #0x1                   	// #1
  403590:	b	403598 <ferror@plt+0x1948>
  403594:	mov	w0, #0x0                   	// #0
  403598:	str	w0, [sp, #188]
  40359c:	ldr	w0, [sp, #188]
  4035a0:	cmp	w0, #0x0
  4035a4:	b.eq	4035e0 <ferror@plt+0x1990>  // b.none
  4035a8:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4035ac:	add	x0, x0, #0x400
  4035b0:	ldr	x0, [x0]
  4035b4:	cmp	x0, #0x0
  4035b8:	b.eq	4035e0 <ferror@plt+0x1990>  // b.none
  4035bc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4035c0:	add	x0, x0, #0x400
  4035c4:	ldr	x0, [x0]
  4035c8:	str	wzr, [x0, #116]
  4035cc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4035d0:	add	x0, x0, #0x400
  4035d4:	ldr	x0, [x0]
  4035d8:	mov	w1, #0x10000               	// #65536
  4035dc:	str	w1, [x0, #16]
  4035e0:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4035e4:	add	x0, x0, #0x400
  4035e8:	ldr	x0, [x0]
  4035ec:	ldr	w1, [sp, #192]
  4035f0:	bl	4018a0 <waddch@plt>
  4035f4:	ldr	w0, [sp, #188]
  4035f8:	cmp	w0, #0x0
  4035fc:	b.eq	403634 <ferror@plt+0x19e4>  // b.none
  403600:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403604:	add	x0, x0, #0x400
  403608:	ldr	x0, [x0]
  40360c:	cmp	x0, #0x0
  403610:	b.eq	403634 <ferror@plt+0x19e4>  // b.none
  403614:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403618:	add	x0, x0, #0x400
  40361c:	ldr	x0, [x0]
  403620:	str	wzr, [x0, #116]
  403624:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403628:	add	x0, x0, #0x400
  40362c:	ldr	x0, [x0]
  403630:	str	wzr, [x0, #16]
  403634:	ldr	w0, [sp, #220]
  403638:	add	w0, w0, #0x1
  40363c:	str	w0, [sp, #220]
  403640:	ldrsw	x1, [sp, #220]
  403644:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403648:	add	x0, x0, #0x240
  40364c:	ldr	x0, [x0]
  403650:	cmp	x1, x0
  403654:	b.lt	403284 <ferror@plt+0x1634>  // b.tstop
  403658:	ldr	w0, [sp, #204]
  40365c:	str	w0, [sp, #212]
  403660:	ldr	w0, [sp, #216]
  403664:	add	w0, w0, #0x1
  403668:	str	w0, [sp, #216]
  40366c:	ldrsw	x1, [sp, #216]
  403670:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403674:	add	x0, x0, #0x238
  403678:	ldr	x0, [x0]
  40367c:	cmp	x1, x0
  403680:	b.lt	403250 <ferror@plt+0x1600>  // b.tstop
  403684:	ldr	x0, [sp, #176]
  403688:	bl	401960 <fclose@plt>
  40368c:	add	x0, sp, #0x34
  403690:	mov	w2, #0x0                   	// #0
  403694:	mov	x1, x0
  403698:	ldr	w0, [sp, #184]
  40369c:	bl	401bf0 <waitpid@plt>
  4036a0:	cmp	w0, #0x0
  4036a4:	b.ge	4036e4 <ferror@plt+0x1a94>  // b.tcont
  4036a8:	bl	401bd0 <__errno_location@plt>
  4036ac:	ldr	w19, [x0]
  4036b0:	adrp	x0, 409000 <ferror@plt+0x73b0>
  4036b4:	add	x0, x0, #0xbb8
  4036b8:	bl	401c00 <gettext@plt>
  4036bc:	mov	x1, x0
  4036c0:	mov	w0, #0x8                   	// #8
  4036c4:	str	w0, [sp, #76]
  4036c8:	str	w19, [sp, #72]
  4036cc:	str	x1, [sp, #64]
  4036d0:	ldr	x2, [sp, #64]
  4036d4:	ldr	w1, [sp, #72]
  4036d8:	ldr	w0, [sp, #76]
  4036dc:	bl	401860 <error@plt>
  4036e0:	nop
  4036e4:	ldr	w0, [sp, #52]
  4036e8:	and	w0, w0, #0x7f
  4036ec:	cmp	w0, #0x0
  4036f0:	b.ne	403708 <ferror@plt+0x1ab8>  // b.any
  4036f4:	ldr	w0, [sp, #52]
  4036f8:	asr	w0, w0, #8
  4036fc:	and	w0, w0, #0xff
  403700:	cmp	w0, #0x0
  403704:	b.eq	4037c4 <ferror@plt+0x1b74>  // b.none
  403708:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  40370c:	add	x0, x0, #0x418
  403710:	ldr	w0, [x0]
  403714:	and	w0, w0, #0x10
  403718:	cmp	w0, #0x0
  40371c:	b.eq	403724 <ferror@plt+0x1ad4>  // b.none
  403720:	bl	401a30 <beep@plt>
  403724:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403728:	add	x0, x0, #0x418
  40372c:	ldr	w0, [x0]
  403730:	and	w0, w0, #0x40
  403734:	cmp	w0, #0x0
  403738:	b.eq	4037c4 <ferror@plt+0x1b74>  // b.none
  40373c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403740:	add	x0, x0, #0x400
  403744:	ldr	x3, [x0]
  403748:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  40374c:	add	x0, x0, #0x238
  403750:	ldr	x0, [x0]
  403754:	sub	w0, w0, #0x1
  403758:	mov	w2, #0x0                   	// #0
  40375c:	mov	w1, w0
  403760:	mov	x0, x3
  403764:	bl	401bb0 <wmove@plt>
  403768:	cmn	w0, #0x1
  40376c:	b.eq	403798 <ferror@plt+0x1b48>  // b.none
  403770:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403774:	add	x0, x0, #0x400
  403778:	ldr	x19, [x0]
  40377c:	adrp	x0, 409000 <ferror@plt+0x73b0>
  403780:	add	x0, x0, #0xbc0
  403784:	bl	401c00 <gettext@plt>
  403788:	mov	w2, #0xffffffff            	// #-1
  40378c:	mov	x1, x0
  403790:	mov	x0, x19
  403794:	bl	4018f0 <waddnstr@plt>
  403798:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  40379c:	add	x0, x0, #0x400
  4037a0:	ldr	x0, [x0]
  4037a4:	bl	401980 <wrefresh@plt>
  4037a8:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4037ac:	add	x0, x0, #0x3f8
  4037b0:	ldr	x0, [x0]
  4037b4:	bl	4019d0 <fgetc@plt>
  4037b8:	bl	401b40 <endwin@plt>
  4037bc:	mov	w0, #0x8                   	// #8
  4037c0:	bl	401850 <exit@plt>
  4037c4:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4037c8:	add	x0, x0, #0x248
  4037cc:	str	wzr, [x0]
  4037d0:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4037d4:	add	x0, x0, #0x400
  4037d8:	ldr	x0, [x0]
  4037dc:	bl	401980 <wrefresh@plt>
  4037e0:	ldr	w0, [sp, #208]
  4037e4:	ldr	x19, [sp, #16]
  4037e8:	ldp	x29, x30, [sp], #224
  4037ec:	ret
  4037f0:	stp	x29, x30, [sp, #-128]!
  4037f4:	mov	x29, sp
  4037f8:	str	x19, [sp, #16]
  4037fc:	str	w0, [sp, #44]
  403800:	str	x1, [sp, #32]
  403804:	fmov	d0, #2.000000000000000000e+00
  403808:	str	d0, [sp, #120]
  40380c:	str	wzr, [sp, #108]
  403810:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403814:	add	x0, x0, #0x408
  403818:	ldr	x1, [x0]
  40381c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403820:	add	x0, x0, #0x3d0
  403824:	str	x1, [x0]
  403828:	adrp	x0, 409000 <ferror@plt+0x73b0>
  40382c:	add	x1, x0, #0xc00
  403830:	mov	w0, #0x6                   	// #6
  403834:	bl	401c40 <setlocale@plt>
  403838:	adrp	x0, 409000 <ferror@plt+0x73b0>
  40383c:	add	x1, x0, #0xc08
  403840:	adrp	x0, 409000 <ferror@plt+0x73b0>
  403844:	add	x0, x0, #0xc20
  403848:	bl	4019b0 <bindtextdomain@plt>
  40384c:	adrp	x0, 409000 <ferror@plt+0x73b0>
  403850:	add	x0, x0, #0xc20
  403854:	bl	401ac0 <textdomain@plt>
  403858:	adrp	x0, 404000 <ferror@plt+0x23b0>
  40385c:	add	x0, x0, #0x514
  403860:	bl	409730 <ferror@plt+0x7ae0>
  403864:	b	403b38 <ferror@plt+0x1ee8>
  403868:	ldr	w0, [sp, #92]
  40386c:	cmp	w0, #0x78
  403870:	b.eq	403a3c <ferror@plt+0x1dec>  // b.none
  403874:	ldr	w0, [sp, #92]
  403878:	cmp	w0, #0x78
  40387c:	b.gt	403b28 <ferror@plt+0x1ed8>
  403880:	ldr	w0, [sp, #92]
  403884:	cmp	w0, #0x76
  403888:	b.eq	403af4 <ferror@plt+0x1ea4>  // b.none
  40388c:	ldr	w0, [sp, #92]
  403890:	cmp	w0, #0x76
  403894:	b.gt	403b28 <ferror@plt+0x1ed8>
  403898:	ldr	w0, [sp, #92]
  40389c:	cmp	w0, #0x74
  4038a0:	b.eq	403a2c <ferror@plt+0x1ddc>  // b.none
  4038a4:	ldr	w0, [sp, #92]
  4038a8:	cmp	w0, #0x74
  4038ac:	b.gt	403b28 <ferror@plt+0x1ed8>
  4038b0:	ldr	w0, [sp, #92]
  4038b4:	cmp	w0, #0x70
  4038b8:	b.eq	403ad0 <ferror@plt+0x1e80>  // b.none
  4038bc:	ldr	w0, [sp, #92]
  4038c0:	cmp	w0, #0x70
  4038c4:	b.gt	403b28 <ferror@plt+0x1ed8>
  4038c8:	ldr	w0, [sp, #92]
  4038cc:	cmp	w0, #0x6e
  4038d0:	b.eq	403a5c <ferror@plt+0x1e0c>  // b.none
  4038d4:	ldr	w0, [sp, #92]
  4038d8:	cmp	w0, #0x6e
  4038dc:	b.gt	403b28 <ferror@plt+0x1ed8>
  4038e0:	ldr	w0, [sp, #92]
  4038e4:	cmp	w0, #0x68
  4038e8:	b.eq	403ae4 <ferror@plt+0x1e94>  // b.none
  4038ec:	ldr	w0, [sp, #92]
  4038f0:	cmp	w0, #0x68
  4038f4:	b.gt	403b28 <ferror@plt+0x1ed8>
  4038f8:	ldr	w0, [sp, #92]
  4038fc:	cmp	w0, #0x67
  403900:	b.eq	403a0c <ferror@plt+0x1dbc>  // b.none
  403904:	ldr	w0, [sp, #92]
  403908:	cmp	w0, #0x67
  40390c:	b.gt	403b28 <ferror@plt+0x1ed8>
  403910:	ldr	w0, [sp, #92]
  403914:	cmp	w0, #0x65
  403918:	b.eq	4039ec <ferror@plt+0x1d9c>  // b.none
  40391c:	ldr	w0, [sp, #92]
  403920:	cmp	w0, #0x65
  403924:	b.gt	403b28 <ferror@plt+0x1ed8>
  403928:	ldr	w0, [sp, #92]
  40392c:	cmp	w0, #0x64
  403930:	b.eq	40399c <ferror@plt+0x1d4c>  // b.none
  403934:	ldr	w0, [sp, #92]
  403938:	cmp	w0, #0x64
  40393c:	b.gt	403b28 <ferror@plt+0x1ed8>
  403940:	ldr	w0, [sp, #92]
  403944:	cmp	w0, #0x62
  403948:	b.eq	40395c <ferror@plt+0x1d0c>  // b.none
  40394c:	ldr	w0, [sp, #92]
  403950:	cmp	w0, #0x63
  403954:	b.eq	40397c <ferror@plt+0x1d2c>  // b.none
  403958:	b	403b28 <ferror@plt+0x1ed8>
  40395c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403960:	add	x0, x0, #0x418
  403964:	ldr	w0, [x0]
  403968:	orr	w1, w0, #0x10
  40396c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403970:	add	x0, x0, #0x418
  403974:	str	w1, [x0]
  403978:	b	403b38 <ferror@plt+0x1ee8>
  40397c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403980:	add	x0, x0, #0x418
  403984:	ldr	w0, [x0]
  403988:	orr	w1, w0, #0x20
  40398c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403990:	add	x0, x0, #0x418
  403994:	str	w1, [x0]
  403998:	b	403b38 <ferror@plt+0x1ee8>
  40399c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4039a0:	add	x0, x0, #0x418
  4039a4:	ldr	w0, [x0]
  4039a8:	orr	w1, w0, #0x2
  4039ac:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4039b0:	add	x0, x0, #0x418
  4039b4:	str	w1, [x0]
  4039b8:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4039bc:	add	x0, x0, #0x3e0
  4039c0:	ldr	x0, [x0]
  4039c4:	cmp	x0, #0x0
  4039c8:	b.eq	403b38 <ferror@plt+0x1ee8>  // b.none
  4039cc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4039d0:	add	x0, x0, #0x418
  4039d4:	ldr	w0, [x0]
  4039d8:	orr	w1, w0, #0x4
  4039dc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4039e0:	add	x0, x0, #0x418
  4039e4:	str	w1, [x0]
  4039e8:	b	403b38 <ferror@plt+0x1ee8>
  4039ec:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  4039f0:	add	x0, x0, #0x418
  4039f4:	ldr	w0, [x0]
  4039f8:	orr	w1, w0, #0x40
  4039fc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403a00:	add	x0, x0, #0x418
  403a04:	str	w1, [x0]
  403a08:	b	403b38 <ferror@plt+0x1ee8>
  403a0c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403a10:	add	x0, x0, #0x418
  403a14:	ldr	w0, [x0]
  403a18:	orr	w1, w0, #0x80
  403a1c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403a20:	add	x0, x0, #0x418
  403a24:	str	w1, [x0]
  403a28:	b	403b38 <ferror@plt+0x1ee8>
  403a2c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403a30:	add	x0, x0, #0x24c
  403a34:	str	wzr, [x0]
  403a38:	b	403b38 <ferror@plt+0x1ee8>
  403a3c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403a40:	add	x0, x0, #0x418
  403a44:	ldr	w0, [x0]
  403a48:	orr	w1, w0, #0x8
  403a4c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403a50:	add	x0, x0, #0x418
  403a54:	str	w1, [x0]
  403a58:	b	403b38 <ferror@plt+0x1ee8>
  403a5c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403a60:	add	x0, x0, #0x3e0
  403a64:	ldr	x19, [x0]
  403a68:	adrp	x0, 409000 <ferror@plt+0x73b0>
  403a6c:	add	x0, x0, #0xc30
  403a70:	bl	401c00 <gettext@plt>
  403a74:	mov	x1, x0
  403a78:	mov	x0, x19
  403a7c:	bl	4040e8 <ferror@plt+0x2498>
  403a80:	str	d0, [sp, #120]
  403a84:	ldr	d0, [sp, #120]
  403a88:	adrp	x0, 409000 <ferror@plt+0x73b0>
  403a8c:	ldr	d1, [x0, #3320]
  403a90:	fcmpe	d0, d1
  403a94:	b.pl	403aa4 <ferror@plt+0x1e54>  // b.nfrst
  403a98:	adrp	x0, 409000 <ferror@plt+0x73b0>
  403a9c:	ldr	d0, [x0, #3320]
  403aa0:	str	d0, [sp, #120]
  403aa4:	ldr	d0, [sp, #120]
  403aa8:	mov	x0, #0xffffffe00000        	// #281474974613504
  403aac:	movk	x0, #0x41ef, lsl #48
  403ab0:	fmov	d1, x0
  403ab4:	fcmpe	d0, d1
  403ab8:	b.le	403acc <ferror@plt+0x1e7c>
  403abc:	mov	x0, #0xffffffe00000        	// #281474974613504
  403ac0:	movk	x0, #0x41ef, lsl #48
  403ac4:	fmov	d0, x0
  403ac8:	str	d0, [sp, #120]
  403acc:	b	403b38 <ferror@plt+0x1ee8>
  403ad0:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403ad4:	add	x0, x0, #0x424
  403ad8:	mov	w1, #0x1                   	// #1
  403adc:	str	w1, [x0]
  403ae0:	b	403b38 <ferror@plt+0x1ee8>
  403ae4:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403ae8:	add	x0, x0, #0x3f0
  403aec:	ldr	x0, [x0]
  403af0:	bl	401f0c <ferror@plt+0x2bc>
  403af4:	adrp	x0, 409000 <ferror@plt+0x73b0>
  403af8:	add	x0, x0, #0xc50
  403afc:	bl	401c00 <gettext@plt>
  403b00:	mov	x3, x0
  403b04:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403b08:	add	x0, x0, #0x408
  403b0c:	ldr	x1, [x0]
  403b10:	adrp	x0, 409000 <ferror@plt+0x73b0>
  403b14:	add	x2, x0, #0xc60
  403b18:	mov	x0, x3
  403b1c:	bl	401bc0 <printf@plt>
  403b20:	mov	w0, #0x0                   	// #0
  403b24:	b	403f28 <ferror@plt+0x22d8>
  403b28:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403b2c:	add	x0, x0, #0x3d8
  403b30:	ldr	x0, [x0]
  403b34:	bl	401f0c <ferror@plt+0x2bc>
  403b38:	mov	x4, #0x0                   	// #0
  403b3c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403b40:	add	x3, x0, #0x250
  403b44:	adrp	x0, 409000 <ferror@plt+0x73b0>
  403b48:	add	x2, x0, #0xc78
  403b4c:	ldr	x1, [sp, #32]
  403b50:	ldr	w0, [sp, #44]
  403b54:	bl	401ad0 <getopt_long@plt>
  403b58:	str	w0, [sp, #92]
  403b5c:	ldr	w0, [sp, #92]
  403b60:	cmn	w0, #0x1
  403b64:	b.ne	403868 <ferror@plt+0x1c18>  // b.any
  403b68:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403b6c:	add	x0, x0, #0x3e8
  403b70:	ldr	w0, [x0]
  403b74:	ldr	w1, [sp, #44]
  403b78:	cmp	w1, w0
  403b7c:	b.gt	403b90 <ferror@plt+0x1f40>
  403b80:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403b84:	add	x0, x0, #0x3d8
  403b88:	ldr	x0, [x0]
  403b8c:	bl	401f0c <ferror@plt+0x2bc>
  403b90:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403b94:	add	x0, x0, #0x3e8
  403b98:	ldr	w0, [x0]
  403b9c:	sxtw	x0, w0
  403ba0:	lsl	x0, x0, #3
  403ba4:	ldr	x1, [sp, #32]
  403ba8:	add	x0, x1, x0
  403bac:	str	x0, [sp, #80]
  403bb0:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403bb4:	add	x0, x0, #0x3e8
  403bb8:	ldr	w0, [x0]
  403bbc:	add	w2, w0, #0x1
  403bc0:	adrp	x1, 41b000 <ferror@plt+0x193b0>
  403bc4:	add	x1, x1, #0x3e8
  403bc8:	str	w2, [x1]
  403bcc:	sxtw	x0, w0
  403bd0:	lsl	x0, x0, #3
  403bd4:	ldr	x1, [sp, #32]
  403bd8:	add	x0, x1, x0
  403bdc:	ldr	x0, [x0]
  403be0:	bl	401e9c <ferror@plt+0x24c>
  403be4:	str	x0, [sp, #112]
  403be8:	ldr	x0, [sp, #112]
  403bec:	bl	401830 <strlen@plt>
  403bf0:	str	w0, [sp, #108]
  403bf4:	b	403cdc <ferror@plt+0x208c>
  403bf8:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403bfc:	add	x0, x0, #0x3e8
  403c00:	ldr	w0, [x0]
  403c04:	sxtw	x0, w0
  403c08:	lsl	x0, x0, #3
  403c0c:	ldr	x1, [sp, #32]
  403c10:	add	x0, x1, x0
  403c14:	ldr	x0, [x0]
  403c18:	bl	401830 <strlen@plt>
  403c1c:	str	w0, [sp, #68]
  403c20:	ldr	w1, [sp, #108]
  403c24:	ldr	w0, [sp, #68]
  403c28:	add	w0, w1, w0
  403c2c:	add	w0, w0, #0x2
  403c30:	sxtw	x0, w0
  403c34:	mov	x1, x0
  403c38:	ldr	x0, [sp, #112]
  403c3c:	bl	401e28 <ferror@plt+0x1d8>
  403c40:	str	x0, [sp, #112]
  403c44:	ldrsw	x0, [sp, #108]
  403c48:	ldr	x1, [sp, #112]
  403c4c:	add	x0, x1, x0
  403c50:	str	x0, [sp, #56]
  403c54:	ldr	x0, [sp, #56]
  403c58:	mov	w1, #0x20                  	// #32
  403c5c:	strb	w1, [x0]
  403c60:	ldr	x0, [sp, #56]
  403c64:	add	x3, x0, #0x1
  403c68:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403c6c:	add	x0, x0, #0x3e8
  403c70:	ldr	w0, [x0]
  403c74:	sxtw	x0, w0
  403c78:	lsl	x0, x0, #3
  403c7c:	ldr	x1, [sp, #32]
  403c80:	add	x0, x1, x0
  403c84:	ldr	x0, [x0]
  403c88:	ldrsw	x1, [sp, #68]
  403c8c:	mov	x2, x1
  403c90:	mov	x1, x0
  403c94:	mov	x0, x3
  403c98:	bl	401810 <memcpy@plt>
  403c9c:	ldr	w0, [sp, #68]
  403ca0:	add	w0, w0, #0x1
  403ca4:	ldr	w1, [sp, #108]
  403ca8:	add	w0, w1, w0
  403cac:	str	w0, [sp, #108]
  403cb0:	ldrsw	x0, [sp, #108]
  403cb4:	ldr	x1, [sp, #112]
  403cb8:	add	x0, x1, x0
  403cbc:	strb	wzr, [x0]
  403cc0:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403cc4:	add	x0, x0, #0x3e8
  403cc8:	ldr	w0, [x0]
  403ccc:	add	w1, w0, #0x1
  403cd0:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403cd4:	add	x0, x0, #0x3e8
  403cd8:	str	w1, [x0]
  403cdc:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403ce0:	add	x0, x0, #0x3e8
  403ce4:	ldr	w0, [x0]
  403ce8:	ldr	w1, [sp, #44]
  403cec:	cmp	w1, w0
  403cf0:	b.gt	403bf8 <ferror@plt+0x1fa8>
  403cf4:	bl	402850 <ferror@plt+0xc00>
  403cf8:	adrp	x0, 402000 <ferror@plt+0x3b0>
  403cfc:	add	x1, x0, #0x818
  403d00:	mov	w0, #0x2                   	// #2
  403d04:	bl	401950 <signal@plt>
  403d08:	adrp	x0, 402000 <ferror@plt+0x3b0>
  403d0c:	add	x1, x0, #0x818
  403d10:	mov	w0, #0xf                   	// #15
  403d14:	bl	401950 <signal@plt>
  403d18:	adrp	x0, 402000 <ferror@plt+0x3b0>
  403d1c:	add	x1, x0, #0x818
  403d20:	mov	w0, #0x1                   	// #1
  403d24:	bl	401950 <signal@plt>
  403d28:	adrp	x0, 402000 <ferror@plt+0x3b0>
  403d2c:	add	x1, x0, #0x82c
  403d30:	mov	w0, #0x1c                  	// #28
  403d34:	bl	401950 <signal@plt>
  403d38:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403d3c:	add	x0, x0, #0x41c
  403d40:	mov	w1, #0x1                   	// #1
  403d44:	str	w1, [x0]
  403d48:	bl	401990 <initscr@plt>
  403d4c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403d50:	add	x0, x0, #0x418
  403d54:	ldr	w0, [x0]
  403d58:	and	w0, w0, #0x20
  403d5c:	cmp	w0, #0x0
  403d60:	b.eq	403da0 <ferror@plt+0x2150>  // b.none
  403d64:	bl	401890 <has_colors@plt>
  403d68:	and	w0, w0, #0xff
  403d6c:	cmp	w0, #0x0
  403d70:	b.eq	403d84 <ferror@plt+0x2134>  // b.none
  403d74:	bl	4019a0 <start_color@plt>
  403d78:	bl	401870 <use_default_colors@plt>
  403d7c:	bl	4020c4 <ferror@plt+0x474>
  403d80:	b	403da0 <ferror@plt+0x2150>
  403d84:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403d88:	add	x0, x0, #0x418
  403d8c:	ldr	w0, [x0]
  403d90:	orr	w1, w0, #0x20
  403d94:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403d98:	add	x0, x0, #0x418
  403d9c:	str	w1, [x0]
  403da0:	bl	401a90 <nonl@plt>
  403da4:	bl	401b80 <noecho@plt>
  403da8:	bl	4018d0 <cbreak@plt>
  403dac:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403db0:	add	x0, x0, #0x424
  403db4:	ldr	w0, [x0]
  403db8:	cmp	w0, #0x0
  403dbc:	b.eq	403dc8 <ferror@plt+0x2178>  // b.none
  403dc0:	bl	402b48 <ferror@plt+0xef8>
  403dc4:	str	x0, [sp, #96]
  403dc8:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403dcc:	add	x0, x0, #0x420
  403dd0:	ldr	w0, [x0]
  403dd4:	cmp	w0, #0x0
  403dd8:	b.eq	403e34 <ferror@plt+0x21e4>  // b.none
  403ddc:	bl	402850 <ferror@plt+0xc00>
  403de0:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403de4:	add	x0, x0, #0x238
  403de8:	ldr	x0, [x0]
  403dec:	mov	w2, w0
  403df0:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403df4:	add	x0, x0, #0x240
  403df8:	ldr	x0, [x0]
  403dfc:	mov	w1, w0
  403e00:	mov	w0, w2
  403e04:	bl	401c20 <resizeterm@plt>
  403e08:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403e0c:	add	x0, x0, #0x400
  403e10:	ldr	x0, [x0]
  403e14:	bl	401b50 <wclear@plt>
  403e18:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403e1c:	add	x0, x0, #0x420
  403e20:	str	wzr, [x0]
  403e24:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403e28:	add	x0, x0, #0x248
  403e2c:	mov	w1, #0x1                   	// #1
  403e30:	str	w1, [x0]
  403e34:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403e38:	add	x0, x0, #0x24c
  403e3c:	ldr	w0, [x0]
  403e40:	cmp	w0, #0x0
  403e44:	b.eq	403e54 <ferror@plt+0x2204>  // b.none
  403e48:	ldr	d0, [sp, #120]
  403e4c:	ldr	x0, [sp, #112]
  403e50:	bl	402b80 <ferror@plt+0xf30>
  403e54:	ldr	x1, [sp, #80]
  403e58:	ldr	x0, [sp, #112]
  403e5c:	bl	402fc8 <ferror@plt+0x1378>
  403e60:	cmp	w0, #0x0
  403e64:	b.ne	403f1c <ferror@plt+0x22cc>  // b.any
  403e68:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  403e6c:	add	x0, x0, #0x424
  403e70:	ldr	w0, [x0]
  403e74:	cmp	w0, #0x0
  403e78:	b.eq	403ed4 <ferror@plt+0x2284>  // b.none
  403e7c:	bl	402b48 <ferror@plt+0xef8>
  403e80:	str	x0, [sp, #72]
  403e84:	ldr	d0, [sp, #96]
  403e88:	ucvtf	d1, d0
  403e8c:	ldr	d0, [sp, #120]
  403e90:	mov	x0, #0x848000000000        	// #145685290680320
  403e94:	movk	x0, #0x412e, lsl #48
  403e98:	fmov	d2, x0
  403e9c:	fmul	d0, d0, d2
  403ea0:	fadd	d0, d1, d0
  403ea4:	fcvtzu	d0, d0
  403ea8:	str	d0, [sp, #96]
  403eac:	ldr	x1, [sp, #72]
  403eb0:	ldr	x0, [sp, #96]
  403eb4:	cmp	x1, x0
  403eb8:	b.cs	403dc8 <ferror@plt+0x2178>  // b.hs, b.nlast
  403ebc:	ldr	x0, [sp, #96]
  403ec0:	mov	w1, w0
  403ec4:	ldr	x0, [sp, #72]
  403ec8:	sub	w0, w1, w0
  403ecc:	bl	401b90 <usleep@plt>
  403ed0:	b	403dc8 <ferror@plt+0x2178>
  403ed4:	ldr	d0, [sp, #120]
  403ed8:	mov	x0, #0xc60000000000        	// #217703302299648
  403edc:	movk	x0, #0x40b0, lsl #48
  403ee0:	fmov	d1, x0
  403ee4:	fcmpe	d0, d1
  403ee8:	b.pl	403f0c <ferror@plt+0x22bc>  // b.nfrst
  403eec:	ldr	d0, [sp, #120]
  403ef0:	mov	x0, #0x848000000000        	// #145685290680320
  403ef4:	movk	x0, #0x412e, lsl #48
  403ef8:	fmov	d1, x0
  403efc:	fmul	d0, d0, d1
  403f00:	fcvtzu	w0, d0
  403f04:	bl	401b90 <usleep@plt>
  403f08:	b	403dc8 <ferror@plt+0x2178>
  403f0c:	ldr	d0, [sp, #120]
  403f10:	fcvtzu	w0, d0
  403f14:	bl	401a00 <sleep@plt>
  403f18:	b	403dc8 <ferror@plt+0x2178>
  403f1c:	nop
  403f20:	bl	401b40 <endwin@plt>
  403f24:	mov	w0, #0x0                   	// #0
  403f28:	ldr	x19, [sp, #16]
  403f2c:	ldp	x29, x30, [sp], #128
  403f30:	ret
  403f34:	stp	x29, x30, [sp, #-64]!
  403f38:	mov	x29, sp
  403f3c:	str	x0, [sp, #24]
  403f40:	str	x1, [sp, #16]
  403f44:	str	xzr, [sp, #32]
  403f48:	ldr	x0, [sp, #24]
  403f4c:	cmp	x0, #0x0
  403f50:	b.eq	403fc8 <ferror@plt+0x2378>  // b.none
  403f54:	ldr	x0, [sp, #24]
  403f58:	ldrb	w0, [x0]
  403f5c:	cmp	w0, #0x0
  403f60:	b.eq	403fc8 <ferror@plt+0x2378>  // b.none
  403f64:	bl	401bd0 <__errno_location@plt>
  403f68:	str	wzr, [x0]
  403f6c:	add	x0, sp, #0x20
  403f70:	mov	w2, #0xa                   	// #10
  403f74:	mov	x1, x0
  403f78:	ldr	x0, [sp, #24]
  403f7c:	bl	401b00 <strtol@plt>
  403f80:	str	x0, [sp, #56]
  403f84:	bl	401bd0 <__errno_location@plt>
  403f88:	ldr	w0, [x0]
  403f8c:	cmp	w0, #0x0
  403f90:	b.ne	403fc8 <ferror@plt+0x2378>  // b.any
  403f94:	ldr	x0, [sp, #32]
  403f98:	ldr	x1, [sp, #24]
  403f9c:	cmp	x1, x0
  403fa0:	b.eq	403fc8 <ferror@plt+0x2378>  // b.none
  403fa4:	ldr	x0, [sp, #32]
  403fa8:	cmp	x0, #0x0
  403fac:	b.eq	403fc8 <ferror@plt+0x2378>  // b.none
  403fb0:	ldr	x0, [sp, #32]
  403fb4:	ldrb	w0, [x0]
  403fb8:	cmp	w0, #0x0
  403fbc:	b.ne	403fc8 <ferror@plt+0x2378>  // b.any
  403fc0:	ldr	x0, [sp, #56]
  403fc4:	b	404008 <ferror@plt+0x23b8>
  403fc8:	bl	401bd0 <__errno_location@plt>
  403fcc:	ldr	w0, [x0]
  403fd0:	mov	w1, #0x1                   	// #1
  403fd4:	str	w1, [sp, #52]
  403fd8:	str	w0, [sp, #48]
  403fdc:	adrp	x0, 409000 <ferror@plt+0x73b0>
  403fe0:	add	x0, x0, #0xd00
  403fe4:	str	x0, [sp, #40]
  403fe8:	ldr	x4, [sp, #24]
  403fec:	ldr	x3, [sp, #16]
  403ff0:	ldr	x2, [sp, #40]
  403ff4:	ldr	w1, [sp, #48]
  403ff8:	ldr	w0, [sp, #52]
  403ffc:	bl	401860 <error@plt>
  404000:	nop
  404004:	mov	x0, #0x0                   	// #0
  404008:	ldp	x29, x30, [sp], #64
  40400c:	ret
  404010:	stp	x29, x30, [sp, #-64]!
  404014:	mov	x29, sp
  404018:	str	x0, [sp, #24]
  40401c:	str	x1, [sp, #16]
  404020:	str	xzr, [sp, #32]
  404024:	ldr	x0, [sp, #24]
  404028:	cmp	x0, #0x0
  40402c:	b.eq	4040a0 <ferror@plt+0x2450>  // b.none
  404030:	ldr	x0, [sp, #24]
  404034:	ldrb	w0, [x0]
  404038:	cmp	w0, #0x0
  40403c:	b.eq	4040a0 <ferror@plt+0x2450>  // b.none
  404040:	bl	401bd0 <__errno_location@plt>
  404044:	str	wzr, [x0]
  404048:	add	x0, sp, #0x20
  40404c:	mov	x1, x0
  404050:	ldr	x0, [sp, #24]
  404054:	bl	401880 <strtod@plt>
  404058:	str	d0, [sp, #56]
  40405c:	bl	401bd0 <__errno_location@plt>
  404060:	ldr	w0, [x0]
  404064:	cmp	w0, #0x0
  404068:	b.ne	4040a0 <ferror@plt+0x2450>  // b.any
  40406c:	ldr	x0, [sp, #32]
  404070:	ldr	x1, [sp, #24]
  404074:	cmp	x1, x0
  404078:	b.eq	4040a0 <ferror@plt+0x2450>  // b.none
  40407c:	ldr	x0, [sp, #32]
  404080:	cmp	x0, #0x0
  404084:	b.eq	4040a0 <ferror@plt+0x2450>  // b.none
  404088:	ldr	x0, [sp, #32]
  40408c:	ldrb	w0, [x0]
  404090:	cmp	w0, #0x0
  404094:	b.ne	4040a0 <ferror@plt+0x2450>  // b.any
  404098:	ldr	d0, [sp, #56]
  40409c:	b	4040e0 <ferror@plt+0x2490>
  4040a0:	bl	401bd0 <__errno_location@plt>
  4040a4:	ldr	w0, [x0]
  4040a8:	mov	w1, #0x1                   	// #1
  4040ac:	str	w1, [sp, #52]
  4040b0:	str	w0, [sp, #48]
  4040b4:	adrp	x0, 409000 <ferror@plt+0x73b0>
  4040b8:	add	x0, x0, #0xd00
  4040bc:	str	x0, [sp, #40]
  4040c0:	ldr	x4, [sp, #24]
  4040c4:	ldr	x3, [sp, #16]
  4040c8:	ldr	x2, [sp, #40]
  4040cc:	ldr	w1, [sp, #48]
  4040d0:	ldr	w0, [sp, #52]
  4040d4:	bl	401860 <error@plt>
  4040d8:	nop
  4040dc:	movi	d0, #0x0
  4040e0:	ldp	x29, x30, [sp], #64
  4040e4:	ret
  4040e8:	stp	x29, x30, [sp, #-160]!
  4040ec:	mov	x29, sp
  4040f0:	stp	x20, x21, [sp, #16]
  4040f4:	stp	x22, x23, [sp, #32]
  4040f8:	str	x0, [sp, #56]
  4040fc:	str	x1, [sp, #48]
  404100:	str	wzr, [sp, #108]
  404104:	ldr	x0, [sp, #56]
  404108:	cmp	x0, #0x0
  40410c:	b.eq	404404 <ferror@plt+0x27b4>  // b.none
  404110:	ldr	x0, [sp, #56]
  404114:	ldrb	w0, [x0]
  404118:	cmp	w0, #0x0
  40411c:	b.eq	404404 <ferror@plt+0x27b4>  // b.none
  404120:	stp	xzr, xzr, [sp, #144]
  404124:	ldr	x0, [sp, #56]
  404128:	str	x0, [sp, #136]
  40412c:	b	40413c <ferror@plt+0x24ec>
  404130:	ldr	x0, [sp, #136]
  404134:	add	x0, x0, #0x1
  404138:	str	x0, [sp, #136]
  40413c:	bl	401af0 <__ctype_b_loc@plt>
  404140:	ldr	x1, [x0]
  404144:	ldr	x0, [sp, #136]
  404148:	ldrb	w0, [x0]
  40414c:	and	x0, x0, #0xff
  404150:	lsl	x0, x0, #1
  404154:	add	x0, x1, x0
  404158:	ldrh	w0, [x0]
  40415c:	and	w0, w0, #0x2000
  404160:	cmp	w0, #0x0
  404164:	b.ne	404130 <ferror@plt+0x24e0>  // b.any
  404168:	ldr	x0, [sp, #136]
  40416c:	ldrb	w0, [x0]
  404170:	cmp	w0, #0x2d
  404174:	b.ne	404190 <ferror@plt+0x2540>  // b.any
  404178:	mov	w0, #0x1                   	// #1
  40417c:	str	w0, [sp, #108]
  404180:	ldr	x0, [sp, #136]
  404184:	add	x0, x0, #0x1
  404188:	str	x0, [sp, #136]
  40418c:	b	4041ac <ferror@plt+0x255c>
  404190:	ldr	x0, [sp, #136]
  404194:	ldrb	w0, [x0]
  404198:	cmp	w0, #0x2b
  40419c:	b.ne	4041ac <ferror@plt+0x255c>  // b.any
  4041a0:	ldr	x0, [sp, #136]
  4041a4:	add	x0, x0, #0x1
  4041a8:	str	x0, [sp, #136]
  4041ac:	ldr	x0, [sp, #136]
  4041b0:	str	x0, [sp, #128]
  4041b4:	adrp	x0, 409000 <ferror@plt+0x73b0>
  4041b8:	add	x0, x0, #0xd10
  4041bc:	ldr	q0, [x0]
  4041c0:	str	q0, [sp, #112]
  4041c4:	b	4041ec <ferror@plt+0x259c>
  4041c8:	ldr	x0, [sp, #128]
  4041cc:	add	x0, x0, #0x1
  4041d0:	str	x0, [sp, #128]
  4041d4:	adrp	x0, 409000 <ferror@plt+0x73b0>
  4041d8:	add	x0, x0, #0xd20
  4041dc:	ldr	q1, [x0]
  4041e0:	ldr	q0, [sp, #112]
  4041e4:	bl	4078c8 <ferror@plt+0x5c78>
  4041e8:	str	q0, [sp, #112]
  4041ec:	bl	401af0 <__ctype_b_loc@plt>
  4041f0:	ldr	x1, [x0]
  4041f4:	ldr	x0, [sp, #128]
  4041f8:	ldrb	w0, [x0]
  4041fc:	and	x0, x0, #0xff
  404200:	lsl	x0, x0, #1
  404204:	add	x0, x1, x0
  404208:	ldrh	w0, [x0]
  40420c:	and	w0, w0, #0x800
  404210:	cmp	w0, #0x0
  404214:	b.ne	4041c8 <ferror@plt+0x2578>  // b.any
  404218:	b	404268 <ferror@plt+0x2618>
  40421c:	ldr	x0, [sp, #136]
  404220:	ldrb	w0, [x0]
  404224:	sub	w0, w0, #0x30
  404228:	bl	408dfc <ferror@plt+0x71ac>
  40422c:	ldr	q1, [sp, #112]
  404230:	bl	4078c8 <ferror@plt+0x5c78>
  404234:	mov	v1.16b, v0.16b
  404238:	ldr	q0, [sp, #144]
  40423c:	bl	4045bc <ferror@plt+0x296c>
  404240:	str	q0, [sp, #144]
  404244:	adrp	x0, 409000 <ferror@plt+0x73b0>
  404248:	add	x0, x0, #0xd20
  40424c:	ldr	q1, [x0]
  404250:	ldr	q0, [sp, #112]
  404254:	bl	4061c8 <ferror@plt+0x4578>
  404258:	str	q0, [sp, #112]
  40425c:	ldr	x0, [sp, #136]
  404260:	add	x0, x0, #0x1
  404264:	str	x0, [sp, #136]
  404268:	bl	401af0 <__ctype_b_loc@plt>
  40426c:	ldr	x1, [x0]
  404270:	ldr	x0, [sp, #136]
  404274:	ldrb	w0, [x0]
  404278:	and	x0, x0, #0xff
  40427c:	lsl	x0, x0, #1
  404280:	add	x0, x1, x0
  404284:	ldrh	w0, [x0]
  404288:	and	w0, w0, #0x800
  40428c:	cmp	w0, #0x0
  404290:	b.ne	40421c <ferror@plt+0x25cc>  // b.any
  404294:	ldr	x0, [sp, #136]
  404298:	ldrb	w0, [x0]
  40429c:	cmp	w0, #0x0
  4042a0:	b.ne	4042d4 <ferror@plt+0x2684>  // b.any
  4042a4:	ldr	w0, [sp, #108]
  4042a8:	cmp	w0, #0x0
  4042ac:	b.eq	4042c0 <ferror@plt+0x2670>  // b.none
  4042b0:	ldr	x22, [sp, #144]
  4042b4:	ldr	x0, [sp, #152]
  4042b8:	eor	x23, x0, #0x8000000000000000
  4042bc:	b	4042c4 <ferror@plt+0x2674>
  4042c0:	ldp	x22, x23, [sp, #144]
  4042c4:	fmov	d0, x22
  4042c8:	fmov	v0.d[1], x23
  4042cc:	bl	408f84 <ferror@plt+0x7334>
  4042d0:	b	404444 <ferror@plt+0x27f4>
  4042d4:	ldr	x0, [sp, #136]
  4042d8:	ldrb	w0, [x0]
  4042dc:	cmp	w0, #0x2e
  4042e0:	b.eq	40432c <ferror@plt+0x26dc>  // b.none
  4042e4:	ldr	x0, [sp, #136]
  4042e8:	ldrb	w0, [x0]
  4042ec:	cmp	w0, #0x2c
  4042f0:	b.eq	40432c <ferror@plt+0x26dc>  // b.none
  4042f4:	mov	w0, #0x1                   	// #1
  4042f8:	str	w0, [sp, #104]
  4042fc:	mov	w0, #0x16                  	// #22
  404300:	str	w0, [sp, #100]
  404304:	adrp	x0, 409000 <ferror@plt+0x73b0>
  404308:	add	x0, x0, #0xd00
  40430c:	str	x0, [sp, #88]
  404310:	ldr	x4, [sp, #56]
  404314:	ldr	x3, [sp, #48]
  404318:	ldr	x2, [sp, #88]
  40431c:	ldr	w1, [sp, #100]
  404320:	ldr	w0, [sp, #104]
  404324:	bl	401860 <error@plt>
  404328:	nop
  40432c:	ldr	x0, [sp, #136]
  404330:	add	x0, x0, #0x1
  404334:	str	x0, [sp, #136]
  404338:	adrp	x0, 409000 <ferror@plt+0x73b0>
  40433c:	add	x0, x0, #0xd10
  404340:	ldr	q0, [x0]
  404344:	str	q0, [sp, #112]
  404348:	b	404398 <ferror@plt+0x2748>
  40434c:	ldr	x0, [sp, #136]
  404350:	ldrb	w0, [x0]
  404354:	sub	w0, w0, #0x30
  404358:	bl	408dfc <ferror@plt+0x71ac>
  40435c:	ldr	q1, [sp, #112]
  404360:	bl	4078c8 <ferror@plt+0x5c78>
  404364:	mov	v1.16b, v0.16b
  404368:	ldr	q0, [sp, #144]
  40436c:	bl	4045bc <ferror@plt+0x296c>
  404370:	str	q0, [sp, #144]
  404374:	adrp	x0, 409000 <ferror@plt+0x73b0>
  404378:	add	x0, x0, #0xd20
  40437c:	ldr	q1, [x0]
  404380:	ldr	q0, [sp, #112]
  404384:	bl	4061c8 <ferror@plt+0x4578>
  404388:	str	q0, [sp, #112]
  40438c:	ldr	x0, [sp, #136]
  404390:	add	x0, x0, #0x1
  404394:	str	x0, [sp, #136]
  404398:	bl	401af0 <__ctype_b_loc@plt>
  40439c:	ldr	x1, [x0]
  4043a0:	ldr	x0, [sp, #136]
  4043a4:	ldrb	w0, [x0]
  4043a8:	and	x0, x0, #0xff
  4043ac:	lsl	x0, x0, #1
  4043b0:	add	x0, x1, x0
  4043b4:	ldrh	w0, [x0]
  4043b8:	and	w0, w0, #0x800
  4043bc:	cmp	w0, #0x0
  4043c0:	b.ne	40434c <ferror@plt+0x26fc>  // b.any
  4043c4:	ldr	x0, [sp, #136]
  4043c8:	ldrb	w0, [x0]
  4043cc:	cmp	w0, #0x0
  4043d0:	b.ne	404404 <ferror@plt+0x27b4>  // b.any
  4043d4:	ldr	w0, [sp, #108]
  4043d8:	cmp	w0, #0x0
  4043dc:	b.eq	4043f0 <ferror@plt+0x27a0>  // b.none
  4043e0:	ldr	x20, [sp, #144]
  4043e4:	ldr	x0, [sp, #152]
  4043e8:	eor	x21, x0, #0x8000000000000000
  4043ec:	b	4043f4 <ferror@plt+0x27a4>
  4043f0:	ldp	x20, x21, [sp, #144]
  4043f4:	fmov	d0, x20
  4043f8:	fmov	v0.d[1], x21
  4043fc:	bl	408f84 <ferror@plt+0x7334>
  404400:	b	404444 <ferror@plt+0x27f4>
  404404:	bl	401bd0 <__errno_location@plt>
  404408:	ldr	w0, [x0]
  40440c:	mov	w1, #0x1                   	// #1
  404410:	str	w1, [sp, #84]
  404414:	str	w0, [sp, #80]
  404418:	adrp	x0, 409000 <ferror@plt+0x73b0>
  40441c:	add	x0, x0, #0xd00
  404420:	str	x0, [sp, #72]
  404424:	ldr	x4, [sp, #56]
  404428:	ldr	x3, [sp, #48]
  40442c:	ldr	x2, [sp, #72]
  404430:	ldr	w1, [sp, #80]
  404434:	ldr	w0, [sp, #84]
  404438:	bl	401860 <error@plt>
  40443c:	nop
  404440:	movi	d0, #0x0
  404444:	ldp	x20, x21, [sp, #16]
  404448:	ldp	x22, x23, [sp, #32]
  40444c:	ldp	x29, x30, [sp], #160
  404450:	ret
  404454:	stp	x29, x30, [sp, #-48]!
  404458:	mov	x29, sp
  40445c:	str	x0, [sp, #24]
  404460:	ldr	x0, [sp, #24]
  404464:	bl	401920 <__fpending@plt>
  404468:	cmp	x0, #0x0
  40446c:	cset	w0, ne  // ne = any
  404470:	and	w0, w0, #0xff
  404474:	str	w0, [sp, #44]
  404478:	ldr	x0, [sp, #24]
  40447c:	bl	401c50 <ferror@plt>
  404480:	cmp	w0, #0x0
  404484:	cset	w0, ne  // ne = any
  404488:	and	w0, w0, #0xff
  40448c:	str	w0, [sp, #40]
  404490:	ldr	x0, [sp, #24]
  404494:	bl	401960 <fclose@plt>
  404498:	cmp	w0, #0x0
  40449c:	cset	w0, ne  // ne = any
  4044a0:	and	w0, w0, #0xff
  4044a4:	str	w0, [sp, #36]
  4044a8:	ldr	w0, [sp, #40]
  4044ac:	cmp	w0, #0x0
  4044b0:	b.ne	4044dc <ferror@plt+0x288c>  // b.any
  4044b4:	ldr	w0, [sp, #36]
  4044b8:	cmp	w0, #0x0
  4044bc:	b.eq	404508 <ferror@plt+0x28b8>  // b.none
  4044c0:	ldr	w0, [sp, #44]
  4044c4:	cmp	w0, #0x0
  4044c8:	b.ne	4044dc <ferror@plt+0x288c>  // b.any
  4044cc:	bl	401bd0 <__errno_location@plt>
  4044d0:	ldr	w0, [x0]
  4044d4:	cmp	w0, #0x9
  4044d8:	b.eq	404508 <ferror@plt+0x28b8>  // b.none
  4044dc:	ldr	w0, [sp, #36]
  4044e0:	cmp	w0, #0x0
  4044e4:	b.ne	404500 <ferror@plt+0x28b0>  // b.any
  4044e8:	bl	401bd0 <__errno_location@plt>
  4044ec:	ldr	w0, [x0]
  4044f0:	cmp	w0, #0x20
  4044f4:	b.eq	404500 <ferror@plt+0x28b0>  // b.none
  4044f8:	bl	401bd0 <__errno_location@plt>
  4044fc:	str	wzr, [x0]
  404500:	mov	w0, #0xffffffff            	// #-1
  404504:	b	40450c <ferror@plt+0x28bc>
  404508:	mov	w0, #0x0                   	// #0
  40450c:	ldp	x29, x30, [sp], #48
  404510:	ret
  404514:	stp	x29, x30, [sp, #-48]!
  404518:	mov	x29, sp
  40451c:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  404520:	add	x0, x0, #0x3f0
  404524:	ldr	x0, [x0]
  404528:	bl	404454 <ferror@plt+0x2804>
  40452c:	cmp	w0, #0x0
  404530:	b.eq	404590 <ferror@plt+0x2940>  // b.none
  404534:	bl	401bd0 <__errno_location@plt>
  404538:	ldr	w0, [x0]
  40453c:	cmp	w0, #0x20
  404540:	b.eq	404590 <ferror@plt+0x2940>  // b.none
  404544:	adrp	x0, 409000 <ferror@plt+0x73b0>
  404548:	add	x0, x0, #0xd30
  40454c:	bl	401c00 <gettext@plt>
  404550:	str	x0, [sp, #40]
  404554:	bl	401bd0 <__errno_location@plt>
  404558:	ldr	w0, [x0]
  40455c:	str	wzr, [sp, #36]
  404560:	str	w0, [sp, #32]
  404564:	adrp	x0, 409000 <ferror@plt+0x73b0>
  404568:	add	x0, x0, #0xd40
  40456c:	str	x0, [sp, #24]
  404570:	ldr	x3, [sp, #40]
  404574:	ldr	x2, [sp, #24]
  404578:	ldr	w1, [sp, #32]
  40457c:	ldr	w0, [sp, #36]
  404580:	bl	401860 <error@plt>
  404584:	nop
  404588:	mov	w0, #0x1                   	// #1
  40458c:	bl	401820 <_exit@plt>
  404590:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  404594:	add	x0, x0, #0x3d8
  404598:	ldr	x0, [x0]
  40459c:	bl	404454 <ferror@plt+0x2804>
  4045a0:	cmp	w0, #0x0
  4045a4:	b.eq	4045b0 <ferror@plt+0x2960>  // b.none
  4045a8:	mov	w0, #0x1                   	// #1
  4045ac:	bl	401820 <_exit@plt>
  4045b0:	nop
  4045b4:	ldp	x29, x30, [sp], #48
  4045b8:	ret
  4045bc:	stp	x29, x30, [sp, #-400]!
  4045c0:	mov	x29, sp
  4045c4:	str	q0, [sp, #32]
  4045c8:	str	q1, [sp, #16]
  4045cc:	str	wzr, [sp, #356]
  4045d0:	str	xzr, [sp, #304]
  4045d4:	mrs	x0, fpcr
  4045d8:	str	x0, [sp, #304]
  4045dc:	ldr	q0, [sp, #32]
  4045e0:	str	q0, [sp, #80]
  4045e4:	ldr	x0, [sp, #80]
  4045e8:	str	x0, [sp, #360]
  4045ec:	ldr	x0, [sp, #88]
  4045f0:	ubfx	x0, x0, #0, #48
  4045f4:	str	x0, [sp, #376]
  4045f8:	ldrh	w0, [sp, #94]
  4045fc:	ubfx	x0, x0, #0, #15
  404600:	and	w0, w0, #0xffff
  404604:	and	x0, x0, #0xffff
  404608:	str	x0, [sp, #296]
  40460c:	ldrb	w0, [sp, #95]
  404610:	ubfx	x0, x0, #7, #1
  404614:	and	w0, w0, #0xff
  404618:	and	x0, x0, #0xff
  40461c:	str	x0, [sp, #288]
  404620:	ldr	x0, [sp, #376]
  404624:	lsl	x1, x0, #3
  404628:	ldr	x0, [sp, #360]
  40462c:	lsr	x0, x0, #61
  404630:	orr	x0, x1, x0
  404634:	str	x0, [sp, #376]
  404638:	ldr	x0, [sp, #360]
  40463c:	lsl	x0, x0, #3
  404640:	str	x0, [sp, #360]
  404644:	ldr	q0, [sp, #16]
  404648:	str	q0, [sp, #64]
  40464c:	ldr	x0, [sp, #64]
  404650:	str	x0, [sp, #368]
  404654:	ldr	x0, [sp, #72]
  404658:	ubfx	x0, x0, #0, #48
  40465c:	str	x0, [sp, #392]
  404660:	ldrh	w0, [sp, #78]
  404664:	ubfx	x0, x0, #0, #15
  404668:	and	w0, w0, #0xffff
  40466c:	and	x0, x0, #0xffff
  404670:	str	x0, [sp, #280]
  404674:	ldrb	w0, [sp, #79]
  404678:	ubfx	x0, x0, #7, #1
  40467c:	and	w0, w0, #0xff
  404680:	and	x0, x0, #0xff
  404684:	str	x0, [sp, #272]
  404688:	ldr	x0, [sp, #392]
  40468c:	lsl	x1, x0, #3
  404690:	ldr	x0, [sp, #368]
  404694:	lsr	x0, x0, #61
  404698:	orr	x0, x1, x0
  40469c:	str	x0, [sp, #392]
  4046a0:	ldr	x0, [sp, #368]
  4046a4:	lsl	x0, x0, #3
  4046a8:	str	x0, [sp, #368]
  4046ac:	ldr	x1, [sp, #288]
  4046b0:	ldr	x0, [sp, #272]
  4046b4:	cmp	x1, x0
  4046b8:	b.ne	4051a0 <ferror@plt+0x3550>  // b.any
  4046bc:	ldr	x0, [sp, #288]
  4046c0:	str	x0, [sp, #384]
  4046c4:	ldr	x0, [sp, #296]
  4046c8:	mov	w1, w0
  4046cc:	ldr	x0, [sp, #280]
  4046d0:	sub	w0, w1, w0
  4046d4:	str	w0, [sp, #324]
  4046d8:	ldr	w0, [sp, #324]
  4046dc:	cmp	w0, #0x0
  4046e0:	b.le	4049e0 <ferror@plt+0x2d90>
  4046e4:	ldr	x0, [sp, #296]
  4046e8:	str	x0, [sp, #344]
  4046ec:	ldr	x0, [sp, #280]
  4046f0:	cmp	x0, #0x0
  4046f4:	b.ne	404824 <ferror@plt+0x2bd4>  // b.any
  4046f8:	ldr	x1, [sp, #392]
  4046fc:	ldr	x0, [sp, #368]
  404700:	orr	x0, x1, x0
  404704:	cmp	x0, #0x0
  404708:	b.ne	404760 <ferror@plt+0x2b10>  // b.any
  40470c:	ldr	x1, [sp, #296]
  404710:	mov	x0, #0x7fff                	// #32767
  404714:	cmp	x1, x0
  404718:	b.ne	40474c <ferror@plt+0x2afc>  // b.any
  40471c:	ldr	x1, [sp, #376]
  404720:	ldr	x0, [sp, #360]
  404724:	orr	x0, x1, x0
  404728:	cmp	x0, #0x0
  40472c:	b.eq	40474c <ferror@plt+0x2afc>  // b.none
  404730:	ldr	x0, [sp, #376]
  404734:	and	x0, x0, #0x4000000000000
  404738:	cmp	x0, #0x0
  40473c:	b.ne	40474c <ferror@plt+0x2afc>  // b.any
  404740:	ldr	w0, [sp, #356]
  404744:	orr	w0, w0, #0x1
  404748:	str	w0, [sp, #356]
  40474c:	ldr	x0, [sp, #360]
  404750:	str	x0, [sp, #336]
  404754:	ldr	x0, [sp, #376]
  404758:	str	x0, [sp, #328]
  40475c:	b	405e74 <ferror@plt+0x4224>
  404760:	ldr	w0, [sp, #324]
  404764:	sub	w0, w0, #0x1
  404768:	str	w0, [sp, #324]
  40476c:	ldr	w0, [sp, #324]
  404770:	cmp	w0, #0x0
  404774:	b.ne	4047c0 <ferror@plt+0x2b70>  // b.any
  404778:	ldr	x1, [sp, #360]
  40477c:	ldr	x0, [sp, #368]
  404780:	add	x0, x1, x0
  404784:	str	x0, [sp, #160]
  404788:	ldr	x1, [sp, #376]
  40478c:	ldr	x0, [sp, #392]
  404790:	add	x1, x1, x0
  404794:	ldr	x2, [sp, #160]
  404798:	ldr	x0, [sp, #360]
  40479c:	cmp	x2, x0
  4047a0:	cset	w0, cc  // cc = lo, ul, last
  4047a4:	and	w0, w0, #0xff
  4047a8:	and	x0, x0, #0xff
  4047ac:	add	x0, x1, x0
  4047b0:	str	x0, [sp, #328]
  4047b4:	ldr	x0, [sp, #160]
  4047b8:	str	x0, [sp, #336]
  4047bc:	b	4050a8 <ferror@plt+0x3458>
  4047c0:	ldr	x1, [sp, #296]
  4047c4:	mov	x0, #0x7fff                	// #32767
  4047c8:	cmp	x1, x0
  4047cc:	b.ne	404898 <ferror@plt+0x2c48>  // b.any
  4047d0:	ldr	x1, [sp, #296]
  4047d4:	mov	x0, #0x7fff                	// #32767
  4047d8:	cmp	x1, x0
  4047dc:	b.ne	404810 <ferror@plt+0x2bc0>  // b.any
  4047e0:	ldr	x1, [sp, #376]
  4047e4:	ldr	x0, [sp, #360]
  4047e8:	orr	x0, x1, x0
  4047ec:	cmp	x0, #0x0
  4047f0:	b.eq	404810 <ferror@plt+0x2bc0>  // b.none
  4047f4:	ldr	x0, [sp, #376]
  4047f8:	and	x0, x0, #0x4000000000000
  4047fc:	cmp	x0, #0x0
  404800:	b.ne	404810 <ferror@plt+0x2bc0>  // b.any
  404804:	ldr	w0, [sp, #356]
  404808:	orr	w0, w0, #0x1
  40480c:	str	w0, [sp, #356]
  404810:	ldr	x0, [sp, #360]
  404814:	str	x0, [sp, #336]
  404818:	ldr	x0, [sp, #376]
  40481c:	str	x0, [sp, #328]
  404820:	b	405e74 <ferror@plt+0x4224>
  404824:	ldr	x1, [sp, #296]
  404828:	mov	x0, #0x7fff                	// #32767
  40482c:	cmp	x1, x0
  404830:	b.ne	404888 <ferror@plt+0x2c38>  // b.any
  404834:	ldr	x1, [sp, #296]
  404838:	mov	x0, #0x7fff                	// #32767
  40483c:	cmp	x1, x0
  404840:	b.ne	404874 <ferror@plt+0x2c24>  // b.any
  404844:	ldr	x1, [sp, #376]
  404848:	ldr	x0, [sp, #360]
  40484c:	orr	x0, x1, x0
  404850:	cmp	x0, #0x0
  404854:	b.eq	404874 <ferror@plt+0x2c24>  // b.none
  404858:	ldr	x0, [sp, #376]
  40485c:	and	x0, x0, #0x4000000000000
  404860:	cmp	x0, #0x0
  404864:	b.ne	404874 <ferror@plt+0x2c24>  // b.any
  404868:	ldr	w0, [sp, #356]
  40486c:	orr	w0, w0, #0x1
  404870:	str	w0, [sp, #356]
  404874:	ldr	x0, [sp, #360]
  404878:	str	x0, [sp, #336]
  40487c:	ldr	x0, [sp, #376]
  404880:	str	x0, [sp, #328]
  404884:	b	405e74 <ferror@plt+0x4224>
  404888:	ldr	x0, [sp, #392]
  40488c:	orr	x0, x0, #0x8000000000000
  404890:	str	x0, [sp, #392]
  404894:	b	40489c <ferror@plt+0x2c4c>
  404898:	nop
  40489c:	ldr	w0, [sp, #324]
  4048a0:	cmp	w0, #0x74
  4048a4:	b.gt	404978 <ferror@plt+0x2d28>
  4048a8:	ldr	w0, [sp, #324]
  4048ac:	cmp	w0, #0x3f
  4048b0:	b.gt	404918 <ferror@plt+0x2cc8>
  4048b4:	mov	w1, #0x40                  	// #64
  4048b8:	ldr	w0, [sp, #324]
  4048bc:	sub	w0, w1, w0
  4048c0:	ldr	x1, [sp, #392]
  4048c4:	lsl	x1, x1, x0
  4048c8:	ldr	w0, [sp, #324]
  4048cc:	ldr	x2, [sp, #368]
  4048d0:	lsr	x0, x2, x0
  4048d4:	orr	x1, x1, x0
  4048d8:	mov	w2, #0x40                  	// #64
  4048dc:	ldr	w0, [sp, #324]
  4048e0:	sub	w0, w2, w0
  4048e4:	ldr	x2, [sp, #368]
  4048e8:	lsl	x0, x2, x0
  4048ec:	cmp	x0, #0x0
  4048f0:	cset	w0, ne  // ne = any
  4048f4:	and	w0, w0, #0xff
  4048f8:	sxtw	x0, w0
  4048fc:	orr	x0, x1, x0
  404900:	str	x0, [sp, #368]
  404904:	ldr	w0, [sp, #324]
  404908:	ldr	x1, [sp, #392]
  40490c:	lsr	x0, x1, x0
  404910:	str	x0, [sp, #392]
  404914:	b	404998 <ferror@plt+0x2d48>
  404918:	ldr	w0, [sp, #324]
  40491c:	sub	w0, w0, #0x40
  404920:	ldr	x1, [sp, #392]
  404924:	lsr	x1, x1, x0
  404928:	ldr	w0, [sp, #324]
  40492c:	cmp	w0, #0x40
  404930:	b.eq	40494c <ferror@plt+0x2cfc>  // b.none
  404934:	mov	w2, #0x80                  	// #128
  404938:	ldr	w0, [sp, #324]
  40493c:	sub	w0, w2, w0
  404940:	ldr	x2, [sp, #392]
  404944:	lsl	x0, x2, x0
  404948:	b	404950 <ferror@plt+0x2d00>
  40494c:	mov	x0, #0x0                   	// #0
  404950:	ldr	x2, [sp, #368]
  404954:	orr	x0, x0, x2
  404958:	cmp	x0, #0x0
  40495c:	cset	w0, ne  // ne = any
  404960:	and	w0, w0, #0xff
  404964:	and	x0, x0, #0xff
  404968:	orr	x0, x1, x0
  40496c:	str	x0, [sp, #368]
  404970:	str	xzr, [sp, #392]
  404974:	b	404998 <ferror@plt+0x2d48>
  404978:	ldr	x1, [sp, #392]
  40497c:	ldr	x0, [sp, #368]
  404980:	orr	x0, x1, x0
  404984:	cmp	x0, #0x0
  404988:	b.eq	404998 <ferror@plt+0x2d48>  // b.none
  40498c:	mov	x0, #0x1                   	// #1
  404990:	str	x0, [sp, #368]
  404994:	str	xzr, [sp, #392]
  404998:	ldr	x1, [sp, #360]
  40499c:	ldr	x0, [sp, #368]
  4049a0:	add	x0, x1, x0
  4049a4:	str	x0, [sp, #152]
  4049a8:	ldr	x1, [sp, #376]
  4049ac:	ldr	x0, [sp, #392]
  4049b0:	add	x1, x1, x0
  4049b4:	ldr	x2, [sp, #152]
  4049b8:	ldr	x0, [sp, #360]
  4049bc:	cmp	x2, x0
  4049c0:	cset	w0, cc  // cc = lo, ul, last
  4049c4:	and	w0, w0, #0xff
  4049c8:	and	x0, x0, #0xff
  4049cc:	add	x0, x1, x0
  4049d0:	str	x0, [sp, #328]
  4049d4:	ldr	x0, [sp, #152]
  4049d8:	str	x0, [sp, #336]
  4049dc:	b	4050a8 <ferror@plt+0x3458>
  4049e0:	ldr	w0, [sp, #324]
  4049e4:	cmp	w0, #0x0
  4049e8:	b.ge	404cf4 <ferror@plt+0x30a4>  // b.tcont
  4049ec:	ldr	w0, [sp, #324]
  4049f0:	neg	w0, w0
  4049f4:	str	w0, [sp, #324]
  4049f8:	ldr	x0, [sp, #280]
  4049fc:	str	x0, [sp, #344]
  404a00:	ldr	x0, [sp, #296]
  404a04:	cmp	x0, #0x0
  404a08:	b.ne	404b38 <ferror@plt+0x2ee8>  // b.any
  404a0c:	ldr	x1, [sp, #376]
  404a10:	ldr	x0, [sp, #360]
  404a14:	orr	x0, x1, x0
  404a18:	cmp	x0, #0x0
  404a1c:	b.ne	404a74 <ferror@plt+0x2e24>  // b.any
  404a20:	ldr	x1, [sp, #280]
  404a24:	mov	x0, #0x7fff                	// #32767
  404a28:	cmp	x1, x0
  404a2c:	b.ne	404a60 <ferror@plt+0x2e10>  // b.any
  404a30:	ldr	x1, [sp, #392]
  404a34:	ldr	x0, [sp, #368]
  404a38:	orr	x0, x1, x0
  404a3c:	cmp	x0, #0x0
  404a40:	b.eq	404a60 <ferror@plt+0x2e10>  // b.none
  404a44:	ldr	x0, [sp, #392]
  404a48:	and	x0, x0, #0x4000000000000
  404a4c:	cmp	x0, #0x0
  404a50:	b.ne	404a60 <ferror@plt+0x2e10>  // b.any
  404a54:	ldr	w0, [sp, #356]
  404a58:	orr	w0, w0, #0x1
  404a5c:	str	w0, [sp, #356]
  404a60:	ldr	x0, [sp, #368]
  404a64:	str	x0, [sp, #336]
  404a68:	ldr	x0, [sp, #392]
  404a6c:	str	x0, [sp, #328]
  404a70:	b	405e74 <ferror@plt+0x4224>
  404a74:	ldr	w0, [sp, #324]
  404a78:	sub	w0, w0, #0x1
  404a7c:	str	w0, [sp, #324]
  404a80:	ldr	w0, [sp, #324]
  404a84:	cmp	w0, #0x0
  404a88:	b.ne	404ad4 <ferror@plt+0x2e84>  // b.any
  404a8c:	ldr	x1, [sp, #368]
  404a90:	ldr	x0, [sp, #360]
  404a94:	add	x0, x1, x0
  404a98:	str	x0, [sp, #176]
  404a9c:	ldr	x1, [sp, #392]
  404aa0:	ldr	x0, [sp, #376]
  404aa4:	add	x1, x1, x0
  404aa8:	ldr	x2, [sp, #176]
  404aac:	ldr	x0, [sp, #368]
  404ab0:	cmp	x2, x0
  404ab4:	cset	w0, cc  // cc = lo, ul, last
  404ab8:	and	w0, w0, #0xff
  404abc:	and	x0, x0, #0xff
  404ac0:	add	x0, x1, x0
  404ac4:	str	x0, [sp, #328]
  404ac8:	ldr	x0, [sp, #176]
  404acc:	str	x0, [sp, #336]
  404ad0:	b	4050a8 <ferror@plt+0x3458>
  404ad4:	ldr	x1, [sp, #280]
  404ad8:	mov	x0, #0x7fff                	// #32767
  404adc:	cmp	x1, x0
  404ae0:	b.ne	404bac <ferror@plt+0x2f5c>  // b.any
  404ae4:	ldr	x1, [sp, #280]
  404ae8:	mov	x0, #0x7fff                	// #32767
  404aec:	cmp	x1, x0
  404af0:	b.ne	404b24 <ferror@plt+0x2ed4>  // b.any
  404af4:	ldr	x1, [sp, #392]
  404af8:	ldr	x0, [sp, #368]
  404afc:	orr	x0, x1, x0
  404b00:	cmp	x0, #0x0
  404b04:	b.eq	404b24 <ferror@plt+0x2ed4>  // b.none
  404b08:	ldr	x0, [sp, #392]
  404b0c:	and	x0, x0, #0x4000000000000
  404b10:	cmp	x0, #0x0
  404b14:	b.ne	404b24 <ferror@plt+0x2ed4>  // b.any
  404b18:	ldr	w0, [sp, #356]
  404b1c:	orr	w0, w0, #0x1
  404b20:	str	w0, [sp, #356]
  404b24:	ldr	x0, [sp, #368]
  404b28:	str	x0, [sp, #336]
  404b2c:	ldr	x0, [sp, #392]
  404b30:	str	x0, [sp, #328]
  404b34:	b	405e74 <ferror@plt+0x4224>
  404b38:	ldr	x1, [sp, #280]
  404b3c:	mov	x0, #0x7fff                	// #32767
  404b40:	cmp	x1, x0
  404b44:	b.ne	404b9c <ferror@plt+0x2f4c>  // b.any
  404b48:	ldr	x1, [sp, #280]
  404b4c:	mov	x0, #0x7fff                	// #32767
  404b50:	cmp	x1, x0
  404b54:	b.ne	404b88 <ferror@plt+0x2f38>  // b.any
  404b58:	ldr	x1, [sp, #392]
  404b5c:	ldr	x0, [sp, #368]
  404b60:	orr	x0, x1, x0
  404b64:	cmp	x0, #0x0
  404b68:	b.eq	404b88 <ferror@plt+0x2f38>  // b.none
  404b6c:	ldr	x0, [sp, #392]
  404b70:	and	x0, x0, #0x4000000000000
  404b74:	cmp	x0, #0x0
  404b78:	b.ne	404b88 <ferror@plt+0x2f38>  // b.any
  404b7c:	ldr	w0, [sp, #356]
  404b80:	orr	w0, w0, #0x1
  404b84:	str	w0, [sp, #356]
  404b88:	ldr	x0, [sp, #368]
  404b8c:	str	x0, [sp, #336]
  404b90:	ldr	x0, [sp, #392]
  404b94:	str	x0, [sp, #328]
  404b98:	b	405e74 <ferror@plt+0x4224>
  404b9c:	ldr	x0, [sp, #376]
  404ba0:	orr	x0, x0, #0x8000000000000
  404ba4:	str	x0, [sp, #376]
  404ba8:	b	404bb0 <ferror@plt+0x2f60>
  404bac:	nop
  404bb0:	ldr	w0, [sp, #324]
  404bb4:	cmp	w0, #0x74
  404bb8:	b.gt	404c8c <ferror@plt+0x303c>
  404bbc:	ldr	w0, [sp, #324]
  404bc0:	cmp	w0, #0x3f
  404bc4:	b.gt	404c2c <ferror@plt+0x2fdc>
  404bc8:	mov	w1, #0x40                  	// #64
  404bcc:	ldr	w0, [sp, #324]
  404bd0:	sub	w0, w1, w0
  404bd4:	ldr	x1, [sp, #376]
  404bd8:	lsl	x1, x1, x0
  404bdc:	ldr	w0, [sp, #324]
  404be0:	ldr	x2, [sp, #360]
  404be4:	lsr	x0, x2, x0
  404be8:	orr	x1, x1, x0
  404bec:	mov	w2, #0x40                  	// #64
  404bf0:	ldr	w0, [sp, #324]
  404bf4:	sub	w0, w2, w0
  404bf8:	ldr	x2, [sp, #360]
  404bfc:	lsl	x0, x2, x0
  404c00:	cmp	x0, #0x0
  404c04:	cset	w0, ne  // ne = any
  404c08:	and	w0, w0, #0xff
  404c0c:	sxtw	x0, w0
  404c10:	orr	x0, x1, x0
  404c14:	str	x0, [sp, #360]
  404c18:	ldr	w0, [sp, #324]
  404c1c:	ldr	x1, [sp, #376]
  404c20:	lsr	x0, x1, x0
  404c24:	str	x0, [sp, #376]
  404c28:	b	404cac <ferror@plt+0x305c>
  404c2c:	ldr	w0, [sp, #324]
  404c30:	sub	w0, w0, #0x40
  404c34:	ldr	x1, [sp, #376]
  404c38:	lsr	x1, x1, x0
  404c3c:	ldr	w0, [sp, #324]
  404c40:	cmp	w0, #0x40
  404c44:	b.eq	404c60 <ferror@plt+0x3010>  // b.none
  404c48:	mov	w2, #0x80                  	// #128
  404c4c:	ldr	w0, [sp, #324]
  404c50:	sub	w0, w2, w0
  404c54:	ldr	x2, [sp, #376]
  404c58:	lsl	x0, x2, x0
  404c5c:	b	404c64 <ferror@plt+0x3014>
  404c60:	mov	x0, #0x0                   	// #0
  404c64:	ldr	x2, [sp, #360]
  404c68:	orr	x0, x0, x2
  404c6c:	cmp	x0, #0x0
  404c70:	cset	w0, ne  // ne = any
  404c74:	and	w0, w0, #0xff
  404c78:	and	x0, x0, #0xff
  404c7c:	orr	x0, x1, x0
  404c80:	str	x0, [sp, #360]
  404c84:	str	xzr, [sp, #376]
  404c88:	b	404cac <ferror@plt+0x305c>
  404c8c:	ldr	x1, [sp, #376]
  404c90:	ldr	x0, [sp, #360]
  404c94:	orr	x0, x1, x0
  404c98:	cmp	x0, #0x0
  404c9c:	b.eq	404cac <ferror@plt+0x305c>  // b.none
  404ca0:	mov	x0, #0x1                   	// #1
  404ca4:	str	x0, [sp, #360]
  404ca8:	str	xzr, [sp, #376]
  404cac:	ldr	x1, [sp, #368]
  404cb0:	ldr	x0, [sp, #360]
  404cb4:	add	x0, x1, x0
  404cb8:	str	x0, [sp, #168]
  404cbc:	ldr	x1, [sp, #392]
  404cc0:	ldr	x0, [sp, #376]
  404cc4:	add	x1, x1, x0
  404cc8:	ldr	x2, [sp, #168]
  404ccc:	ldr	x0, [sp, #368]
  404cd0:	cmp	x2, x0
  404cd4:	cset	w0, cc  // cc = lo, ul, last
  404cd8:	and	w0, w0, #0xff
  404cdc:	and	x0, x0, #0xff
  404ce0:	add	x0, x1, x0
  404ce4:	str	x0, [sp, #328]
  404ce8:	ldr	x0, [sp, #168]
  404cec:	str	x0, [sp, #336]
  404cf0:	b	4050a8 <ferror@plt+0x3458>
  404cf4:	ldr	x0, [sp, #296]
  404cf8:	add	x0, x0, #0x1
  404cfc:	and	x0, x0, #0x7ffe
  404d00:	cmp	x0, #0x0
  404d04:	b.ne	404f88 <ferror@plt+0x3338>  // b.any
  404d08:	ldr	x0, [sp, #296]
  404d0c:	cmp	x0, #0x0
  404d10:	b.ne	404de4 <ferror@plt+0x3194>  // b.any
  404d14:	str	xzr, [sp, #344]
  404d18:	ldr	x1, [sp, #376]
  404d1c:	ldr	x0, [sp, #360]
  404d20:	orr	x0, x1, x0
  404d24:	cmp	x0, #0x0
  404d28:	b.ne	404d50 <ferror@plt+0x3100>  // b.any
  404d2c:	ldr	x1, [sp, #392]
  404d30:	ldr	x0, [sp, #368]
  404d34:	orr	x0, x1, x0
  404d38:	cmp	x0, #0x0
  404d3c:	ldr	x0, [sp, #368]
  404d40:	str	x0, [sp, #336]
  404d44:	ldr	x0, [sp, #392]
  404d48:	str	x0, [sp, #328]
  404d4c:	b	405e74 <ferror@plt+0x4224>
  404d50:	ldr	x1, [sp, #392]
  404d54:	ldr	x0, [sp, #368]
  404d58:	orr	x0, x1, x0
  404d5c:	cmp	x0, #0x0
  404d60:	b.ne	404d78 <ferror@plt+0x3128>  // b.any
  404d64:	ldr	x0, [sp, #360]
  404d68:	str	x0, [sp, #336]
  404d6c:	ldr	x0, [sp, #376]
  404d70:	str	x0, [sp, #328]
  404d74:	b	405e74 <ferror@plt+0x4224>
  404d78:	ldr	x1, [sp, #360]
  404d7c:	ldr	x0, [sp, #368]
  404d80:	add	x0, x1, x0
  404d84:	str	x0, [sp, #184]
  404d88:	ldr	x1, [sp, #376]
  404d8c:	ldr	x0, [sp, #392]
  404d90:	add	x1, x1, x0
  404d94:	ldr	x2, [sp, #184]
  404d98:	ldr	x0, [sp, #360]
  404d9c:	cmp	x2, x0
  404da0:	cset	w0, cc  // cc = lo, ul, last
  404da4:	and	w0, w0, #0xff
  404da8:	and	x0, x0, #0xff
  404dac:	add	x0, x1, x0
  404db0:	str	x0, [sp, #328]
  404db4:	ldr	x0, [sp, #184]
  404db8:	str	x0, [sp, #336]
  404dbc:	ldr	x0, [sp, #328]
  404dc0:	and	x0, x0, #0x8000000000000
  404dc4:	cmp	x0, #0x0
  404dc8:	b.eq	405e50 <ferror@plt+0x4200>  // b.none
  404dcc:	ldr	x0, [sp, #328]
  404dd0:	and	x0, x0, #0xfff7ffffffffffff
  404dd4:	str	x0, [sp, #328]
  404dd8:	mov	x0, #0x1                   	// #1
  404ddc:	str	x0, [sp, #344]
  404de0:	b	405e50 <ferror@plt+0x4200>
  404de4:	ldr	x1, [sp, #296]
  404de8:	mov	x0, #0x7fff                	// #32767
  404dec:	cmp	x1, x0
  404df0:	b.ne	404e24 <ferror@plt+0x31d4>  // b.any
  404df4:	ldr	x1, [sp, #376]
  404df8:	ldr	x0, [sp, #360]
  404dfc:	orr	x0, x1, x0
  404e00:	cmp	x0, #0x0
  404e04:	b.eq	404e24 <ferror@plt+0x31d4>  // b.none
  404e08:	ldr	x0, [sp, #376]
  404e0c:	and	x0, x0, #0x4000000000000
  404e10:	cmp	x0, #0x0
  404e14:	b.ne	404e24 <ferror@plt+0x31d4>  // b.any
  404e18:	ldr	w0, [sp, #356]
  404e1c:	orr	w0, w0, #0x1
  404e20:	str	w0, [sp, #356]
  404e24:	ldr	x1, [sp, #280]
  404e28:	mov	x0, #0x7fff                	// #32767
  404e2c:	cmp	x1, x0
  404e30:	b.ne	404e64 <ferror@plt+0x3214>  // b.any
  404e34:	ldr	x1, [sp, #392]
  404e38:	ldr	x0, [sp, #368]
  404e3c:	orr	x0, x1, x0
  404e40:	cmp	x0, #0x0
  404e44:	b.eq	404e64 <ferror@plt+0x3214>  // b.none
  404e48:	ldr	x0, [sp, #392]
  404e4c:	and	x0, x0, #0x4000000000000
  404e50:	cmp	x0, #0x0
  404e54:	b.ne	404e64 <ferror@plt+0x3214>  // b.any
  404e58:	ldr	w0, [sp, #356]
  404e5c:	orr	w0, w0, #0x1
  404e60:	str	w0, [sp, #356]
  404e64:	mov	x0, #0x7fff                	// #32767
  404e68:	str	x0, [sp, #344]
  404e6c:	ldr	x1, [sp, #376]
  404e70:	ldr	x0, [sp, #360]
  404e74:	orr	x0, x1, x0
  404e78:	cmp	x0, #0x0
  404e7c:	b.ne	404e94 <ferror@plt+0x3244>  // b.any
  404e80:	ldr	x0, [sp, #368]
  404e84:	str	x0, [sp, #336]
  404e88:	ldr	x0, [sp, #392]
  404e8c:	str	x0, [sp, #328]
  404e90:	b	405e74 <ferror@plt+0x4224>
  404e94:	ldr	x1, [sp, #392]
  404e98:	ldr	x0, [sp, #368]
  404e9c:	orr	x0, x1, x0
  404ea0:	cmp	x0, #0x0
  404ea4:	b.ne	404ebc <ferror@plt+0x326c>  // b.any
  404ea8:	ldr	x0, [sp, #360]
  404eac:	str	x0, [sp, #336]
  404eb0:	ldr	x0, [sp, #376]
  404eb4:	str	x0, [sp, #328]
  404eb8:	b	405e74 <ferror@plt+0x4224>
  404ebc:	ldr	x0, [sp, #360]
  404ec0:	lsr	x1, x0, #3
  404ec4:	ldr	x0, [sp, #376]
  404ec8:	lsl	x0, x0, #61
  404ecc:	orr	x0, x1, x0
  404ed0:	str	x0, [sp, #360]
  404ed4:	ldr	x0, [sp, #376]
  404ed8:	lsr	x0, x0, #3
  404edc:	str	x0, [sp, #376]
  404ee0:	ldr	x0, [sp, #368]
  404ee4:	lsr	x1, x0, #3
  404ee8:	ldr	x0, [sp, #392]
  404eec:	lsl	x0, x0, #61
  404ef0:	orr	x0, x1, x0
  404ef4:	str	x0, [sp, #368]
  404ef8:	ldr	x0, [sp, #392]
  404efc:	lsr	x0, x0, #3
  404f00:	str	x0, [sp, #392]
  404f04:	ldr	x0, [sp, #376]
  404f08:	and	x0, x0, #0x800000000000
  404f0c:	cmp	x0, #0x0
  404f10:	b.eq	404f40 <ferror@plt+0x32f0>  // b.none
  404f14:	ldr	x0, [sp, #392]
  404f18:	and	x0, x0, #0x800000000000
  404f1c:	cmp	x0, #0x0
  404f20:	b.ne	404f40 <ferror@plt+0x32f0>  // b.any
  404f24:	ldr	x0, [sp, #272]
  404f28:	str	x0, [sp, #384]
  404f2c:	ldr	x0, [sp, #368]
  404f30:	str	x0, [sp, #336]
  404f34:	ldr	x0, [sp, #392]
  404f38:	str	x0, [sp, #328]
  404f3c:	b	404f58 <ferror@plt+0x3308>
  404f40:	ldr	x0, [sp, #288]
  404f44:	str	x0, [sp, #384]
  404f48:	ldr	x0, [sp, #360]
  404f4c:	str	x0, [sp, #336]
  404f50:	ldr	x0, [sp, #376]
  404f54:	str	x0, [sp, #328]
  404f58:	mov	x0, #0x3                   	// #3
  404f5c:	str	x0, [sp, #248]
  404f60:	ldr	x0, [sp, #328]
  404f64:	lsl	x1, x0, #3
  404f68:	ldr	x0, [sp, #336]
  404f6c:	lsr	x0, x0, #61
  404f70:	orr	x0, x1, x0
  404f74:	str	x0, [sp, #328]
  404f78:	ldr	x0, [sp, #336]
  404f7c:	lsl	x0, x0, #3
  404f80:	str	x0, [sp, #336]
  404f84:	b	405e74 <ferror@plt+0x4224>
  404f88:	ldr	x1, [sp, #360]
  404f8c:	ldr	x0, [sp, #368]
  404f90:	add	x0, x1, x0
  404f94:	str	x0, [sp, #192]
  404f98:	ldr	x1, [sp, #376]
  404f9c:	ldr	x0, [sp, #392]
  404fa0:	add	x1, x1, x0
  404fa4:	ldr	x2, [sp, #192]
  404fa8:	ldr	x0, [sp, #360]
  404fac:	cmp	x2, x0
  404fb0:	cset	w0, cc  // cc = lo, ul, last
  404fb4:	and	w0, w0, #0xff
  404fb8:	and	x0, x0, #0xff
  404fbc:	add	x0, x1, x0
  404fc0:	str	x0, [sp, #328]
  404fc4:	ldr	x0, [sp, #192]
  404fc8:	str	x0, [sp, #336]
  404fcc:	ldr	x0, [sp, #296]
  404fd0:	add	x0, x0, #0x1
  404fd4:	str	x0, [sp, #344]
  404fd8:	ldr	x0, [sp, #328]
  404fdc:	lsl	x1, x0, #63
  404fe0:	ldr	x0, [sp, #336]
  404fe4:	lsr	x0, x0, #1
  404fe8:	orr	x1, x1, x0
  404fec:	ldr	x0, [sp, #336]
  404ff0:	and	x0, x0, #0x1
  404ff4:	orr	x0, x1, x0
  404ff8:	str	x0, [sp, #336]
  404ffc:	ldr	x0, [sp, #328]
  405000:	lsr	x0, x0, #1
  405004:	str	x0, [sp, #328]
  405008:	ldr	x1, [sp, #344]
  40500c:	mov	x0, #0x7fff                	// #32767
  405010:	cmp	x1, x0
  405014:	b.ne	405e58 <ferror@plt+0x4208>  // b.any
  405018:	ldr	x0, [sp, #304]
  40501c:	and	x0, x0, #0xc00000
  405020:	cmp	x0, #0x0
  405024:	b.eq	405060 <ferror@plt+0x3410>  // b.none
  405028:	ldr	x0, [sp, #304]
  40502c:	and	x0, x0, #0xc00000
  405030:	cmp	x0, #0x400, lsl #12
  405034:	b.ne	405044 <ferror@plt+0x33f4>  // b.any
  405038:	ldr	x0, [sp, #384]
  40503c:	cmp	x0, #0x0
  405040:	b.eq	405060 <ferror@plt+0x3410>  // b.none
  405044:	ldr	x0, [sp, #304]
  405048:	and	x0, x0, #0xc00000
  40504c:	cmp	x0, #0x800, lsl #12
  405050:	b.ne	405074 <ferror@plt+0x3424>  // b.any
  405054:	ldr	x0, [sp, #384]
  405058:	cmp	x0, #0x0
  40505c:	b.eq	405074 <ferror@plt+0x3424>  // b.none
  405060:	mov	x0, #0x7fff                	// #32767
  405064:	str	x0, [sp, #344]
  405068:	str	xzr, [sp, #336]
  40506c:	str	xzr, [sp, #328]
  405070:	b	40508c <ferror@plt+0x343c>
  405074:	mov	x0, #0x7ffe                	// #32766
  405078:	str	x0, [sp, #344]
  40507c:	mov	x0, #0xffffffffffffffff    	// #-1
  405080:	str	x0, [sp, #336]
  405084:	mov	x0, #0xffffffffffffffff    	// #-1
  405088:	str	x0, [sp, #328]
  40508c:	ldr	w0, [sp, #356]
  405090:	orr	w0, w0, #0x10
  405094:	str	w0, [sp, #356]
  405098:	ldr	w0, [sp, #356]
  40509c:	orr	w0, w0, #0x4
  4050a0:	str	w0, [sp, #356]
  4050a4:	b	405e58 <ferror@plt+0x4208>
  4050a8:	ldr	x0, [sp, #328]
  4050ac:	and	x0, x0, #0x8000000000000
  4050b0:	cmp	x0, #0x0
  4050b4:	b.eq	405e60 <ferror@plt+0x4210>  // b.none
  4050b8:	ldr	x0, [sp, #328]
  4050bc:	and	x0, x0, #0xfff7ffffffffffff
  4050c0:	str	x0, [sp, #328]
  4050c4:	ldr	x0, [sp, #344]
  4050c8:	add	x0, x0, #0x1
  4050cc:	str	x0, [sp, #344]
  4050d0:	ldr	x0, [sp, #328]
  4050d4:	lsl	x1, x0, #63
  4050d8:	ldr	x0, [sp, #336]
  4050dc:	lsr	x0, x0, #1
  4050e0:	orr	x1, x1, x0
  4050e4:	ldr	x0, [sp, #336]
  4050e8:	and	x0, x0, #0x1
  4050ec:	orr	x0, x1, x0
  4050f0:	str	x0, [sp, #336]
  4050f4:	ldr	x0, [sp, #328]
  4050f8:	lsr	x0, x0, #1
  4050fc:	str	x0, [sp, #328]
  405100:	ldr	x1, [sp, #344]
  405104:	mov	x0, #0x7fff                	// #32767
  405108:	cmp	x1, x0
  40510c:	b.ne	405e60 <ferror@plt+0x4210>  // b.any
  405110:	ldr	x0, [sp, #304]
  405114:	and	x0, x0, #0xc00000
  405118:	cmp	x0, #0x0
  40511c:	b.eq	405158 <ferror@plt+0x3508>  // b.none
  405120:	ldr	x0, [sp, #304]
  405124:	and	x0, x0, #0xc00000
  405128:	cmp	x0, #0x400, lsl #12
  40512c:	b.ne	40513c <ferror@plt+0x34ec>  // b.any
  405130:	ldr	x0, [sp, #384]
  405134:	cmp	x0, #0x0
  405138:	b.eq	405158 <ferror@plt+0x3508>  // b.none
  40513c:	ldr	x0, [sp, #304]
  405140:	and	x0, x0, #0xc00000
  405144:	cmp	x0, #0x800, lsl #12
  405148:	b.ne	40516c <ferror@plt+0x351c>  // b.any
  40514c:	ldr	x0, [sp, #384]
  405150:	cmp	x0, #0x0
  405154:	b.eq	40516c <ferror@plt+0x351c>  // b.none
  405158:	mov	x0, #0x7fff                	// #32767
  40515c:	str	x0, [sp, #344]
  405160:	str	xzr, [sp, #336]
  405164:	str	xzr, [sp, #328]
  405168:	b	405184 <ferror@plt+0x3534>
  40516c:	mov	x0, #0x7ffe                	// #32766
  405170:	str	x0, [sp, #344]
  405174:	mov	x0, #0xffffffffffffffff    	// #-1
  405178:	str	x0, [sp, #336]
  40517c:	mov	x0, #0xffffffffffffffff    	// #-1
  405180:	str	x0, [sp, #328]
  405184:	ldr	w0, [sp, #356]
  405188:	orr	w0, w0, #0x10
  40518c:	str	w0, [sp, #356]
  405190:	ldr	w0, [sp, #356]
  405194:	orr	w0, w0, #0x4
  405198:	str	w0, [sp, #356]
  40519c:	b	405e74 <ferror@plt+0x4224>
  4051a0:	ldr	x0, [sp, #296]
  4051a4:	mov	w1, w0
  4051a8:	ldr	x0, [sp, #280]
  4051ac:	sub	w0, w1, w0
  4051b0:	str	w0, [sp, #320]
  4051b4:	ldr	w0, [sp, #320]
  4051b8:	cmp	w0, #0x0
  4051bc:	b.le	4054c4 <ferror@plt+0x3874>
  4051c0:	ldr	x0, [sp, #296]
  4051c4:	str	x0, [sp, #344]
  4051c8:	ldr	x0, [sp, #288]
  4051cc:	str	x0, [sp, #384]
  4051d0:	ldr	x0, [sp, #280]
  4051d4:	cmp	x0, #0x0
  4051d8:	b.ne	405308 <ferror@plt+0x36b8>  // b.any
  4051dc:	ldr	x1, [sp, #392]
  4051e0:	ldr	x0, [sp, #368]
  4051e4:	orr	x0, x1, x0
  4051e8:	cmp	x0, #0x0
  4051ec:	b.ne	405244 <ferror@plt+0x35f4>  // b.any
  4051f0:	ldr	x1, [sp, #296]
  4051f4:	mov	x0, #0x7fff                	// #32767
  4051f8:	cmp	x1, x0
  4051fc:	b.ne	405230 <ferror@plt+0x35e0>  // b.any
  405200:	ldr	x1, [sp, #376]
  405204:	ldr	x0, [sp, #360]
  405208:	orr	x0, x1, x0
  40520c:	cmp	x0, #0x0
  405210:	b.eq	405230 <ferror@plt+0x35e0>  // b.none
  405214:	ldr	x0, [sp, #376]
  405218:	and	x0, x0, #0x4000000000000
  40521c:	cmp	x0, #0x0
  405220:	b.ne	405230 <ferror@plt+0x35e0>  // b.any
  405224:	ldr	w0, [sp, #356]
  405228:	orr	w0, w0, #0x1
  40522c:	str	w0, [sp, #356]
  405230:	ldr	x0, [sp, #360]
  405234:	str	x0, [sp, #336]
  405238:	ldr	x0, [sp, #376]
  40523c:	str	x0, [sp, #328]
  405240:	b	405e74 <ferror@plt+0x4224>
  405244:	ldr	w0, [sp, #320]
  405248:	sub	w0, w0, #0x1
  40524c:	str	w0, [sp, #320]
  405250:	ldr	w0, [sp, #320]
  405254:	cmp	w0, #0x0
  405258:	b.ne	4052a4 <ferror@plt+0x3654>  // b.any
  40525c:	ldr	x1, [sp, #360]
  405260:	ldr	x0, [sp, #368]
  405264:	sub	x0, x1, x0
  405268:	str	x0, [sp, #208]
  40526c:	ldr	x1, [sp, #376]
  405270:	ldr	x0, [sp, #392]
  405274:	sub	x1, x1, x0
  405278:	ldr	x2, [sp, #208]
  40527c:	ldr	x0, [sp, #360]
  405280:	cmp	x2, x0
  405284:	cset	w0, hi  // hi = pmore
  405288:	and	w0, w0, #0xff
  40528c:	and	x0, x0, #0xff
  405290:	sub	x0, x1, x0
  405294:	str	x0, [sp, #328]
  405298:	ldr	x0, [sp, #208]
  40529c:	str	x0, [sp, #336]
  4052a0:	b	405c74 <ferror@plt+0x4024>
  4052a4:	ldr	x1, [sp, #296]
  4052a8:	mov	x0, #0x7fff                	// #32767
  4052ac:	cmp	x1, x0
  4052b0:	b.ne	40537c <ferror@plt+0x372c>  // b.any
  4052b4:	ldr	x1, [sp, #296]
  4052b8:	mov	x0, #0x7fff                	// #32767
  4052bc:	cmp	x1, x0
  4052c0:	b.ne	4052f4 <ferror@plt+0x36a4>  // b.any
  4052c4:	ldr	x1, [sp, #376]
  4052c8:	ldr	x0, [sp, #360]
  4052cc:	orr	x0, x1, x0
  4052d0:	cmp	x0, #0x0
  4052d4:	b.eq	4052f4 <ferror@plt+0x36a4>  // b.none
  4052d8:	ldr	x0, [sp, #376]
  4052dc:	and	x0, x0, #0x4000000000000
  4052e0:	cmp	x0, #0x0
  4052e4:	b.ne	4052f4 <ferror@plt+0x36a4>  // b.any
  4052e8:	ldr	w0, [sp, #356]
  4052ec:	orr	w0, w0, #0x1
  4052f0:	str	w0, [sp, #356]
  4052f4:	ldr	x0, [sp, #360]
  4052f8:	str	x0, [sp, #336]
  4052fc:	ldr	x0, [sp, #376]
  405300:	str	x0, [sp, #328]
  405304:	b	405e74 <ferror@plt+0x4224>
  405308:	ldr	x1, [sp, #296]
  40530c:	mov	x0, #0x7fff                	// #32767
  405310:	cmp	x1, x0
  405314:	b.ne	40536c <ferror@plt+0x371c>  // b.any
  405318:	ldr	x1, [sp, #296]
  40531c:	mov	x0, #0x7fff                	// #32767
  405320:	cmp	x1, x0
  405324:	b.ne	405358 <ferror@plt+0x3708>  // b.any
  405328:	ldr	x1, [sp, #376]
  40532c:	ldr	x0, [sp, #360]
  405330:	orr	x0, x1, x0
  405334:	cmp	x0, #0x0
  405338:	b.eq	405358 <ferror@plt+0x3708>  // b.none
  40533c:	ldr	x0, [sp, #376]
  405340:	and	x0, x0, #0x4000000000000
  405344:	cmp	x0, #0x0
  405348:	b.ne	405358 <ferror@plt+0x3708>  // b.any
  40534c:	ldr	w0, [sp, #356]
  405350:	orr	w0, w0, #0x1
  405354:	str	w0, [sp, #356]
  405358:	ldr	x0, [sp, #360]
  40535c:	str	x0, [sp, #336]
  405360:	ldr	x0, [sp, #376]
  405364:	str	x0, [sp, #328]
  405368:	b	405e74 <ferror@plt+0x4224>
  40536c:	ldr	x0, [sp, #392]
  405370:	orr	x0, x0, #0x8000000000000
  405374:	str	x0, [sp, #392]
  405378:	b	405380 <ferror@plt+0x3730>
  40537c:	nop
  405380:	ldr	w0, [sp, #320]
  405384:	cmp	w0, #0x74
  405388:	b.gt	40545c <ferror@plt+0x380c>
  40538c:	ldr	w0, [sp, #320]
  405390:	cmp	w0, #0x3f
  405394:	b.gt	4053fc <ferror@plt+0x37ac>
  405398:	mov	w1, #0x40                  	// #64
  40539c:	ldr	w0, [sp, #320]
  4053a0:	sub	w0, w1, w0
  4053a4:	ldr	x1, [sp, #392]
  4053a8:	lsl	x1, x1, x0
  4053ac:	ldr	w0, [sp, #320]
  4053b0:	ldr	x2, [sp, #368]
  4053b4:	lsr	x0, x2, x0
  4053b8:	orr	x1, x1, x0
  4053bc:	mov	w2, #0x40                  	// #64
  4053c0:	ldr	w0, [sp, #320]
  4053c4:	sub	w0, w2, w0
  4053c8:	ldr	x2, [sp, #368]
  4053cc:	lsl	x0, x2, x0
  4053d0:	cmp	x0, #0x0
  4053d4:	cset	w0, ne  // ne = any
  4053d8:	and	w0, w0, #0xff
  4053dc:	sxtw	x0, w0
  4053e0:	orr	x0, x1, x0
  4053e4:	str	x0, [sp, #368]
  4053e8:	ldr	w0, [sp, #320]
  4053ec:	ldr	x1, [sp, #392]
  4053f0:	lsr	x0, x1, x0
  4053f4:	str	x0, [sp, #392]
  4053f8:	b	40547c <ferror@plt+0x382c>
  4053fc:	ldr	w0, [sp, #320]
  405400:	sub	w0, w0, #0x40
  405404:	ldr	x1, [sp, #392]
  405408:	lsr	x1, x1, x0
  40540c:	ldr	w0, [sp, #320]
  405410:	cmp	w0, #0x40
  405414:	b.eq	405430 <ferror@plt+0x37e0>  // b.none
  405418:	mov	w2, #0x80                  	// #128
  40541c:	ldr	w0, [sp, #320]
  405420:	sub	w0, w2, w0
  405424:	ldr	x2, [sp, #392]
  405428:	lsl	x0, x2, x0
  40542c:	b	405434 <ferror@plt+0x37e4>
  405430:	mov	x0, #0x0                   	// #0
  405434:	ldr	x2, [sp, #368]
  405438:	orr	x0, x0, x2
  40543c:	cmp	x0, #0x0
  405440:	cset	w0, ne  // ne = any
  405444:	and	w0, w0, #0xff
  405448:	and	x0, x0, #0xff
  40544c:	orr	x0, x1, x0
  405450:	str	x0, [sp, #368]
  405454:	str	xzr, [sp, #392]
  405458:	b	40547c <ferror@plt+0x382c>
  40545c:	ldr	x1, [sp, #392]
  405460:	ldr	x0, [sp, #368]
  405464:	orr	x0, x1, x0
  405468:	cmp	x0, #0x0
  40546c:	b.eq	40547c <ferror@plt+0x382c>  // b.none
  405470:	mov	x0, #0x1                   	// #1
  405474:	str	x0, [sp, #368]
  405478:	str	xzr, [sp, #392]
  40547c:	ldr	x1, [sp, #360]
  405480:	ldr	x0, [sp, #368]
  405484:	sub	x0, x1, x0
  405488:	str	x0, [sp, #200]
  40548c:	ldr	x1, [sp, #376]
  405490:	ldr	x0, [sp, #392]
  405494:	sub	x1, x1, x0
  405498:	ldr	x2, [sp, #200]
  40549c:	ldr	x0, [sp, #360]
  4054a0:	cmp	x2, x0
  4054a4:	cset	w0, hi  // hi = pmore
  4054a8:	and	w0, w0, #0xff
  4054ac:	and	x0, x0, #0xff
  4054b0:	sub	x0, x1, x0
  4054b4:	str	x0, [sp, #328]
  4054b8:	ldr	x0, [sp, #200]
  4054bc:	str	x0, [sp, #336]
  4054c0:	b	405c74 <ferror@plt+0x4024>
  4054c4:	ldr	w0, [sp, #320]
  4054c8:	cmp	w0, #0x0
  4054cc:	b.ge	4057e0 <ferror@plt+0x3b90>  // b.tcont
  4054d0:	ldr	w0, [sp, #320]
  4054d4:	neg	w0, w0
  4054d8:	str	w0, [sp, #320]
  4054dc:	ldr	x0, [sp, #280]
  4054e0:	str	x0, [sp, #344]
  4054e4:	ldr	x0, [sp, #272]
  4054e8:	str	x0, [sp, #384]
  4054ec:	ldr	x0, [sp, #296]
  4054f0:	cmp	x0, #0x0
  4054f4:	b.ne	405624 <ferror@plt+0x39d4>  // b.any
  4054f8:	ldr	x1, [sp, #376]
  4054fc:	ldr	x0, [sp, #360]
  405500:	orr	x0, x1, x0
  405504:	cmp	x0, #0x0
  405508:	b.ne	405560 <ferror@plt+0x3910>  // b.any
  40550c:	ldr	x1, [sp, #280]
  405510:	mov	x0, #0x7fff                	// #32767
  405514:	cmp	x1, x0
  405518:	b.ne	40554c <ferror@plt+0x38fc>  // b.any
  40551c:	ldr	x1, [sp, #392]
  405520:	ldr	x0, [sp, #368]
  405524:	orr	x0, x1, x0
  405528:	cmp	x0, #0x0
  40552c:	b.eq	40554c <ferror@plt+0x38fc>  // b.none
  405530:	ldr	x0, [sp, #392]
  405534:	and	x0, x0, #0x4000000000000
  405538:	cmp	x0, #0x0
  40553c:	b.ne	40554c <ferror@plt+0x38fc>  // b.any
  405540:	ldr	w0, [sp, #356]
  405544:	orr	w0, w0, #0x1
  405548:	str	w0, [sp, #356]
  40554c:	ldr	x0, [sp, #368]
  405550:	str	x0, [sp, #336]
  405554:	ldr	x0, [sp, #392]
  405558:	str	x0, [sp, #328]
  40555c:	b	405e74 <ferror@plt+0x4224>
  405560:	ldr	w0, [sp, #320]
  405564:	sub	w0, w0, #0x1
  405568:	str	w0, [sp, #320]
  40556c:	ldr	w0, [sp, #320]
  405570:	cmp	w0, #0x0
  405574:	b.ne	4055c0 <ferror@plt+0x3970>  // b.any
  405578:	ldr	x1, [sp, #368]
  40557c:	ldr	x0, [sp, #360]
  405580:	sub	x0, x1, x0
  405584:	str	x0, [sp, #224]
  405588:	ldr	x1, [sp, #392]
  40558c:	ldr	x0, [sp, #376]
  405590:	sub	x1, x1, x0
  405594:	ldr	x2, [sp, #224]
  405598:	ldr	x0, [sp, #368]
  40559c:	cmp	x2, x0
  4055a0:	cset	w0, hi  // hi = pmore
  4055a4:	and	w0, w0, #0xff
  4055a8:	and	x0, x0, #0xff
  4055ac:	sub	x0, x1, x0
  4055b0:	str	x0, [sp, #328]
  4055b4:	ldr	x0, [sp, #224]
  4055b8:	str	x0, [sp, #336]
  4055bc:	b	405c74 <ferror@plt+0x4024>
  4055c0:	ldr	x1, [sp, #280]
  4055c4:	mov	x0, #0x7fff                	// #32767
  4055c8:	cmp	x1, x0
  4055cc:	b.ne	405698 <ferror@plt+0x3a48>  // b.any
  4055d0:	ldr	x1, [sp, #280]
  4055d4:	mov	x0, #0x7fff                	// #32767
  4055d8:	cmp	x1, x0
  4055dc:	b.ne	405610 <ferror@plt+0x39c0>  // b.any
  4055e0:	ldr	x1, [sp, #392]
  4055e4:	ldr	x0, [sp, #368]
  4055e8:	orr	x0, x1, x0
  4055ec:	cmp	x0, #0x0
  4055f0:	b.eq	405610 <ferror@plt+0x39c0>  // b.none
  4055f4:	ldr	x0, [sp, #392]
  4055f8:	and	x0, x0, #0x4000000000000
  4055fc:	cmp	x0, #0x0
  405600:	b.ne	405610 <ferror@plt+0x39c0>  // b.any
  405604:	ldr	w0, [sp, #356]
  405608:	orr	w0, w0, #0x1
  40560c:	str	w0, [sp, #356]
  405610:	ldr	x0, [sp, #368]
  405614:	str	x0, [sp, #336]
  405618:	ldr	x0, [sp, #392]
  40561c:	str	x0, [sp, #328]
  405620:	b	405e74 <ferror@plt+0x4224>
  405624:	ldr	x1, [sp, #280]
  405628:	mov	x0, #0x7fff                	// #32767
  40562c:	cmp	x1, x0
  405630:	b.ne	405688 <ferror@plt+0x3a38>  // b.any
  405634:	ldr	x1, [sp, #280]
  405638:	mov	x0, #0x7fff                	// #32767
  40563c:	cmp	x1, x0
  405640:	b.ne	405674 <ferror@plt+0x3a24>  // b.any
  405644:	ldr	x1, [sp, #392]
  405648:	ldr	x0, [sp, #368]
  40564c:	orr	x0, x1, x0
  405650:	cmp	x0, #0x0
  405654:	b.eq	405674 <ferror@plt+0x3a24>  // b.none
  405658:	ldr	x0, [sp, #392]
  40565c:	and	x0, x0, #0x4000000000000
  405660:	cmp	x0, #0x0
  405664:	b.ne	405674 <ferror@plt+0x3a24>  // b.any
  405668:	ldr	w0, [sp, #356]
  40566c:	orr	w0, w0, #0x1
  405670:	str	w0, [sp, #356]
  405674:	ldr	x0, [sp, #368]
  405678:	str	x0, [sp, #336]
  40567c:	ldr	x0, [sp, #392]
  405680:	str	x0, [sp, #328]
  405684:	b	405e74 <ferror@plt+0x4224>
  405688:	ldr	x0, [sp, #376]
  40568c:	orr	x0, x0, #0x8000000000000
  405690:	str	x0, [sp, #376]
  405694:	b	40569c <ferror@plt+0x3a4c>
  405698:	nop
  40569c:	ldr	w0, [sp, #320]
  4056a0:	cmp	w0, #0x74
  4056a4:	b.gt	405778 <ferror@plt+0x3b28>
  4056a8:	ldr	w0, [sp, #320]
  4056ac:	cmp	w0, #0x3f
  4056b0:	b.gt	405718 <ferror@plt+0x3ac8>
  4056b4:	mov	w1, #0x40                  	// #64
  4056b8:	ldr	w0, [sp, #320]
  4056bc:	sub	w0, w1, w0
  4056c0:	ldr	x1, [sp, #376]
  4056c4:	lsl	x1, x1, x0
  4056c8:	ldr	w0, [sp, #320]
  4056cc:	ldr	x2, [sp, #360]
  4056d0:	lsr	x0, x2, x0
  4056d4:	orr	x1, x1, x0
  4056d8:	mov	w2, #0x40                  	// #64
  4056dc:	ldr	w0, [sp, #320]
  4056e0:	sub	w0, w2, w0
  4056e4:	ldr	x2, [sp, #360]
  4056e8:	lsl	x0, x2, x0
  4056ec:	cmp	x0, #0x0
  4056f0:	cset	w0, ne  // ne = any
  4056f4:	and	w0, w0, #0xff
  4056f8:	sxtw	x0, w0
  4056fc:	orr	x0, x1, x0
  405700:	str	x0, [sp, #360]
  405704:	ldr	w0, [sp, #320]
  405708:	ldr	x1, [sp, #376]
  40570c:	lsr	x0, x1, x0
  405710:	str	x0, [sp, #376]
  405714:	b	405798 <ferror@plt+0x3b48>
  405718:	ldr	w0, [sp, #320]
  40571c:	sub	w0, w0, #0x40
  405720:	ldr	x1, [sp, #376]
  405724:	lsr	x1, x1, x0
  405728:	ldr	w0, [sp, #320]
  40572c:	cmp	w0, #0x40
  405730:	b.eq	40574c <ferror@plt+0x3afc>  // b.none
  405734:	mov	w2, #0x80                  	// #128
  405738:	ldr	w0, [sp, #320]
  40573c:	sub	w0, w2, w0
  405740:	ldr	x2, [sp, #376]
  405744:	lsl	x0, x2, x0
  405748:	b	405750 <ferror@plt+0x3b00>
  40574c:	mov	x0, #0x0                   	// #0
  405750:	ldr	x2, [sp, #360]
  405754:	orr	x0, x0, x2
  405758:	cmp	x0, #0x0
  40575c:	cset	w0, ne  // ne = any
  405760:	and	w0, w0, #0xff
  405764:	and	x0, x0, #0xff
  405768:	orr	x0, x1, x0
  40576c:	str	x0, [sp, #360]
  405770:	str	xzr, [sp, #376]
  405774:	b	405798 <ferror@plt+0x3b48>
  405778:	ldr	x1, [sp, #376]
  40577c:	ldr	x0, [sp, #360]
  405780:	orr	x0, x1, x0
  405784:	cmp	x0, #0x0
  405788:	b.eq	405798 <ferror@plt+0x3b48>  // b.none
  40578c:	mov	x0, #0x1                   	// #1
  405790:	str	x0, [sp, #360]
  405794:	str	xzr, [sp, #376]
  405798:	ldr	x1, [sp, #368]
  40579c:	ldr	x0, [sp, #360]
  4057a0:	sub	x0, x1, x0
  4057a4:	str	x0, [sp, #216]
  4057a8:	ldr	x1, [sp, #392]
  4057ac:	ldr	x0, [sp, #376]
  4057b0:	sub	x1, x1, x0
  4057b4:	ldr	x2, [sp, #216]
  4057b8:	ldr	x0, [sp, #368]
  4057bc:	cmp	x2, x0
  4057c0:	cset	w0, hi  // hi = pmore
  4057c4:	and	w0, w0, #0xff
  4057c8:	and	x0, x0, #0xff
  4057cc:	sub	x0, x1, x0
  4057d0:	str	x0, [sp, #328]
  4057d4:	ldr	x0, [sp, #216]
  4057d8:	str	x0, [sp, #336]
  4057dc:	b	405c74 <ferror@plt+0x4024>
  4057e0:	ldr	x0, [sp, #296]
  4057e4:	add	x0, x0, #0x1
  4057e8:	and	x0, x0, #0x7ffe
  4057ec:	cmp	x0, #0x0
  4057f0:	b.ne	405b88 <ferror@plt+0x3f38>  // b.any
  4057f4:	ldr	x0, [sp, #296]
  4057f8:	cmp	x0, #0x0
  4057fc:	b.ne	405978 <ferror@plt+0x3d28>  // b.any
  405800:	str	xzr, [sp, #344]
  405804:	ldr	x1, [sp, #376]
  405808:	ldr	x0, [sp, #360]
  40580c:	orr	x0, x1, x0
  405810:	cmp	x0, #0x0
  405814:	b.ne	405868 <ferror@plt+0x3c18>  // b.any
  405818:	ldr	x0, [sp, #368]
  40581c:	str	x0, [sp, #336]
  405820:	ldr	x0, [sp, #392]
  405824:	str	x0, [sp, #328]
  405828:	ldr	x1, [sp, #392]
  40582c:	ldr	x0, [sp, #368]
  405830:	orr	x0, x1, x0
  405834:	cmp	x0, #0x0
  405838:	b.ne	40585c <ferror@plt+0x3c0c>  // b.any
  40583c:	ldr	x0, [sp, #304]
  405840:	and	x0, x0, #0xc00000
  405844:	cmp	x0, #0x800, lsl #12
  405848:	cset	w0, eq  // eq = none
  40584c:	and	w0, w0, #0xff
  405850:	and	x0, x0, #0xff
  405854:	str	x0, [sp, #384]
  405858:	b	405e74 <ferror@plt+0x4224>
  40585c:	ldr	x0, [sp, #272]
  405860:	str	x0, [sp, #384]
  405864:	b	405e74 <ferror@plt+0x4224>
  405868:	ldr	x1, [sp, #392]
  40586c:	ldr	x0, [sp, #368]
  405870:	orr	x0, x1, x0
  405874:	cmp	x0, #0x0
  405878:	b.ne	405898 <ferror@plt+0x3c48>  // b.any
  40587c:	ldr	x0, [sp, #360]
  405880:	str	x0, [sp, #336]
  405884:	ldr	x0, [sp, #376]
  405888:	str	x0, [sp, #328]
  40588c:	ldr	x0, [sp, #288]
  405890:	str	x0, [sp, #384]
  405894:	b	405e74 <ferror@plt+0x4224>
  405898:	ldr	x1, [sp, #360]
  40589c:	ldr	x0, [sp, #368]
  4058a0:	sub	x0, x1, x0
  4058a4:	str	x0, [sp, #240]
  4058a8:	ldr	x1, [sp, #376]
  4058ac:	ldr	x0, [sp, #392]
  4058b0:	sub	x1, x1, x0
  4058b4:	ldr	x2, [sp, #240]
  4058b8:	ldr	x0, [sp, #360]
  4058bc:	cmp	x2, x0
  4058c0:	cset	w0, hi  // hi = pmore
  4058c4:	and	w0, w0, #0xff
  4058c8:	and	x0, x0, #0xff
  4058cc:	sub	x0, x1, x0
  4058d0:	str	x0, [sp, #328]
  4058d4:	ldr	x0, [sp, #240]
  4058d8:	str	x0, [sp, #336]
  4058dc:	ldr	x0, [sp, #288]
  4058e0:	str	x0, [sp, #384]
  4058e4:	ldr	x0, [sp, #328]
  4058e8:	and	x0, x0, #0x8000000000000
  4058ec:	cmp	x0, #0x0
  4058f0:	b.eq	405944 <ferror@plt+0x3cf4>  // b.none
  4058f4:	ldr	x1, [sp, #368]
  4058f8:	ldr	x0, [sp, #360]
  4058fc:	sub	x0, x1, x0
  405900:	str	x0, [sp, #232]
  405904:	ldr	x1, [sp, #392]
  405908:	ldr	x0, [sp, #376]
  40590c:	sub	x1, x1, x0
  405910:	ldr	x2, [sp, #232]
  405914:	ldr	x0, [sp, #368]
  405918:	cmp	x2, x0
  40591c:	cset	w0, hi  // hi = pmore
  405920:	and	w0, w0, #0xff
  405924:	and	x0, x0, #0xff
  405928:	sub	x0, x1, x0
  40592c:	str	x0, [sp, #328]
  405930:	ldr	x0, [sp, #232]
  405934:	str	x0, [sp, #336]
  405938:	ldr	x0, [sp, #272]
  40593c:	str	x0, [sp, #384]
  405940:	b	405e68 <ferror@plt+0x4218>
  405944:	ldr	x1, [sp, #328]
  405948:	ldr	x0, [sp, #336]
  40594c:	orr	x0, x1, x0
  405950:	cmp	x0, #0x0
  405954:	b.ne	405e68 <ferror@plt+0x4218>  // b.any
  405958:	ldr	x0, [sp, #304]
  40595c:	and	x0, x0, #0xc00000
  405960:	cmp	x0, #0x800, lsl #12
  405964:	cset	w0, eq  // eq = none
  405968:	and	w0, w0, #0xff
  40596c:	and	x0, x0, #0xff
  405970:	str	x0, [sp, #384]
  405974:	b	405e68 <ferror@plt+0x4218>
  405978:	ldr	x1, [sp, #296]
  40597c:	mov	x0, #0x7fff                	// #32767
  405980:	cmp	x1, x0
  405984:	b.ne	4059b8 <ferror@plt+0x3d68>  // b.any
  405988:	ldr	x1, [sp, #376]
  40598c:	ldr	x0, [sp, #360]
  405990:	orr	x0, x1, x0
  405994:	cmp	x0, #0x0
  405998:	b.eq	4059b8 <ferror@plt+0x3d68>  // b.none
  40599c:	ldr	x0, [sp, #376]
  4059a0:	and	x0, x0, #0x4000000000000
  4059a4:	cmp	x0, #0x0
  4059a8:	b.ne	4059b8 <ferror@plt+0x3d68>  // b.any
  4059ac:	ldr	w0, [sp, #356]
  4059b0:	orr	w0, w0, #0x1
  4059b4:	str	w0, [sp, #356]
  4059b8:	ldr	x1, [sp, #280]
  4059bc:	mov	x0, #0x7fff                	// #32767
  4059c0:	cmp	x1, x0
  4059c4:	b.ne	4059f8 <ferror@plt+0x3da8>  // b.any
  4059c8:	ldr	x1, [sp, #392]
  4059cc:	ldr	x0, [sp, #368]
  4059d0:	orr	x0, x1, x0
  4059d4:	cmp	x0, #0x0
  4059d8:	b.eq	4059f8 <ferror@plt+0x3da8>  // b.none
  4059dc:	ldr	x0, [sp, #392]
  4059e0:	and	x0, x0, #0x4000000000000
  4059e4:	cmp	x0, #0x0
  4059e8:	b.ne	4059f8 <ferror@plt+0x3da8>  // b.any
  4059ec:	ldr	w0, [sp, #356]
  4059f0:	orr	w0, w0, #0x1
  4059f4:	str	w0, [sp, #356]
  4059f8:	mov	x0, #0x7fff                	// #32767
  4059fc:	str	x0, [sp, #344]
  405a00:	ldr	x1, [sp, #376]
  405a04:	ldr	x0, [sp, #360]
  405a08:	orr	x0, x1, x0
  405a0c:	cmp	x0, #0x0
  405a10:	b.ne	405a8c <ferror@plt+0x3e3c>  // b.any
  405a14:	ldr	x1, [sp, #392]
  405a18:	ldr	x0, [sp, #368]
  405a1c:	orr	x0, x1, x0
  405a20:	cmp	x0, #0x0
  405a24:	b.ne	405a70 <ferror@plt+0x3e20>  // b.any
  405a28:	str	xzr, [sp, #384]
  405a2c:	mov	x0, #0xffffffffffffffff    	// #-1
  405a30:	str	x0, [sp, #336]
  405a34:	mov	x0, #0xffffffffffff        	// #281474976710655
  405a38:	str	x0, [sp, #328]
  405a3c:	ldr	x0, [sp, #328]
  405a40:	lsl	x1, x0, #3
  405a44:	ldr	x0, [sp, #336]
  405a48:	lsr	x0, x0, #61
  405a4c:	orr	x0, x1, x0
  405a50:	str	x0, [sp, #328]
  405a54:	ldr	x0, [sp, #336]
  405a58:	lsl	x0, x0, #3
  405a5c:	str	x0, [sp, #336]
  405a60:	ldr	w0, [sp, #356]
  405a64:	orr	w0, w0, #0x1
  405a68:	str	w0, [sp, #356]
  405a6c:	b	405e74 <ferror@plt+0x4224>
  405a70:	ldr	x0, [sp, #272]
  405a74:	str	x0, [sp, #384]
  405a78:	ldr	x0, [sp, #368]
  405a7c:	str	x0, [sp, #336]
  405a80:	ldr	x0, [sp, #392]
  405a84:	str	x0, [sp, #328]
  405a88:	b	405e74 <ferror@plt+0x4224>
  405a8c:	ldr	x1, [sp, #392]
  405a90:	ldr	x0, [sp, #368]
  405a94:	orr	x0, x1, x0
  405a98:	cmp	x0, #0x0
  405a9c:	b.ne	405abc <ferror@plt+0x3e6c>  // b.any
  405aa0:	ldr	x0, [sp, #288]
  405aa4:	str	x0, [sp, #384]
  405aa8:	ldr	x0, [sp, #360]
  405aac:	str	x0, [sp, #336]
  405ab0:	ldr	x0, [sp, #376]
  405ab4:	str	x0, [sp, #328]
  405ab8:	b	405e74 <ferror@plt+0x4224>
  405abc:	ldr	x0, [sp, #360]
  405ac0:	lsr	x1, x0, #3
  405ac4:	ldr	x0, [sp, #376]
  405ac8:	lsl	x0, x0, #61
  405acc:	orr	x0, x1, x0
  405ad0:	str	x0, [sp, #360]
  405ad4:	ldr	x0, [sp, #376]
  405ad8:	lsr	x0, x0, #3
  405adc:	str	x0, [sp, #376]
  405ae0:	ldr	x0, [sp, #368]
  405ae4:	lsr	x1, x0, #3
  405ae8:	ldr	x0, [sp, #392]
  405aec:	lsl	x0, x0, #61
  405af0:	orr	x0, x1, x0
  405af4:	str	x0, [sp, #368]
  405af8:	ldr	x0, [sp, #392]
  405afc:	lsr	x0, x0, #3
  405b00:	str	x0, [sp, #392]
  405b04:	ldr	x0, [sp, #376]
  405b08:	and	x0, x0, #0x800000000000
  405b0c:	cmp	x0, #0x0
  405b10:	b.eq	405b40 <ferror@plt+0x3ef0>  // b.none
  405b14:	ldr	x0, [sp, #392]
  405b18:	and	x0, x0, #0x800000000000
  405b1c:	cmp	x0, #0x0
  405b20:	b.ne	405b40 <ferror@plt+0x3ef0>  // b.any
  405b24:	ldr	x0, [sp, #272]
  405b28:	str	x0, [sp, #384]
  405b2c:	ldr	x0, [sp, #368]
  405b30:	str	x0, [sp, #336]
  405b34:	ldr	x0, [sp, #392]
  405b38:	str	x0, [sp, #328]
  405b3c:	b	405b58 <ferror@plt+0x3f08>
  405b40:	ldr	x0, [sp, #288]
  405b44:	str	x0, [sp, #384]
  405b48:	ldr	x0, [sp, #360]
  405b4c:	str	x0, [sp, #336]
  405b50:	ldr	x0, [sp, #376]
  405b54:	str	x0, [sp, #328]
  405b58:	mov	x0, #0x3                   	// #3
  405b5c:	str	x0, [sp, #248]
  405b60:	ldr	x0, [sp, #328]
  405b64:	lsl	x1, x0, #3
  405b68:	ldr	x0, [sp, #336]
  405b6c:	lsr	x0, x0, #61
  405b70:	orr	x0, x1, x0
  405b74:	str	x0, [sp, #328]
  405b78:	ldr	x0, [sp, #336]
  405b7c:	lsl	x0, x0, #3
  405b80:	str	x0, [sp, #336]
  405b84:	b	405e74 <ferror@plt+0x4224>
  405b88:	ldr	x0, [sp, #296]
  405b8c:	str	x0, [sp, #344]
  405b90:	ldr	x1, [sp, #360]
  405b94:	ldr	x0, [sp, #368]
  405b98:	sub	x0, x1, x0
  405b9c:	str	x0, [sp, #264]
  405ba0:	ldr	x1, [sp, #376]
  405ba4:	ldr	x0, [sp, #392]
  405ba8:	sub	x1, x1, x0
  405bac:	ldr	x2, [sp, #264]
  405bb0:	ldr	x0, [sp, #360]
  405bb4:	cmp	x2, x0
  405bb8:	cset	w0, hi  // hi = pmore
  405bbc:	and	w0, w0, #0xff
  405bc0:	and	x0, x0, #0xff
  405bc4:	sub	x0, x1, x0
  405bc8:	str	x0, [sp, #328]
  405bcc:	ldr	x0, [sp, #264]
  405bd0:	str	x0, [sp, #336]
  405bd4:	ldr	x0, [sp, #288]
  405bd8:	str	x0, [sp, #384]
  405bdc:	ldr	x0, [sp, #328]
  405be0:	and	x0, x0, #0x8000000000000
  405be4:	cmp	x0, #0x0
  405be8:	b.eq	405c3c <ferror@plt+0x3fec>  // b.none
  405bec:	ldr	x1, [sp, #368]
  405bf0:	ldr	x0, [sp, #360]
  405bf4:	sub	x0, x1, x0
  405bf8:	str	x0, [sp, #256]
  405bfc:	ldr	x1, [sp, #392]
  405c00:	ldr	x0, [sp, #376]
  405c04:	sub	x1, x1, x0
  405c08:	ldr	x2, [sp, #256]
  405c0c:	ldr	x0, [sp, #368]
  405c10:	cmp	x2, x0
  405c14:	cset	w0, hi  // hi = pmore
  405c18:	and	w0, w0, #0xff
  405c1c:	and	x0, x0, #0xff
  405c20:	sub	x0, x1, x0
  405c24:	str	x0, [sp, #328]
  405c28:	ldr	x0, [sp, #256]
  405c2c:	str	x0, [sp, #336]
  405c30:	ldr	x0, [sp, #272]
  405c34:	str	x0, [sp, #384]
  405c38:	b	405c94 <ferror@plt+0x4044>
  405c3c:	ldr	x1, [sp, #328]
  405c40:	ldr	x0, [sp, #336]
  405c44:	orr	x0, x1, x0
  405c48:	cmp	x0, #0x0
  405c4c:	b.ne	405c94 <ferror@plt+0x4044>  // b.any
  405c50:	str	xzr, [sp, #344]
  405c54:	ldr	x0, [sp, #304]
  405c58:	and	x0, x0, #0xc00000
  405c5c:	cmp	x0, #0x800, lsl #12
  405c60:	cset	w0, eq  // eq = none
  405c64:	and	w0, w0, #0xff
  405c68:	and	x0, x0, #0xff
  405c6c:	str	x0, [sp, #384]
  405c70:	b	405e74 <ferror@plt+0x4224>
  405c74:	ldr	x0, [sp, #328]
  405c78:	and	x0, x0, #0x8000000000000
  405c7c:	cmp	x0, #0x0
  405c80:	b.eq	405e70 <ferror@plt+0x4220>  // b.none
  405c84:	ldr	x0, [sp, #328]
  405c88:	and	x0, x0, #0x7ffffffffffff
  405c8c:	str	x0, [sp, #328]
  405c90:	b	405c98 <ferror@plt+0x4048>
  405c94:	nop
  405c98:	ldr	x0, [sp, #328]
  405c9c:	cmp	x0, #0x0
  405ca0:	b.eq	405cb4 <ferror@plt+0x4064>  // b.none
  405ca4:	ldr	x0, [sp, #328]
  405ca8:	clz	x0, x0
  405cac:	str	w0, [sp, #316]
  405cb0:	b	405ccc <ferror@plt+0x407c>
  405cb4:	ldr	x0, [sp, #336]
  405cb8:	clz	x0, x0
  405cbc:	str	w0, [sp, #316]
  405cc0:	ldr	w0, [sp, #316]
  405cc4:	add	w0, w0, #0x40
  405cc8:	str	w0, [sp, #316]
  405ccc:	ldr	w0, [sp, #316]
  405cd0:	sub	w0, w0, #0xc
  405cd4:	str	w0, [sp, #316]
  405cd8:	ldr	w0, [sp, #316]
  405cdc:	cmp	w0, #0x3f
  405ce0:	b.gt	405d20 <ferror@plt+0x40d0>
  405ce4:	ldr	w0, [sp, #316]
  405ce8:	ldr	x1, [sp, #328]
  405cec:	lsl	x1, x1, x0
  405cf0:	mov	w2, #0x40                  	// #64
  405cf4:	ldr	w0, [sp, #316]
  405cf8:	sub	w0, w2, w0
  405cfc:	ldr	x2, [sp, #336]
  405d00:	lsr	x0, x2, x0
  405d04:	orr	x0, x1, x0
  405d08:	str	x0, [sp, #328]
  405d0c:	ldr	w0, [sp, #316]
  405d10:	ldr	x1, [sp, #336]
  405d14:	lsl	x0, x1, x0
  405d18:	str	x0, [sp, #336]
  405d1c:	b	405d38 <ferror@plt+0x40e8>
  405d20:	ldr	w0, [sp, #316]
  405d24:	sub	w0, w0, #0x40
  405d28:	ldr	x1, [sp, #336]
  405d2c:	lsl	x0, x1, x0
  405d30:	str	x0, [sp, #328]
  405d34:	str	xzr, [sp, #336]
  405d38:	ldrsw	x0, [sp, #316]
  405d3c:	ldr	x1, [sp, #344]
  405d40:	cmp	x1, x0
  405d44:	b.gt	405e30 <ferror@plt+0x41e0>
  405d48:	ldr	w0, [sp, #316]
  405d4c:	ldr	x1, [sp, #344]
  405d50:	sub	w0, w0, w1
  405d54:	add	w0, w0, #0x1
  405d58:	str	w0, [sp, #316]
  405d5c:	ldr	w0, [sp, #316]
  405d60:	cmp	w0, #0x3f
  405d64:	b.gt	405dcc <ferror@plt+0x417c>
  405d68:	mov	w1, #0x40                  	// #64
  405d6c:	ldr	w0, [sp, #316]
  405d70:	sub	w0, w1, w0
  405d74:	ldr	x1, [sp, #328]
  405d78:	lsl	x1, x1, x0
  405d7c:	ldr	w0, [sp, #316]
  405d80:	ldr	x2, [sp, #336]
  405d84:	lsr	x0, x2, x0
  405d88:	orr	x1, x1, x0
  405d8c:	mov	w2, #0x40                  	// #64
  405d90:	ldr	w0, [sp, #316]
  405d94:	sub	w0, w2, w0
  405d98:	ldr	x2, [sp, #336]
  405d9c:	lsl	x0, x2, x0
  405da0:	cmp	x0, #0x0
  405da4:	cset	w0, ne  // ne = any
  405da8:	and	w0, w0, #0xff
  405dac:	sxtw	x0, w0
  405db0:	orr	x0, x1, x0
  405db4:	str	x0, [sp, #336]
  405db8:	ldr	w0, [sp, #316]
  405dbc:	ldr	x1, [sp, #328]
  405dc0:	lsr	x0, x1, x0
  405dc4:	str	x0, [sp, #328]
  405dc8:	b	405e28 <ferror@plt+0x41d8>
  405dcc:	ldr	w0, [sp, #316]
  405dd0:	sub	w0, w0, #0x40
  405dd4:	ldr	x1, [sp, #328]
  405dd8:	lsr	x1, x1, x0
  405ddc:	ldr	w0, [sp, #316]
  405de0:	cmp	w0, #0x40
  405de4:	b.eq	405e00 <ferror@plt+0x41b0>  // b.none
  405de8:	mov	w2, #0x80                  	// #128
  405dec:	ldr	w0, [sp, #316]
  405df0:	sub	w0, w2, w0
  405df4:	ldr	x2, [sp, #328]
  405df8:	lsl	x0, x2, x0
  405dfc:	b	405e04 <ferror@plt+0x41b4>
  405e00:	mov	x0, #0x0                   	// #0
  405e04:	ldr	x2, [sp, #336]
  405e08:	orr	x0, x0, x2
  405e0c:	cmp	x0, #0x0
  405e10:	cset	w0, ne  // ne = any
  405e14:	and	w0, w0, #0xff
  405e18:	and	x0, x0, #0xff
  405e1c:	orr	x0, x1, x0
  405e20:	str	x0, [sp, #336]
  405e24:	str	xzr, [sp, #328]
  405e28:	str	xzr, [sp, #344]
  405e2c:	b	405e74 <ferror@plt+0x4224>
  405e30:	ldrsw	x0, [sp, #316]
  405e34:	ldr	x1, [sp, #344]
  405e38:	sub	x0, x1, x0
  405e3c:	str	x0, [sp, #344]
  405e40:	ldr	x0, [sp, #328]
  405e44:	and	x0, x0, #0xfff7ffffffffffff
  405e48:	str	x0, [sp, #328]
  405e4c:	b	405e74 <ferror@plt+0x4224>
  405e50:	nop
  405e54:	b	405e74 <ferror@plt+0x4224>
  405e58:	nop
  405e5c:	b	405e74 <ferror@plt+0x4224>
  405e60:	nop
  405e64:	b	405e74 <ferror@plt+0x4224>
  405e68:	nop
  405e6c:	b	405e74 <ferror@plt+0x4224>
  405e70:	nop
  405e74:	ldr	x0, [sp, #344]
  405e78:	cmp	x0, #0x0
  405e7c:	b.ne	405e9c <ferror@plt+0x424c>  // b.any
  405e80:	ldr	x1, [sp, #328]
  405e84:	ldr	x0, [sp, #336]
  405e88:	orr	x0, x1, x0
  405e8c:	cmp	x0, #0x0
  405e90:	b.eq	405e9c <ferror@plt+0x424c>  // b.none
  405e94:	mov	w0, #0x1                   	// #1
  405e98:	b	405ea0 <ferror@plt+0x4250>
  405e9c:	mov	w0, #0x0                   	// #0
  405ea0:	str	w0, [sp, #148]
  405ea4:	ldr	x0, [sp, #336]
  405ea8:	and	x0, x0, #0x7
  405eac:	cmp	x0, #0x0
  405eb0:	b.eq	405ff8 <ferror@plt+0x43a8>  // b.none
  405eb4:	ldr	w0, [sp, #356]
  405eb8:	orr	w0, w0, #0x10
  405ebc:	str	w0, [sp, #356]
  405ec0:	ldr	x0, [sp, #304]
  405ec4:	and	x0, x0, #0xc00000
  405ec8:	cmp	x0, #0xc00, lsl #12
  405ecc:	b.eq	406000 <ferror@plt+0x43b0>  // b.none
  405ed0:	cmp	x0, #0xc00, lsl #12
  405ed4:	b.hi	406004 <ferror@plt+0x43b4>  // b.pmore
  405ed8:	cmp	x0, #0x800, lsl #12
  405edc:	b.eq	405fa0 <ferror@plt+0x4350>  // b.none
  405ee0:	cmp	x0, #0x800, lsl #12
  405ee4:	b.hi	406004 <ferror@plt+0x43b4>  // b.pmore
  405ee8:	cmp	x0, #0x0
  405eec:	b.eq	405efc <ferror@plt+0x42ac>  // b.none
  405ef0:	cmp	x0, #0x400, lsl #12
  405ef4:	b.eq	405f48 <ferror@plt+0x42f8>  // b.none
  405ef8:	b	406004 <ferror@plt+0x43b4>
  405efc:	ldr	x0, [sp, #336]
  405f00:	and	x0, x0, #0xf
  405f04:	cmp	x0, #0x4
  405f08:	b.eq	406000 <ferror@plt+0x43b0>  // b.none
  405f0c:	ldr	x0, [sp, #336]
  405f10:	add	x0, x0, #0x4
  405f14:	str	x0, [sp, #120]
  405f18:	ldr	x1, [sp, #120]
  405f1c:	ldr	x0, [sp, #336]
  405f20:	cmp	x1, x0
  405f24:	cset	w0, cc  // cc = lo, ul, last
  405f28:	and	w0, w0, #0xff
  405f2c:	and	x0, x0, #0xff
  405f30:	ldr	x1, [sp, #328]
  405f34:	add	x0, x1, x0
  405f38:	str	x0, [sp, #328]
  405f3c:	ldr	x0, [sp, #120]
  405f40:	str	x0, [sp, #336]
  405f44:	b	406000 <ferror@plt+0x43b0>
  405f48:	ldr	x0, [sp, #384]
  405f4c:	cmp	x0, #0x0
  405f50:	b.ne	406000 <ferror@plt+0x43b0>  // b.any
  405f54:	ldr	x0, [sp, #336]
  405f58:	and	x0, x0, #0x7
  405f5c:	cmp	x0, #0x0
  405f60:	b.eq	406000 <ferror@plt+0x43b0>  // b.none
  405f64:	ldr	x0, [sp, #336]
  405f68:	add	x0, x0, #0x8
  405f6c:	str	x0, [sp, #128]
  405f70:	ldr	x1, [sp, #128]
  405f74:	ldr	x0, [sp, #336]
  405f78:	cmp	x1, x0
  405f7c:	cset	w0, cc  // cc = lo, ul, last
  405f80:	and	w0, w0, #0xff
  405f84:	and	x0, x0, #0xff
  405f88:	ldr	x1, [sp, #328]
  405f8c:	add	x0, x1, x0
  405f90:	str	x0, [sp, #328]
  405f94:	ldr	x0, [sp, #128]
  405f98:	str	x0, [sp, #336]
  405f9c:	b	406000 <ferror@plt+0x43b0>
  405fa0:	ldr	x0, [sp, #384]
  405fa4:	cmp	x0, #0x0
  405fa8:	b.eq	406000 <ferror@plt+0x43b0>  // b.none
  405fac:	ldr	x0, [sp, #336]
  405fb0:	and	x0, x0, #0x7
  405fb4:	cmp	x0, #0x0
  405fb8:	b.eq	406000 <ferror@plt+0x43b0>  // b.none
  405fbc:	ldr	x0, [sp, #336]
  405fc0:	add	x0, x0, #0x8
  405fc4:	str	x0, [sp, #136]
  405fc8:	ldr	x1, [sp, #136]
  405fcc:	ldr	x0, [sp, #336]
  405fd0:	cmp	x1, x0
  405fd4:	cset	w0, cc  // cc = lo, ul, last
  405fd8:	and	w0, w0, #0xff
  405fdc:	and	x0, x0, #0xff
  405fe0:	ldr	x1, [sp, #328]
  405fe4:	add	x0, x1, x0
  405fe8:	str	x0, [sp, #328]
  405fec:	ldr	x0, [sp, #136]
  405ff0:	str	x0, [sp, #336]
  405ff4:	b	406000 <ferror@plt+0x43b0>
  405ff8:	nop
  405ffc:	b	406004 <ferror@plt+0x43b4>
  406000:	nop
  406004:	ldr	w0, [sp, #148]
  406008:	cmp	w0, #0x0
  40600c:	b.eq	40603c <ferror@plt+0x43ec>  // b.none
  406010:	ldr	w0, [sp, #356]
  406014:	and	w0, w0, #0x10
  406018:	cmp	w0, #0x0
  40601c:	b.ne	406030 <ferror@plt+0x43e0>  // b.any
  406020:	ldr	x0, [sp, #304]
  406024:	and	x0, x0, #0x800
  406028:	cmp	x0, #0x0
  40602c:	b.eq	40603c <ferror@plt+0x43ec>  // b.none
  406030:	ldr	w0, [sp, #356]
  406034:	orr	w0, w0, #0x8
  406038:	str	w0, [sp, #356]
  40603c:	ldr	x0, [sp, #328]
  406040:	and	x0, x0, #0x8000000000000
  406044:	cmp	x0, #0x0
  406048:	b.eq	406100 <ferror@plt+0x44b0>  // b.none
  40604c:	ldr	x0, [sp, #328]
  406050:	and	x0, x0, #0xfff7ffffffffffff
  406054:	str	x0, [sp, #328]
  406058:	ldr	x0, [sp, #344]
  40605c:	add	x0, x0, #0x1
  406060:	str	x0, [sp, #344]
  406064:	ldr	x1, [sp, #344]
  406068:	mov	x0, #0x7fff                	// #32767
  40606c:	cmp	x1, x0
  406070:	b.ne	406100 <ferror@plt+0x44b0>  // b.any
  406074:	ldr	x0, [sp, #304]
  406078:	and	x0, x0, #0xc00000
  40607c:	cmp	x0, #0x0
  406080:	b.eq	4060bc <ferror@plt+0x446c>  // b.none
  406084:	ldr	x0, [sp, #304]
  406088:	and	x0, x0, #0xc00000
  40608c:	cmp	x0, #0x400, lsl #12
  406090:	b.ne	4060a0 <ferror@plt+0x4450>  // b.any
  406094:	ldr	x0, [sp, #384]
  406098:	cmp	x0, #0x0
  40609c:	b.eq	4060bc <ferror@plt+0x446c>  // b.none
  4060a0:	ldr	x0, [sp, #304]
  4060a4:	and	x0, x0, #0xc00000
  4060a8:	cmp	x0, #0x800, lsl #12
  4060ac:	b.ne	4060d0 <ferror@plt+0x4480>  // b.any
  4060b0:	ldr	x0, [sp, #384]
  4060b4:	cmp	x0, #0x0
  4060b8:	b.eq	4060d0 <ferror@plt+0x4480>  // b.none
  4060bc:	mov	x0, #0x7fff                	// #32767
  4060c0:	str	x0, [sp, #344]
  4060c4:	str	xzr, [sp, #336]
  4060c8:	str	xzr, [sp, #328]
  4060cc:	b	4060e8 <ferror@plt+0x4498>
  4060d0:	mov	x0, #0x7ffe                	// #32766
  4060d4:	str	x0, [sp, #344]
  4060d8:	mov	x0, #0xffffffffffffffff    	// #-1
  4060dc:	str	x0, [sp, #336]
  4060e0:	mov	x0, #0xffffffffffffffff    	// #-1
  4060e4:	str	x0, [sp, #328]
  4060e8:	ldr	w0, [sp, #356]
  4060ec:	orr	w0, w0, #0x10
  4060f0:	str	w0, [sp, #356]
  4060f4:	ldr	w0, [sp, #356]
  4060f8:	orr	w0, w0, #0x4
  4060fc:	str	w0, [sp, #356]
  406100:	ldr	x0, [sp, #336]
  406104:	lsr	x1, x0, #3
  406108:	ldr	x0, [sp, #328]
  40610c:	lsl	x0, x0, #61
  406110:	orr	x0, x1, x0
  406114:	str	x0, [sp, #336]
  406118:	ldr	x0, [sp, #328]
  40611c:	lsr	x0, x0, #3
  406120:	str	x0, [sp, #328]
  406124:	ldr	x1, [sp, #344]
  406128:	mov	x0, #0x7fff                	// #32767
  40612c:	cmp	x1, x0
  406130:	b.ne	406154 <ferror@plt+0x4504>  // b.any
  406134:	ldr	x1, [sp, #328]
  406138:	ldr	x0, [sp, #336]
  40613c:	orr	x0, x1, x0
  406140:	cmp	x0, #0x0
  406144:	b.eq	406154 <ferror@plt+0x4504>  // b.none
  406148:	ldr	x0, [sp, #328]
  40614c:	orr	x0, x0, #0x800000000000
  406150:	str	x0, [sp, #328]
  406154:	ldr	x0, [sp, #336]
  406158:	str	x0, [sp, #48]
  40615c:	ldr	x0, [sp, #328]
  406160:	and	x1, x0, #0xffffffffffff
  406164:	ldr	x0, [sp, #56]
  406168:	bfxil	x0, x1, #0, #48
  40616c:	str	x0, [sp, #56]
  406170:	ldr	x0, [sp, #344]
  406174:	and	w0, w0, #0x7fff
  406178:	and	w1, w0, #0xffff
  40617c:	ldrh	w0, [sp, #62]
  406180:	bfxil	w0, w1, #0, #15
  406184:	strh	w0, [sp, #62]
  406188:	ldr	x0, [sp, #384]
  40618c:	and	w0, w0, #0x1
  406190:	and	w1, w0, #0xff
  406194:	ldrb	w0, [sp, #63]
  406198:	bfi	w0, w1, #7, #1
  40619c:	strb	w0, [sp, #63]
  4061a0:	ldr	q0, [sp, #48]
  4061a4:	str	q0, [sp, #96]
  4061a8:	ldrsw	x0, [sp, #356]
  4061ac:	cmp	x0, #0x0
  4061b0:	b.eq	4061bc <ferror@plt+0x456c>  // b.none
  4061b4:	ldr	w0, [sp, #356]
  4061b8:	bl	4095b8 <ferror@plt+0x7968>
  4061bc:	ldr	q0, [sp, #96]
  4061c0:	ldp	x29, x30, [sp], #400
  4061c4:	ret
  4061c8:	sub	sp, sp, #0x290
  4061cc:	stp	x29, x30, [sp]
  4061d0:	mov	x29, sp
  4061d4:	str	q0, [sp, #32]
  4061d8:	str	q1, [sp, #16]
  4061dc:	str	wzr, [sp, #564]
  4061e0:	str	xzr, [sp, #400]
  4061e4:	mrs	x0, fpcr
  4061e8:	str	x0, [sp, #400]
  4061ec:	ldr	q0, [sp, #32]
  4061f0:	str	q0, [sp, #80]
  4061f4:	ldr	x0, [sp, #80]
  4061f8:	str	x0, [sp, #584]
  4061fc:	ldr	x0, [sp, #88]
  406200:	ubfx	x0, x0, #0, #48
  406204:	str	x0, [sp, #592]
  406208:	ldrh	w0, [sp, #94]
  40620c:	ubfx	x0, x0, #0, #15
  406210:	and	w0, w0, #0xffff
  406214:	and	x0, x0, #0xffff
  406218:	str	x0, [sp, #568]
  40621c:	ldrb	w0, [sp, #95]
  406220:	ubfx	x0, x0, #7, #1
  406224:	and	w0, w0, #0xff
  406228:	and	x0, x0, #0xff
  40622c:	str	x0, [sp, #392]
  406230:	ldr	x0, [sp, #568]
  406234:	cmp	x0, #0x0
  406238:	b.eq	406294 <ferror@plt+0x4644>  // b.none
  40623c:	ldr	x1, [sp, #568]
  406240:	mov	x0, #0x7fff                	// #32767
  406244:	cmp	x1, x0
  406248:	b.eq	406388 <ferror@plt+0x4738>  // b.none
  40624c:	ldr	x0, [sp, #592]
  406250:	orr	x0, x0, #0x1000000000000
  406254:	str	x0, [sp, #592]
  406258:	ldr	x0, [sp, #592]
  40625c:	lsl	x1, x0, #3
  406260:	ldr	x0, [sp, #584]
  406264:	lsr	x0, x0, #61
  406268:	orr	x0, x1, x0
  40626c:	str	x0, [sp, #592]
  406270:	ldr	x0, [sp, #584]
  406274:	lsl	x0, x0, #3
  406278:	str	x0, [sp, #584]
  40627c:	ldr	x1, [sp, #568]
  406280:	mov	x0, #0xffffffffffffc001    	// #-16383
  406284:	add	x0, x1, x0
  406288:	str	x0, [sp, #568]
  40628c:	str	xzr, [sp, #576]
  406290:	b	4063cc <ferror@plt+0x477c>
  406294:	ldr	x1, [sp, #592]
  406298:	ldr	x0, [sp, #584]
  40629c:	orr	x0, x1, x0
  4062a0:	cmp	x0, #0x0
  4062a4:	b.ne	4062b4 <ferror@plt+0x4664>  // b.any
  4062a8:	mov	x0, #0x1                   	// #1
  4062ac:	str	x0, [sp, #576]
  4062b0:	b	4063cc <ferror@plt+0x477c>
  4062b4:	ldr	x0, [sp, #592]
  4062b8:	cmp	x0, #0x0
  4062bc:	b.eq	4062d4 <ferror@plt+0x4684>  // b.none
  4062c0:	ldr	x0, [sp, #592]
  4062c4:	clz	x0, x0
  4062c8:	sxtw	x0, w0
  4062cc:	str	x0, [sp, #536]
  4062d0:	b	4062f0 <ferror@plt+0x46a0>
  4062d4:	ldr	x0, [sp, #584]
  4062d8:	clz	x0, x0
  4062dc:	sxtw	x0, w0
  4062e0:	str	x0, [sp, #536]
  4062e4:	ldr	x0, [sp, #536]
  4062e8:	add	x0, x0, #0x40
  4062ec:	str	x0, [sp, #536]
  4062f0:	ldr	x0, [sp, #536]
  4062f4:	sub	x0, x0, #0xf
  4062f8:	str	x0, [sp, #536]
  4062fc:	ldr	x0, [sp, #536]
  406300:	cmp	x0, #0x3c
  406304:	b.gt	406350 <ferror@plt+0x4700>
  406308:	ldr	x0, [sp, #536]
  40630c:	add	w0, w0, #0x3
  406310:	ldr	x1, [sp, #592]
  406314:	lsl	x1, x1, x0
  406318:	ldr	x0, [sp, #536]
  40631c:	mov	w2, w0
  406320:	mov	w0, #0x3d                  	// #61
  406324:	sub	w0, w0, w2
  406328:	ldr	x2, [sp, #584]
  40632c:	lsr	x0, x2, x0
  406330:	orr	x0, x1, x0
  406334:	str	x0, [sp, #592]
  406338:	ldr	x0, [sp, #536]
  40633c:	add	w0, w0, #0x3
  406340:	ldr	x1, [sp, #584]
  406344:	lsl	x0, x1, x0
  406348:	str	x0, [sp, #584]
  40634c:	b	406368 <ferror@plt+0x4718>
  406350:	ldr	x0, [sp, #536]
  406354:	sub	w0, w0, #0x3d
  406358:	ldr	x1, [sp, #584]
  40635c:	lsl	x0, x1, x0
  406360:	str	x0, [sp, #592]
  406364:	str	xzr, [sp, #584]
  406368:	ldr	x1, [sp, #536]
  40636c:	mov	x0, #0x3ffe                	// #16382
  406370:	add	x0, x1, x0
  406374:	ldr	x1, [sp, #568]
  406378:	sub	x0, x1, x0
  40637c:	str	x0, [sp, #568]
  406380:	str	xzr, [sp, #576]
  406384:	b	4063cc <ferror@plt+0x477c>
  406388:	ldr	x1, [sp, #592]
  40638c:	ldr	x0, [sp, #584]
  406390:	orr	x0, x1, x0
  406394:	cmp	x0, #0x0
  406398:	b.ne	4063a8 <ferror@plt+0x4758>  // b.any
  40639c:	mov	x0, #0x2                   	// #2
  4063a0:	str	x0, [sp, #576]
  4063a4:	b	4063cc <ferror@plt+0x477c>
  4063a8:	mov	x0, #0x3                   	// #3
  4063ac:	str	x0, [sp, #576]
  4063b0:	ldr	x0, [sp, #592]
  4063b4:	and	x0, x0, #0x800000000000
  4063b8:	cmp	x0, #0x0
  4063bc:	b.ne	4063cc <ferror@plt+0x477c>  // b.any
  4063c0:	ldr	w0, [sp, #564]
  4063c4:	orr	w0, w0, #0x1
  4063c8:	str	w0, [sp, #564]
  4063cc:	nop
  4063d0:	ldr	q0, [sp, #16]
  4063d4:	str	q0, [sp, #64]
  4063d8:	ldr	x0, [sp, #64]
  4063dc:	str	x0, [sp, #616]
  4063e0:	ldr	x0, [sp, #72]
  4063e4:	ubfx	x0, x0, #0, #48
  4063e8:	str	x0, [sp, #624]
  4063ec:	ldrh	w0, [sp, #78]
  4063f0:	ubfx	x0, x0, #0, #15
  4063f4:	and	w0, w0, #0xffff
  4063f8:	and	x0, x0, #0xffff
  4063fc:	str	x0, [sp, #600]
  406400:	ldrb	w0, [sp, #79]
  406404:	ubfx	x0, x0, #7, #1
  406408:	and	w0, w0, #0xff
  40640c:	and	x0, x0, #0xff
  406410:	str	x0, [sp, #384]
  406414:	ldr	x0, [sp, #600]
  406418:	cmp	x0, #0x0
  40641c:	b.eq	406478 <ferror@plt+0x4828>  // b.none
  406420:	ldr	x1, [sp, #600]
  406424:	mov	x0, #0x7fff                	// #32767
  406428:	cmp	x1, x0
  40642c:	b.eq	40656c <ferror@plt+0x491c>  // b.none
  406430:	ldr	x0, [sp, #624]
  406434:	orr	x0, x0, #0x1000000000000
  406438:	str	x0, [sp, #624]
  40643c:	ldr	x0, [sp, #624]
  406440:	lsl	x1, x0, #3
  406444:	ldr	x0, [sp, #616]
  406448:	lsr	x0, x0, #61
  40644c:	orr	x0, x1, x0
  406450:	str	x0, [sp, #624]
  406454:	ldr	x0, [sp, #616]
  406458:	lsl	x0, x0, #3
  40645c:	str	x0, [sp, #616]
  406460:	ldr	x1, [sp, #600]
  406464:	mov	x0, #0xffffffffffffc001    	// #-16383
  406468:	add	x0, x1, x0
  40646c:	str	x0, [sp, #600]
  406470:	str	xzr, [sp, #608]
  406474:	b	4065b0 <ferror@plt+0x4960>
  406478:	ldr	x1, [sp, #624]
  40647c:	ldr	x0, [sp, #616]
  406480:	orr	x0, x1, x0
  406484:	cmp	x0, #0x0
  406488:	b.ne	406498 <ferror@plt+0x4848>  // b.any
  40648c:	mov	x0, #0x1                   	// #1
  406490:	str	x0, [sp, #608]
  406494:	b	4065b0 <ferror@plt+0x4960>
  406498:	ldr	x0, [sp, #624]
  40649c:	cmp	x0, #0x0
  4064a0:	b.eq	4064b8 <ferror@plt+0x4868>  // b.none
  4064a4:	ldr	x0, [sp, #624]
  4064a8:	clz	x0, x0
  4064ac:	sxtw	x0, w0
  4064b0:	str	x0, [sp, #528]
  4064b4:	b	4064d4 <ferror@plt+0x4884>
  4064b8:	ldr	x0, [sp, #616]
  4064bc:	clz	x0, x0
  4064c0:	sxtw	x0, w0
  4064c4:	str	x0, [sp, #528]
  4064c8:	ldr	x0, [sp, #528]
  4064cc:	add	x0, x0, #0x40
  4064d0:	str	x0, [sp, #528]
  4064d4:	ldr	x0, [sp, #528]
  4064d8:	sub	x0, x0, #0xf
  4064dc:	str	x0, [sp, #528]
  4064e0:	ldr	x0, [sp, #528]
  4064e4:	cmp	x0, #0x3c
  4064e8:	b.gt	406534 <ferror@plt+0x48e4>
  4064ec:	ldr	x0, [sp, #528]
  4064f0:	add	w0, w0, #0x3
  4064f4:	ldr	x1, [sp, #624]
  4064f8:	lsl	x1, x1, x0
  4064fc:	ldr	x0, [sp, #528]
  406500:	mov	w2, w0
  406504:	mov	w0, #0x3d                  	// #61
  406508:	sub	w0, w0, w2
  40650c:	ldr	x2, [sp, #616]
  406510:	lsr	x0, x2, x0
  406514:	orr	x0, x1, x0
  406518:	str	x0, [sp, #624]
  40651c:	ldr	x0, [sp, #528]
  406520:	add	w0, w0, #0x3
  406524:	ldr	x1, [sp, #616]
  406528:	lsl	x0, x1, x0
  40652c:	str	x0, [sp, #616]
  406530:	b	40654c <ferror@plt+0x48fc>
  406534:	ldr	x0, [sp, #528]
  406538:	sub	w0, w0, #0x3d
  40653c:	ldr	x1, [sp, #616]
  406540:	lsl	x0, x1, x0
  406544:	str	x0, [sp, #624]
  406548:	str	xzr, [sp, #616]
  40654c:	ldr	x1, [sp, #528]
  406550:	mov	x0, #0x3ffe                	// #16382
  406554:	add	x0, x1, x0
  406558:	ldr	x1, [sp, #600]
  40655c:	sub	x0, x1, x0
  406560:	str	x0, [sp, #600]
  406564:	str	xzr, [sp, #608]
  406568:	b	4065b0 <ferror@plt+0x4960>
  40656c:	ldr	x1, [sp, #624]
  406570:	ldr	x0, [sp, #616]
  406574:	orr	x0, x1, x0
  406578:	cmp	x0, #0x0
  40657c:	b.ne	40658c <ferror@plt+0x493c>  // b.any
  406580:	mov	x0, #0x2                   	// #2
  406584:	str	x0, [sp, #608]
  406588:	b	4065b0 <ferror@plt+0x4960>
  40658c:	mov	x0, #0x3                   	// #3
  406590:	str	x0, [sp, #608]
  406594:	ldr	x0, [sp, #624]
  406598:	and	x0, x0, #0x800000000000
  40659c:	cmp	x0, #0x0
  4065a0:	b.ne	4065b0 <ferror@plt+0x4960>  // b.any
  4065a4:	ldr	w0, [sp, #564]
  4065a8:	orr	w0, w0, #0x1
  4065ac:	str	w0, [sp, #564]
  4065b0:	nop
  4065b4:	ldr	x1, [sp, #392]
  4065b8:	ldr	x0, [sp, #384]
  4065bc:	eor	x0, x1, x0
  4065c0:	str	x0, [sp, #648]
  4065c4:	ldr	x1, [sp, #568]
  4065c8:	ldr	x0, [sp, #600]
  4065cc:	sub	x0, x1, x0
  4065d0:	str	x0, [sp, #640]
  4065d4:	ldr	x0, [sp, #576]
  4065d8:	lsl	x1, x0, #2
  4065dc:	ldr	x0, [sp, #608]
  4065e0:	orr	x0, x1, x0
  4065e4:	cmp	x0, #0xf
  4065e8:	b.eq	406fa0 <ferror@plt+0x5350>  // b.none
  4065ec:	cmp	x0, #0xf
  4065f0:	b.gt	407098 <ferror@plt+0x5448>
  4065f4:	cmp	x0, #0xe
  4065f8:	b.gt	407098 <ferror@plt+0x5448>
  4065fc:	cmp	x0, #0xc
  406600:	b.ge	407000 <ferror@plt+0x53b0>  // b.tcont
  406604:	cmp	x0, #0xb
  406608:	b.eq	407024 <ferror@plt+0x53d4>  // b.none
  40660c:	cmp	x0, #0xb
  406610:	b.gt	407098 <ferror@plt+0x5448>
  406614:	cmp	x0, #0xa
  406618:	b.eq	40706c <ferror@plt+0x541c>  // b.none
  40661c:	cmp	x0, #0xa
  406620:	b.gt	407098 <ferror@plt+0x5448>
  406624:	cmp	x0, #0x9
  406628:	b.gt	407098 <ferror@plt+0x5448>
  40662c:	cmp	x0, #0x8
  406630:	b.ge	407060 <ferror@plt+0x5410>  // b.tcont
  406634:	cmp	x0, #0x7
  406638:	b.eq	407024 <ferror@plt+0x53d4>  // b.none
  40663c:	cmp	x0, #0x7
  406640:	b.gt	407098 <ferror@plt+0x5448>
  406644:	cmp	x0, #0x6
  406648:	b.eq	407048 <ferror@plt+0x53f8>  // b.none
  40664c:	cmp	x0, #0x6
  406650:	b.gt	407098 <ferror@plt+0x5448>
  406654:	cmp	x0, #0x5
  406658:	b.eq	40706c <ferror@plt+0x541c>  // b.none
  40665c:	cmp	x0, #0x5
  406660:	b.gt	407098 <ferror@plt+0x5448>
  406664:	cmp	x0, #0x4
  406668:	b.eq	407048 <ferror@plt+0x53f8>  // b.none
  40666c:	cmp	x0, #0x4
  406670:	b.gt	407098 <ferror@plt+0x5448>
  406674:	cmp	x0, #0x3
  406678:	b.eq	407024 <ferror@plt+0x53d4>  // b.none
  40667c:	cmp	x0, #0x3
  406680:	b.gt	407098 <ferror@plt+0x5448>
  406684:	cmp	x0, #0x2
  406688:	b.eq	407048 <ferror@plt+0x53f8>  // b.none
  40668c:	cmp	x0, #0x2
  406690:	b.gt	407098 <ferror@plt+0x5448>
  406694:	cmp	x0, #0x0
  406698:	b.eq	4066a8 <ferror@plt+0x4a58>  // b.none
  40669c:	cmp	x0, #0x1
  4066a0:	b.eq	407054 <ferror@plt+0x5404>  // b.none
  4066a4:	b	407098 <ferror@plt+0x5448>
  4066a8:	str	xzr, [sp, #632]
  4066ac:	ldr	x1, [sp, #592]
  4066b0:	ldr	x0, [sp, #624]
  4066b4:	cmp	x1, x0
  4066b8:	b.hi	4066dc <ferror@plt+0x4a8c>  // b.pmore
  4066bc:	ldr	x1, [sp, #592]
  4066c0:	ldr	x0, [sp, #624]
  4066c4:	cmp	x1, x0
  4066c8:	b.ne	406710 <ferror@plt+0x4ac0>  // b.any
  4066cc:	ldr	x1, [sp, #584]
  4066d0:	ldr	x0, [sp, #616]
  4066d4:	cmp	x1, x0
  4066d8:	b.cc	406710 <ferror@plt+0x4ac0>  // b.lo, b.ul, b.last
  4066dc:	ldr	x0, [sp, #592]
  4066e0:	lsr	x0, x0, #1
  4066e4:	str	x0, [sp, #520]
  4066e8:	ldr	x0, [sp, #592]
  4066ec:	lsl	x1, x0, #63
  4066f0:	ldr	x0, [sp, #584]
  4066f4:	lsr	x0, x0, #1
  4066f8:	orr	x0, x1, x0
  4066fc:	str	x0, [sp, #512]
  406700:	ldr	x0, [sp, #584]
  406704:	lsl	x0, x0, #63
  406708:	str	x0, [sp, #504]
  40670c:	b	406730 <ferror@plt+0x4ae0>
  406710:	ldr	x0, [sp, #640]
  406714:	sub	x0, x0, #0x1
  406718:	str	x0, [sp, #640]
  40671c:	ldr	x0, [sp, #592]
  406720:	str	x0, [sp, #520]
  406724:	ldr	x0, [sp, #584]
  406728:	str	x0, [sp, #512]
  40672c:	str	xzr, [sp, #504]
  406730:	ldr	x0, [sp, #624]
  406734:	lsl	x1, x0, #12
  406738:	ldr	x0, [sp, #616]
  40673c:	lsr	x0, x0, #52
  406740:	orr	x0, x1, x0
  406744:	str	x0, [sp, #624]
  406748:	ldr	x0, [sp, #616]
  40674c:	lsl	x0, x0, #12
  406750:	str	x0, [sp, #616]
  406754:	ldr	x0, [sp, #624]
  406758:	lsr	x0, x0, #32
  40675c:	str	x0, [sp, #376]
  406760:	ldr	x0, [sp, #624]
  406764:	and	x0, x0, #0xffffffff
  406768:	str	x0, [sp, #368]
  40676c:	ldr	x0, [sp, #520]
  406770:	ldr	x1, [sp, #376]
  406774:	udiv	x2, x0, x1
  406778:	ldr	x1, [sp, #376]
  40677c:	mul	x1, x2, x1
  406780:	sub	x0, x0, x1
  406784:	str	x0, [sp, #464]
  406788:	ldr	x1, [sp, #520]
  40678c:	ldr	x0, [sp, #376]
  406790:	udiv	x0, x1, x0
  406794:	str	x0, [sp, #480]
  406798:	ldr	x1, [sp, #480]
  40679c:	ldr	x0, [sp, #368]
  4067a0:	mul	x0, x1, x0
  4067a4:	str	x0, [sp, #360]
  4067a8:	ldr	x0, [sp, #464]
  4067ac:	lsl	x1, x0, #32
  4067b0:	ldr	x0, [sp, #512]
  4067b4:	lsr	x0, x0, #32
  4067b8:	orr	x0, x1, x0
  4067bc:	str	x0, [sp, #464]
  4067c0:	ldr	x1, [sp, #464]
  4067c4:	ldr	x0, [sp, #360]
  4067c8:	cmp	x1, x0
  4067cc:	b.cs	406828 <ferror@plt+0x4bd8>  // b.hs, b.nlast
  4067d0:	ldr	x0, [sp, #480]
  4067d4:	sub	x0, x0, #0x1
  4067d8:	str	x0, [sp, #480]
  4067dc:	ldr	x1, [sp, #464]
  4067e0:	ldr	x0, [sp, #624]
  4067e4:	add	x0, x1, x0
  4067e8:	str	x0, [sp, #464]
  4067ec:	ldr	x1, [sp, #464]
  4067f0:	ldr	x0, [sp, #624]
  4067f4:	cmp	x1, x0
  4067f8:	b.cc	406828 <ferror@plt+0x4bd8>  // b.lo, b.ul, b.last
  4067fc:	ldr	x1, [sp, #464]
  406800:	ldr	x0, [sp, #360]
  406804:	cmp	x1, x0
  406808:	b.cs	406828 <ferror@plt+0x4bd8>  // b.hs, b.nlast
  40680c:	ldr	x0, [sp, #480]
  406810:	sub	x0, x0, #0x1
  406814:	str	x0, [sp, #480]
  406818:	ldr	x1, [sp, #464]
  40681c:	ldr	x0, [sp, #624]
  406820:	add	x0, x1, x0
  406824:	str	x0, [sp, #464]
  406828:	ldr	x1, [sp, #464]
  40682c:	ldr	x0, [sp, #360]
  406830:	sub	x0, x1, x0
  406834:	str	x0, [sp, #464]
  406838:	ldr	x0, [sp, #464]
  40683c:	ldr	x1, [sp, #376]
  406840:	udiv	x2, x0, x1
  406844:	ldr	x1, [sp, #376]
  406848:	mul	x1, x2, x1
  40684c:	sub	x0, x0, x1
  406850:	str	x0, [sp, #456]
  406854:	ldr	x1, [sp, #464]
  406858:	ldr	x0, [sp, #376]
  40685c:	udiv	x0, x1, x0
  406860:	str	x0, [sp, #472]
  406864:	ldr	x1, [sp, #472]
  406868:	ldr	x0, [sp, #368]
  40686c:	mul	x0, x1, x0
  406870:	str	x0, [sp, #360]
  406874:	ldr	x0, [sp, #456]
  406878:	lsl	x1, x0, #32
  40687c:	ldr	x0, [sp, #512]
  406880:	and	x0, x0, #0xffffffff
  406884:	orr	x0, x1, x0
  406888:	str	x0, [sp, #456]
  40688c:	ldr	x1, [sp, #456]
  406890:	ldr	x0, [sp, #360]
  406894:	cmp	x1, x0
  406898:	b.cs	4068f4 <ferror@plt+0x4ca4>  // b.hs, b.nlast
  40689c:	ldr	x0, [sp, #472]
  4068a0:	sub	x0, x0, #0x1
  4068a4:	str	x0, [sp, #472]
  4068a8:	ldr	x1, [sp, #456]
  4068ac:	ldr	x0, [sp, #624]
  4068b0:	add	x0, x1, x0
  4068b4:	str	x0, [sp, #456]
  4068b8:	ldr	x1, [sp, #456]
  4068bc:	ldr	x0, [sp, #624]
  4068c0:	cmp	x1, x0
  4068c4:	b.cc	4068f4 <ferror@plt+0x4ca4>  // b.lo, b.ul, b.last
  4068c8:	ldr	x1, [sp, #456]
  4068cc:	ldr	x0, [sp, #360]
  4068d0:	cmp	x1, x0
  4068d4:	b.cs	4068f4 <ferror@plt+0x4ca4>  // b.hs, b.nlast
  4068d8:	ldr	x0, [sp, #472]
  4068dc:	sub	x0, x0, #0x1
  4068e0:	str	x0, [sp, #472]
  4068e4:	ldr	x1, [sp, #456]
  4068e8:	ldr	x0, [sp, #624]
  4068ec:	add	x0, x1, x0
  4068f0:	str	x0, [sp, #456]
  4068f4:	ldr	x1, [sp, #456]
  4068f8:	ldr	x0, [sp, #360]
  4068fc:	sub	x0, x1, x0
  406900:	str	x0, [sp, #456]
  406904:	ldr	x0, [sp, #480]
  406908:	lsl	x0, x0, #32
  40690c:	ldr	x1, [sp, #472]
  406910:	orr	x0, x1, x0
  406914:	str	x0, [sp, #544]
  406918:	ldr	x0, [sp, #456]
  40691c:	str	x0, [sp, #496]
  406920:	ldr	x0, [sp, #544]
  406924:	str	w0, [sp, #356]
  406928:	ldr	x0, [sp, #544]
  40692c:	lsr	x0, x0, #32
  406930:	str	w0, [sp, #352]
  406934:	ldr	x0, [sp, #616]
  406938:	str	w0, [sp, #348]
  40693c:	ldr	x0, [sp, #616]
  406940:	lsr	x0, x0, #32
  406944:	str	w0, [sp, #344]
  406948:	ldr	w1, [sp, #356]
  40694c:	ldr	w0, [sp, #348]
  406950:	mul	x0, x1, x0
  406954:	str	x0, [sp, #336]
  406958:	ldr	w1, [sp, #356]
  40695c:	ldr	w0, [sp, #344]
  406960:	mul	x0, x1, x0
  406964:	str	x0, [sp, #328]
  406968:	ldr	w1, [sp, #352]
  40696c:	ldr	w0, [sp, #348]
  406970:	mul	x0, x1, x0
  406974:	str	x0, [sp, #320]
  406978:	ldr	w1, [sp, #352]
  40697c:	ldr	w0, [sp, #344]
  406980:	mul	x0, x1, x0
  406984:	str	x0, [sp, #448]
  406988:	ldr	x0, [sp, #336]
  40698c:	lsr	x0, x0, #32
  406990:	ldr	x1, [sp, #328]
  406994:	add	x0, x1, x0
  406998:	str	x0, [sp, #328]
  40699c:	ldr	x1, [sp, #328]
  4069a0:	ldr	x0, [sp, #320]
  4069a4:	add	x0, x1, x0
  4069a8:	str	x0, [sp, #328]
  4069ac:	ldr	x1, [sp, #328]
  4069b0:	ldr	x0, [sp, #320]
  4069b4:	cmp	x1, x0
  4069b8:	b.cs	4069cc <ferror@plt+0x4d7c>  // b.hs, b.nlast
  4069bc:	ldr	x1, [sp, #448]
  4069c0:	mov	x0, #0x100000000           	// #4294967296
  4069c4:	add	x0, x1, x0
  4069c8:	str	x0, [sp, #448]
  4069cc:	ldr	x0, [sp, #328]
  4069d0:	lsr	x0, x0, #32
  4069d4:	ldr	x1, [sp, #448]
  4069d8:	add	x0, x1, x0
  4069dc:	str	x0, [sp, #312]
  4069e0:	ldr	x0, [sp, #328]
  4069e4:	and	x0, x0, #0xffffffff
  4069e8:	lsl	x1, x0, #32
  4069ec:	ldr	x0, [sp, #336]
  4069f0:	and	x0, x0, #0xffffffff
  4069f4:	add	x0, x1, x0
  4069f8:	str	x0, [sp, #304]
  4069fc:	ldr	x0, [sp, #504]
  406a00:	str	x0, [sp, #488]
  406a04:	ldr	x1, [sp, #312]
  406a08:	ldr	x0, [sp, #496]
  406a0c:	cmp	x1, x0
  406a10:	b.hi	406a34 <ferror@plt+0x4de4>  // b.pmore
  406a14:	ldr	x1, [sp, #312]
  406a18:	ldr	x0, [sp, #496]
  406a1c:	cmp	x1, x0
  406a20:	b.ne	406b34 <ferror@plt+0x4ee4>  // b.any
  406a24:	ldr	x1, [sp, #304]
  406a28:	ldr	x0, [sp, #488]
  406a2c:	cmp	x1, x0
  406a30:	b.ls	406b34 <ferror@plt+0x4ee4>  // b.plast
  406a34:	ldr	x0, [sp, #544]
  406a38:	sub	x0, x0, #0x1
  406a3c:	str	x0, [sp, #544]
  406a40:	ldr	x1, [sp, #616]
  406a44:	ldr	x0, [sp, #488]
  406a48:	add	x0, x1, x0
  406a4c:	str	x0, [sp, #296]
  406a50:	ldr	x1, [sp, #624]
  406a54:	ldr	x0, [sp, #496]
  406a58:	add	x1, x1, x0
  406a5c:	ldr	x2, [sp, #296]
  406a60:	ldr	x0, [sp, #616]
  406a64:	cmp	x2, x0
  406a68:	cset	w0, cc  // cc = lo, ul, last
  406a6c:	and	w0, w0, #0xff
  406a70:	and	x0, x0, #0xff
  406a74:	add	x0, x1, x0
  406a78:	str	x0, [sp, #496]
  406a7c:	ldr	x0, [sp, #296]
  406a80:	str	x0, [sp, #488]
  406a84:	ldr	x1, [sp, #496]
  406a88:	ldr	x0, [sp, #624]
  406a8c:	cmp	x1, x0
  406a90:	b.hi	406ab4 <ferror@plt+0x4e64>  // b.pmore
  406a94:	ldr	x1, [sp, #496]
  406a98:	ldr	x0, [sp, #624]
  406a9c:	cmp	x1, x0
  406aa0:	b.ne	406b34 <ferror@plt+0x4ee4>  // b.any
  406aa4:	ldr	x1, [sp, #488]
  406aa8:	ldr	x0, [sp, #616]
  406aac:	cmp	x1, x0
  406ab0:	b.cc	406b34 <ferror@plt+0x4ee4>  // b.lo, b.ul, b.last
  406ab4:	ldr	x1, [sp, #312]
  406ab8:	ldr	x0, [sp, #496]
  406abc:	cmp	x1, x0
  406ac0:	b.hi	406ae4 <ferror@plt+0x4e94>  // b.pmore
  406ac4:	ldr	x1, [sp, #312]
  406ac8:	ldr	x0, [sp, #496]
  406acc:	cmp	x1, x0
  406ad0:	b.ne	406b34 <ferror@plt+0x4ee4>  // b.any
  406ad4:	ldr	x1, [sp, #304]
  406ad8:	ldr	x0, [sp, #488]
  406adc:	cmp	x1, x0
  406ae0:	b.ls	406b34 <ferror@plt+0x4ee4>  // b.plast
  406ae4:	ldr	x0, [sp, #544]
  406ae8:	sub	x0, x0, #0x1
  406aec:	str	x0, [sp, #544]
  406af0:	ldr	x1, [sp, #616]
  406af4:	ldr	x0, [sp, #488]
  406af8:	add	x0, x1, x0
  406afc:	str	x0, [sp, #288]
  406b00:	ldr	x1, [sp, #624]
  406b04:	ldr	x0, [sp, #496]
  406b08:	add	x1, x1, x0
  406b0c:	ldr	x2, [sp, #288]
  406b10:	ldr	x0, [sp, #616]
  406b14:	cmp	x2, x0
  406b18:	cset	w0, cc  // cc = lo, ul, last
  406b1c:	and	w0, w0, #0xff
  406b20:	and	x0, x0, #0xff
  406b24:	add	x0, x1, x0
  406b28:	str	x0, [sp, #496]
  406b2c:	ldr	x0, [sp, #288]
  406b30:	str	x0, [sp, #488]
  406b34:	ldr	x1, [sp, #488]
  406b38:	ldr	x0, [sp, #304]
  406b3c:	sub	x0, x1, x0
  406b40:	str	x0, [sp, #280]
  406b44:	ldr	x1, [sp, #496]
  406b48:	ldr	x0, [sp, #312]
  406b4c:	sub	x1, x1, x0
  406b50:	ldr	x2, [sp, #280]
  406b54:	ldr	x0, [sp, #488]
  406b58:	cmp	x2, x0
  406b5c:	cset	w0, hi  // hi = pmore
  406b60:	and	w0, w0, #0xff
  406b64:	and	x0, x0, #0xff
  406b68:	sub	x0, x1, x0
  406b6c:	str	x0, [sp, #496]
  406b70:	ldr	x0, [sp, #280]
  406b74:	str	x0, [sp, #488]
  406b78:	ldr	x1, [sp, #496]
  406b7c:	ldr	x0, [sp, #624]
  406b80:	cmp	x1, x0
  406b84:	b.ne	406b94 <ferror@plt+0x4f44>  // b.any
  406b88:	mov	x0, #0xffffffffffffffff    	// #-1
  406b8c:	str	x0, [sp, #552]
  406b90:	b	407098 <ferror@plt+0x5448>
  406b94:	ldr	x0, [sp, #624]
  406b98:	lsr	x0, x0, #32
  406b9c:	str	x0, [sp, #272]
  406ba0:	ldr	x0, [sp, #624]
  406ba4:	and	x0, x0, #0xffffffff
  406ba8:	str	x0, [sp, #264]
  406bac:	ldr	x0, [sp, #496]
  406bb0:	ldr	x1, [sp, #272]
  406bb4:	udiv	x2, x0, x1
  406bb8:	ldr	x1, [sp, #272]
  406bbc:	mul	x1, x2, x1
  406bc0:	sub	x0, x0, x1
  406bc4:	str	x0, [sp, #424]
  406bc8:	ldr	x1, [sp, #496]
  406bcc:	ldr	x0, [sp, #272]
  406bd0:	udiv	x0, x1, x0
  406bd4:	str	x0, [sp, #440]
  406bd8:	ldr	x1, [sp, #440]
  406bdc:	ldr	x0, [sp, #264]
  406be0:	mul	x0, x1, x0
  406be4:	str	x0, [sp, #256]
  406be8:	ldr	x0, [sp, #424]
  406bec:	lsl	x1, x0, #32
  406bf0:	ldr	x0, [sp, #488]
  406bf4:	lsr	x0, x0, #32
  406bf8:	orr	x0, x1, x0
  406bfc:	str	x0, [sp, #424]
  406c00:	ldr	x1, [sp, #424]
  406c04:	ldr	x0, [sp, #256]
  406c08:	cmp	x1, x0
  406c0c:	b.cs	406c68 <ferror@plt+0x5018>  // b.hs, b.nlast
  406c10:	ldr	x0, [sp, #440]
  406c14:	sub	x0, x0, #0x1
  406c18:	str	x0, [sp, #440]
  406c1c:	ldr	x1, [sp, #424]
  406c20:	ldr	x0, [sp, #624]
  406c24:	add	x0, x1, x0
  406c28:	str	x0, [sp, #424]
  406c2c:	ldr	x1, [sp, #424]
  406c30:	ldr	x0, [sp, #624]
  406c34:	cmp	x1, x0
  406c38:	b.cc	406c68 <ferror@plt+0x5018>  // b.lo, b.ul, b.last
  406c3c:	ldr	x1, [sp, #424]
  406c40:	ldr	x0, [sp, #256]
  406c44:	cmp	x1, x0
  406c48:	b.cs	406c68 <ferror@plt+0x5018>  // b.hs, b.nlast
  406c4c:	ldr	x0, [sp, #440]
  406c50:	sub	x0, x0, #0x1
  406c54:	str	x0, [sp, #440]
  406c58:	ldr	x1, [sp, #424]
  406c5c:	ldr	x0, [sp, #624]
  406c60:	add	x0, x1, x0
  406c64:	str	x0, [sp, #424]
  406c68:	ldr	x1, [sp, #424]
  406c6c:	ldr	x0, [sp, #256]
  406c70:	sub	x0, x1, x0
  406c74:	str	x0, [sp, #424]
  406c78:	ldr	x0, [sp, #424]
  406c7c:	ldr	x1, [sp, #272]
  406c80:	udiv	x2, x0, x1
  406c84:	ldr	x1, [sp, #272]
  406c88:	mul	x1, x2, x1
  406c8c:	sub	x0, x0, x1
  406c90:	str	x0, [sp, #416]
  406c94:	ldr	x1, [sp, #424]
  406c98:	ldr	x0, [sp, #272]
  406c9c:	udiv	x0, x1, x0
  406ca0:	str	x0, [sp, #432]
  406ca4:	ldr	x1, [sp, #432]
  406ca8:	ldr	x0, [sp, #264]
  406cac:	mul	x0, x1, x0
  406cb0:	str	x0, [sp, #256]
  406cb4:	ldr	x0, [sp, #416]
  406cb8:	lsl	x1, x0, #32
  406cbc:	ldr	x0, [sp, #488]
  406cc0:	and	x0, x0, #0xffffffff
  406cc4:	orr	x0, x1, x0
  406cc8:	str	x0, [sp, #416]
  406ccc:	ldr	x1, [sp, #416]
  406cd0:	ldr	x0, [sp, #256]
  406cd4:	cmp	x1, x0
  406cd8:	b.cs	406d34 <ferror@plt+0x50e4>  // b.hs, b.nlast
  406cdc:	ldr	x0, [sp, #432]
  406ce0:	sub	x0, x0, #0x1
  406ce4:	str	x0, [sp, #432]
  406ce8:	ldr	x1, [sp, #416]
  406cec:	ldr	x0, [sp, #624]
  406cf0:	add	x0, x1, x0
  406cf4:	str	x0, [sp, #416]
  406cf8:	ldr	x1, [sp, #416]
  406cfc:	ldr	x0, [sp, #624]
  406d00:	cmp	x1, x0
  406d04:	b.cc	406d34 <ferror@plt+0x50e4>  // b.lo, b.ul, b.last
  406d08:	ldr	x1, [sp, #416]
  406d0c:	ldr	x0, [sp, #256]
  406d10:	cmp	x1, x0
  406d14:	b.cs	406d34 <ferror@plt+0x50e4>  // b.hs, b.nlast
  406d18:	ldr	x0, [sp, #432]
  406d1c:	sub	x0, x0, #0x1
  406d20:	str	x0, [sp, #432]
  406d24:	ldr	x1, [sp, #416]
  406d28:	ldr	x0, [sp, #624]
  406d2c:	add	x0, x1, x0
  406d30:	str	x0, [sp, #416]
  406d34:	ldr	x1, [sp, #416]
  406d38:	ldr	x0, [sp, #256]
  406d3c:	sub	x0, x1, x0
  406d40:	str	x0, [sp, #416]
  406d44:	ldr	x0, [sp, #440]
  406d48:	lsl	x0, x0, #32
  406d4c:	ldr	x1, [sp, #432]
  406d50:	orr	x0, x1, x0
  406d54:	str	x0, [sp, #552]
  406d58:	ldr	x0, [sp, #416]
  406d5c:	str	x0, [sp, #496]
  406d60:	ldr	x0, [sp, #552]
  406d64:	str	w0, [sp, #252]
  406d68:	ldr	x0, [sp, #552]
  406d6c:	lsr	x0, x0, #32
  406d70:	str	w0, [sp, #248]
  406d74:	ldr	x0, [sp, #616]
  406d78:	str	w0, [sp, #244]
  406d7c:	ldr	x0, [sp, #616]
  406d80:	lsr	x0, x0, #32
  406d84:	str	w0, [sp, #240]
  406d88:	ldr	w1, [sp, #252]
  406d8c:	ldr	w0, [sp, #244]
  406d90:	mul	x0, x1, x0
  406d94:	str	x0, [sp, #232]
  406d98:	ldr	w1, [sp, #252]
  406d9c:	ldr	w0, [sp, #240]
  406da0:	mul	x0, x1, x0
  406da4:	str	x0, [sp, #224]
  406da8:	ldr	w1, [sp, #248]
  406dac:	ldr	w0, [sp, #244]
  406db0:	mul	x0, x1, x0
  406db4:	str	x0, [sp, #216]
  406db8:	ldr	w1, [sp, #248]
  406dbc:	ldr	w0, [sp, #240]
  406dc0:	mul	x0, x1, x0
  406dc4:	str	x0, [sp, #408]
  406dc8:	ldr	x0, [sp, #232]
  406dcc:	lsr	x0, x0, #32
  406dd0:	ldr	x1, [sp, #224]
  406dd4:	add	x0, x1, x0
  406dd8:	str	x0, [sp, #224]
  406ddc:	ldr	x1, [sp, #224]
  406de0:	ldr	x0, [sp, #216]
  406de4:	add	x0, x1, x0
  406de8:	str	x0, [sp, #224]
  406dec:	ldr	x1, [sp, #224]
  406df0:	ldr	x0, [sp, #216]
  406df4:	cmp	x1, x0
  406df8:	b.cs	406e0c <ferror@plt+0x51bc>  // b.hs, b.nlast
  406dfc:	ldr	x1, [sp, #408]
  406e00:	mov	x0, #0x100000000           	// #4294967296
  406e04:	add	x0, x1, x0
  406e08:	str	x0, [sp, #408]
  406e0c:	ldr	x0, [sp, #224]
  406e10:	lsr	x0, x0, #32
  406e14:	ldr	x1, [sp, #408]
  406e18:	add	x0, x1, x0
  406e1c:	str	x0, [sp, #312]
  406e20:	ldr	x0, [sp, #224]
  406e24:	and	x0, x0, #0xffffffff
  406e28:	lsl	x1, x0, #32
  406e2c:	ldr	x0, [sp, #232]
  406e30:	and	x0, x0, #0xffffffff
  406e34:	add	x0, x1, x0
  406e38:	str	x0, [sp, #304]
  406e3c:	str	xzr, [sp, #488]
  406e40:	ldr	x1, [sp, #312]
  406e44:	ldr	x0, [sp, #496]
  406e48:	cmp	x1, x0
  406e4c:	b.hi	406e70 <ferror@plt+0x5220>  // b.pmore
  406e50:	ldr	x1, [sp, #312]
  406e54:	ldr	x0, [sp, #496]
  406e58:	cmp	x1, x0
  406e5c:	b.ne	406f70 <ferror@plt+0x5320>  // b.any
  406e60:	ldr	x1, [sp, #304]
  406e64:	ldr	x0, [sp, #488]
  406e68:	cmp	x1, x0
  406e6c:	b.ls	406f70 <ferror@plt+0x5320>  // b.plast
  406e70:	ldr	x0, [sp, #552]
  406e74:	sub	x0, x0, #0x1
  406e78:	str	x0, [sp, #552]
  406e7c:	ldr	x1, [sp, #616]
  406e80:	ldr	x0, [sp, #488]
  406e84:	add	x0, x1, x0
  406e88:	str	x0, [sp, #208]
  406e8c:	ldr	x1, [sp, #624]
  406e90:	ldr	x0, [sp, #496]
  406e94:	add	x1, x1, x0
  406e98:	ldr	x2, [sp, #208]
  406e9c:	ldr	x0, [sp, #616]
  406ea0:	cmp	x2, x0
  406ea4:	cset	w0, cc  // cc = lo, ul, last
  406ea8:	and	w0, w0, #0xff
  406eac:	and	x0, x0, #0xff
  406eb0:	add	x0, x1, x0
  406eb4:	str	x0, [sp, #496]
  406eb8:	ldr	x0, [sp, #208]
  406ebc:	str	x0, [sp, #488]
  406ec0:	ldr	x1, [sp, #496]
  406ec4:	ldr	x0, [sp, #624]
  406ec8:	cmp	x1, x0
  406ecc:	b.hi	406ef0 <ferror@plt+0x52a0>  // b.pmore
  406ed0:	ldr	x1, [sp, #496]
  406ed4:	ldr	x0, [sp, #624]
  406ed8:	cmp	x1, x0
  406edc:	b.ne	406f70 <ferror@plt+0x5320>  // b.any
  406ee0:	ldr	x1, [sp, #488]
  406ee4:	ldr	x0, [sp, #616]
  406ee8:	cmp	x1, x0
  406eec:	b.cc	406f70 <ferror@plt+0x5320>  // b.lo, b.ul, b.last
  406ef0:	ldr	x1, [sp, #312]
  406ef4:	ldr	x0, [sp, #496]
  406ef8:	cmp	x1, x0
  406efc:	b.hi	406f20 <ferror@plt+0x52d0>  // b.pmore
  406f00:	ldr	x1, [sp, #312]
  406f04:	ldr	x0, [sp, #496]
  406f08:	cmp	x1, x0
  406f0c:	b.ne	406f70 <ferror@plt+0x5320>  // b.any
  406f10:	ldr	x1, [sp, #304]
  406f14:	ldr	x0, [sp, #488]
  406f18:	cmp	x1, x0
  406f1c:	b.ls	406f70 <ferror@plt+0x5320>  // b.plast
  406f20:	ldr	x0, [sp, #552]
  406f24:	sub	x0, x0, #0x1
  406f28:	str	x0, [sp, #552]
  406f2c:	ldr	x1, [sp, #616]
  406f30:	ldr	x0, [sp, #488]
  406f34:	add	x0, x1, x0
  406f38:	str	x0, [sp, #200]
  406f3c:	ldr	x1, [sp, #624]
  406f40:	ldr	x0, [sp, #496]
  406f44:	add	x1, x1, x0
  406f48:	ldr	x2, [sp, #200]
  406f4c:	ldr	x0, [sp, #616]
  406f50:	cmp	x2, x0
  406f54:	cset	w0, cc  // cc = lo, ul, last
  406f58:	and	w0, w0, #0xff
  406f5c:	and	x0, x0, #0xff
  406f60:	add	x0, x1, x0
  406f64:	str	x0, [sp, #496]
  406f68:	ldr	x0, [sp, #200]
  406f6c:	str	x0, [sp, #488]
  406f70:	ldr	x1, [sp, #496]
  406f74:	ldr	x0, [sp, #312]
  406f78:	cmp	x1, x0
  406f7c:	b.ne	406f90 <ferror@plt+0x5340>  // b.any
  406f80:	ldr	x1, [sp, #488]
  406f84:	ldr	x0, [sp, #304]
  406f88:	cmp	x1, x0
  406f8c:	b.eq	407098 <ferror@plt+0x5448>  // b.none
  406f90:	ldr	x0, [sp, #552]
  406f94:	orr	x0, x0, #0x1
  406f98:	str	x0, [sp, #552]
  406f9c:	b	407098 <ferror@plt+0x5448>
  406fa0:	ldr	x0, [sp, #592]
  406fa4:	and	x0, x0, #0x800000000000
  406fa8:	cmp	x0, #0x0
  406fac:	b.eq	406fdc <ferror@plt+0x538c>  // b.none
  406fb0:	ldr	x0, [sp, #624]
  406fb4:	and	x0, x0, #0x800000000000
  406fb8:	cmp	x0, #0x0
  406fbc:	b.ne	406fdc <ferror@plt+0x538c>  // b.any
  406fc0:	ldr	x0, [sp, #384]
  406fc4:	str	x0, [sp, #648]
  406fc8:	ldr	x0, [sp, #616]
  406fcc:	str	x0, [sp, #552]
  406fd0:	ldr	x0, [sp, #624]
  406fd4:	str	x0, [sp, #544]
  406fd8:	b	406ff4 <ferror@plt+0x53a4>
  406fdc:	ldr	x0, [sp, #392]
  406fe0:	str	x0, [sp, #648]
  406fe4:	ldr	x0, [sp, #584]
  406fe8:	str	x0, [sp, #552]
  406fec:	ldr	x0, [sp, #592]
  406ff0:	str	x0, [sp, #544]
  406ff4:	mov	x0, #0x3                   	// #3
  406ff8:	str	x0, [sp, #632]
  406ffc:	b	407098 <ferror@plt+0x5448>
  407000:	ldr	x0, [sp, #392]
  407004:	str	x0, [sp, #648]
  407008:	ldr	x0, [sp, #584]
  40700c:	str	x0, [sp, #552]
  407010:	ldr	x0, [sp, #592]
  407014:	str	x0, [sp, #544]
  407018:	ldr	x0, [sp, #576]
  40701c:	str	x0, [sp, #632]
  407020:	b	407098 <ferror@plt+0x5448>
  407024:	ldr	x0, [sp, #384]
  407028:	str	x0, [sp, #648]
  40702c:	ldr	x0, [sp, #616]
  407030:	str	x0, [sp, #552]
  407034:	ldr	x0, [sp, #624]
  407038:	str	x0, [sp, #544]
  40703c:	ldr	x0, [sp, #608]
  407040:	str	x0, [sp, #632]
  407044:	b	407098 <ferror@plt+0x5448>
  407048:	mov	x0, #0x1                   	// #1
  40704c:	str	x0, [sp, #632]
  407050:	b	407098 <ferror@plt+0x5448>
  407054:	ldr	w0, [sp, #564]
  407058:	orr	w0, w0, #0x2
  40705c:	str	w0, [sp, #564]
  407060:	mov	x0, #0x2                   	// #2
  407064:	str	x0, [sp, #632]
  407068:	b	407098 <ferror@plt+0x5448>
  40706c:	str	xzr, [sp, #648]
  407070:	mov	x0, #0x3                   	// #3
  407074:	str	x0, [sp, #632]
  407078:	mov	x0, #0xffffffffffffffff    	// #-1
  40707c:	str	x0, [sp, #552]
  407080:	mov	x0, #0xffffffffffff        	// #281474976710655
  407084:	str	x0, [sp, #544]
  407088:	ldr	w0, [sp, #564]
  40708c:	orr	w0, w0, #0x1
  407090:	str	w0, [sp, #564]
  407094:	b	407098 <ferror@plt+0x5448>
  407098:	nop
  40709c:	ldr	x0, [sp, #632]
  4070a0:	cmp	x0, #0x3
  4070a4:	b.eq	407838 <ferror@plt+0x5be8>  // b.none
  4070a8:	ldr	x0, [sp, #632]
  4070ac:	cmp	x0, #0x3
  4070b0:	b.gt	407850 <ferror@plt+0x5c00>
  4070b4:	ldr	x0, [sp, #632]
  4070b8:	cmp	x0, #0x2
  4070bc:	b.eq	407824 <ferror@plt+0x5bd4>  // b.none
  4070c0:	ldr	x0, [sp, #632]
  4070c4:	cmp	x0, #0x2
  4070c8:	b.gt	407850 <ferror@plt+0x5c00>
  4070cc:	ldr	x0, [sp, #632]
  4070d0:	cmp	x0, #0x0
  4070d4:	b.eq	4070e8 <ferror@plt+0x5498>  // b.none
  4070d8:	ldr	x0, [sp, #632]
  4070dc:	cmp	x0, #0x1
  4070e0:	b.eq	407814 <ferror@plt+0x5bc4>  // b.none
  4070e4:	b	407850 <ferror@plt+0x5c00>
  4070e8:	ldr	x1, [sp, #640]
  4070ec:	mov	x0, #0x3fff                	// #16383
  4070f0:	add	x0, x1, x0
  4070f4:	str	x0, [sp, #640]
  4070f8:	ldr	x0, [sp, #640]
  4070fc:	cmp	x0, #0x0
  407100:	b.le	40737c <ferror@plt+0x572c>
  407104:	ldr	x0, [sp, #552]
  407108:	and	x0, x0, #0x7
  40710c:	cmp	x0, #0x0
  407110:	b.eq	407258 <ferror@plt+0x5608>  // b.none
  407114:	ldr	w0, [sp, #564]
  407118:	orr	w0, w0, #0x10
  40711c:	str	w0, [sp, #564]
  407120:	ldr	x0, [sp, #400]
  407124:	and	x0, x0, #0xc00000
  407128:	cmp	x0, #0xc00, lsl #12
  40712c:	b.eq	407260 <ferror@plt+0x5610>  // b.none
  407130:	cmp	x0, #0xc00, lsl #12
  407134:	b.hi	407264 <ferror@plt+0x5614>  // b.pmore
  407138:	cmp	x0, #0x800, lsl #12
  40713c:	b.eq	407200 <ferror@plt+0x55b0>  // b.none
  407140:	cmp	x0, #0x800, lsl #12
  407144:	b.hi	407264 <ferror@plt+0x5614>  // b.pmore
  407148:	cmp	x0, #0x0
  40714c:	b.eq	40715c <ferror@plt+0x550c>  // b.none
  407150:	cmp	x0, #0x400, lsl #12
  407154:	b.eq	4071a8 <ferror@plt+0x5558>  // b.none
  407158:	b	407264 <ferror@plt+0x5614>
  40715c:	ldr	x0, [sp, #552]
  407160:	and	x0, x0, #0xf
  407164:	cmp	x0, #0x4
  407168:	b.eq	407260 <ferror@plt+0x5610>  // b.none
  40716c:	ldr	x0, [sp, #552]
  407170:	add	x0, x0, #0x4
  407174:	str	x0, [sp, #120]
  407178:	ldr	x1, [sp, #120]
  40717c:	ldr	x0, [sp, #552]
  407180:	cmp	x1, x0
  407184:	cset	w0, cc  // cc = lo, ul, last
  407188:	and	w0, w0, #0xff
  40718c:	and	x0, x0, #0xff
  407190:	ldr	x1, [sp, #544]
  407194:	add	x0, x1, x0
  407198:	str	x0, [sp, #544]
  40719c:	ldr	x0, [sp, #120]
  4071a0:	str	x0, [sp, #552]
  4071a4:	b	407260 <ferror@plt+0x5610>
  4071a8:	ldr	x0, [sp, #648]
  4071ac:	cmp	x0, #0x0
  4071b0:	b.ne	407260 <ferror@plt+0x5610>  // b.any
  4071b4:	ldr	x0, [sp, #552]
  4071b8:	and	x0, x0, #0x7
  4071bc:	cmp	x0, #0x0
  4071c0:	b.eq	407260 <ferror@plt+0x5610>  // b.none
  4071c4:	ldr	x0, [sp, #552]
  4071c8:	add	x0, x0, #0x8
  4071cc:	str	x0, [sp, #128]
  4071d0:	ldr	x1, [sp, #128]
  4071d4:	ldr	x0, [sp, #552]
  4071d8:	cmp	x1, x0
  4071dc:	cset	w0, cc  // cc = lo, ul, last
  4071e0:	and	w0, w0, #0xff
  4071e4:	and	x0, x0, #0xff
  4071e8:	ldr	x1, [sp, #544]
  4071ec:	add	x0, x1, x0
  4071f0:	str	x0, [sp, #544]
  4071f4:	ldr	x0, [sp, #128]
  4071f8:	str	x0, [sp, #552]
  4071fc:	b	407260 <ferror@plt+0x5610>
  407200:	ldr	x0, [sp, #648]
  407204:	cmp	x0, #0x0
  407208:	b.eq	407260 <ferror@plt+0x5610>  // b.none
  40720c:	ldr	x0, [sp, #552]
  407210:	and	x0, x0, #0x7
  407214:	cmp	x0, #0x0
  407218:	b.eq	407260 <ferror@plt+0x5610>  // b.none
  40721c:	ldr	x0, [sp, #552]
  407220:	add	x0, x0, #0x8
  407224:	str	x0, [sp, #136]
  407228:	ldr	x1, [sp, #136]
  40722c:	ldr	x0, [sp, #552]
  407230:	cmp	x1, x0
  407234:	cset	w0, cc  // cc = lo, ul, last
  407238:	and	w0, w0, #0xff
  40723c:	and	x0, x0, #0xff
  407240:	ldr	x1, [sp, #544]
  407244:	add	x0, x1, x0
  407248:	str	x0, [sp, #544]
  40724c:	ldr	x0, [sp, #136]
  407250:	str	x0, [sp, #552]
  407254:	b	407260 <ferror@plt+0x5610>
  407258:	nop
  40725c:	b	407264 <ferror@plt+0x5614>
  407260:	nop
  407264:	ldr	x0, [sp, #544]
  407268:	and	x0, x0, #0x10000000000000
  40726c:	cmp	x0, #0x0
  407270:	b.eq	40728c <ferror@plt+0x563c>  // b.none
  407274:	ldr	x0, [sp, #544]
  407278:	and	x0, x0, #0xffefffffffffffff
  40727c:	str	x0, [sp, #544]
  407280:	ldr	x0, [sp, #640]
  407284:	add	x0, x0, #0x1
  407288:	str	x0, [sp, #640]
  40728c:	ldr	x0, [sp, #552]
  407290:	lsr	x1, x0, #3
  407294:	ldr	x0, [sp, #544]
  407298:	lsl	x0, x0, #61
  40729c:	orr	x0, x1, x0
  4072a0:	str	x0, [sp, #552]
  4072a4:	ldr	x0, [sp, #544]
  4072a8:	lsr	x0, x0, #3
  4072ac:	str	x0, [sp, #544]
  4072b0:	ldr	x1, [sp, #640]
  4072b4:	mov	x0, #0x7ffe                	// #32766
  4072b8:	cmp	x1, x0
  4072bc:	b.le	40784c <ferror@plt+0x5bfc>
  4072c0:	ldr	x0, [sp, #400]
  4072c4:	and	x0, x0, #0xc00000
  4072c8:	cmp	x0, #0x800, lsl #12
  4072cc:	b.eq	407310 <ferror@plt+0x56c0>  // b.none
  4072d0:	cmp	x0, #0x800, lsl #12
  4072d4:	b.hi	407328 <ferror@plt+0x56d8>  // b.pmore
  4072d8:	cmp	x0, #0x0
  4072dc:	b.eq	4072ec <ferror@plt+0x569c>  // b.none
  4072e0:	cmp	x0, #0x400, lsl #12
  4072e4:	b.eq	4072f8 <ferror@plt+0x56a8>  // b.none
  4072e8:	b	407328 <ferror@plt+0x56d8>
  4072ec:	mov	x0, #0x2                   	// #2
  4072f0:	str	x0, [sp, #632]
  4072f4:	b	407324 <ferror@plt+0x56d4>
  4072f8:	ldr	x0, [sp, #648]
  4072fc:	cmp	x0, #0x0
  407300:	b.ne	407324 <ferror@plt+0x56d4>  // b.any
  407304:	mov	x0, #0x2                   	// #2
  407308:	str	x0, [sp, #632]
  40730c:	b	407324 <ferror@plt+0x56d4>
  407310:	ldr	x0, [sp, #648]
  407314:	cmp	x0, #0x0
  407318:	b.eq	407324 <ferror@plt+0x56d4>  // b.none
  40731c:	mov	x0, #0x2                   	// #2
  407320:	str	x0, [sp, #632]
  407324:	nop
  407328:	ldr	x0, [sp, #632]
  40732c:	cmp	x0, #0x2
  407330:	b.ne	407348 <ferror@plt+0x56f8>  // b.any
  407334:	mov	x0, #0x7fff                	// #32767
  407338:	str	x0, [sp, #640]
  40733c:	str	xzr, [sp, #552]
  407340:	str	xzr, [sp, #544]
  407344:	b	407360 <ferror@plt+0x5710>
  407348:	mov	x0, #0x7ffe                	// #32766
  40734c:	str	x0, [sp, #640]
  407350:	mov	x0, #0xffffffffffffffff    	// #-1
  407354:	str	x0, [sp, #552]
  407358:	mov	x0, #0xffffffffffffffff    	// #-1
  40735c:	str	x0, [sp, #544]
  407360:	ldr	w0, [sp, #564]
  407364:	orr	w0, w0, #0x4
  407368:	str	w0, [sp, #564]
  40736c:	ldr	w0, [sp, #564]
  407370:	orr	w0, w0, #0x10
  407374:	str	w0, [sp, #564]
  407378:	b	40784c <ferror@plt+0x5bfc>
  40737c:	mov	w0, #0x1                   	// #1
  407380:	str	w0, [sp, #196]
  407384:	mov	x1, #0x1                   	// #1
  407388:	ldr	x0, [sp, #640]
  40738c:	sub	x0, x1, x0
  407390:	str	x0, [sp, #640]
  407394:	ldr	x0, [sp, #640]
  407398:	cmp	x0, #0x74
  40739c:	b.gt	407674 <ferror@plt+0x5a24>
  4073a0:	ldr	x0, [sp, #640]
  4073a4:	cmp	x0, #0x3f
  4073a8:	b.gt	407420 <ferror@plt+0x57d0>
  4073ac:	ldr	x0, [sp, #640]
  4073b0:	mov	w1, w0
  4073b4:	mov	w0, #0x40                  	// #64
  4073b8:	sub	w0, w0, w1
  4073bc:	ldr	x1, [sp, #544]
  4073c0:	lsl	x1, x1, x0
  4073c4:	ldr	x0, [sp, #640]
  4073c8:	mov	w2, w0
  4073cc:	ldr	x0, [sp, #552]
  4073d0:	lsr	x0, x0, x2
  4073d4:	orr	x1, x1, x0
  4073d8:	ldr	x0, [sp, #640]
  4073dc:	mov	w2, w0
  4073e0:	mov	w0, #0x40                  	// #64
  4073e4:	sub	w0, w0, w2
  4073e8:	ldr	x2, [sp, #552]
  4073ec:	lsl	x0, x2, x0
  4073f0:	cmp	x0, #0x0
  4073f4:	cset	w0, ne  // ne = any
  4073f8:	and	w0, w0, #0xff
  4073fc:	sxtw	x0, w0
  407400:	orr	x0, x1, x0
  407404:	str	x0, [sp, #552]
  407408:	ldr	x0, [sp, #640]
  40740c:	mov	w1, w0
  407410:	ldr	x0, [sp, #544]
  407414:	lsr	x0, x0, x1
  407418:	str	x0, [sp, #544]
  40741c:	b	407480 <ferror@plt+0x5830>
  407420:	ldr	x0, [sp, #640]
  407424:	sub	w0, w0, #0x40
  407428:	ldr	x1, [sp, #544]
  40742c:	lsr	x1, x1, x0
  407430:	ldr	x0, [sp, #640]
  407434:	cmp	x0, #0x40
  407438:	b.eq	407458 <ferror@plt+0x5808>  // b.none
  40743c:	ldr	x0, [sp, #640]
  407440:	mov	w2, w0
  407444:	mov	w0, #0x80                  	// #128
  407448:	sub	w0, w0, w2
  40744c:	ldr	x2, [sp, #544]
  407450:	lsl	x0, x2, x0
  407454:	b	40745c <ferror@plt+0x580c>
  407458:	mov	x0, #0x0                   	// #0
  40745c:	ldr	x2, [sp, #552]
  407460:	orr	x0, x0, x2
  407464:	cmp	x0, #0x0
  407468:	cset	w0, ne  // ne = any
  40746c:	and	w0, w0, #0xff
  407470:	and	x0, x0, #0xff
  407474:	orr	x0, x1, x0
  407478:	str	x0, [sp, #552]
  40747c:	str	xzr, [sp, #544]
  407480:	ldr	x0, [sp, #552]
  407484:	and	x0, x0, #0x7
  407488:	cmp	x0, #0x0
  40748c:	b.eq	4075d4 <ferror@plt+0x5984>  // b.none
  407490:	ldr	w0, [sp, #564]
  407494:	orr	w0, w0, #0x10
  407498:	str	w0, [sp, #564]
  40749c:	ldr	x0, [sp, #400]
  4074a0:	and	x0, x0, #0xc00000
  4074a4:	cmp	x0, #0xc00, lsl #12
  4074a8:	b.eq	4075dc <ferror@plt+0x598c>  // b.none
  4074ac:	cmp	x0, #0xc00, lsl #12
  4074b0:	b.hi	4075e0 <ferror@plt+0x5990>  // b.pmore
  4074b4:	cmp	x0, #0x800, lsl #12
  4074b8:	b.eq	40757c <ferror@plt+0x592c>  // b.none
  4074bc:	cmp	x0, #0x800, lsl #12
  4074c0:	b.hi	4075e0 <ferror@plt+0x5990>  // b.pmore
  4074c4:	cmp	x0, #0x0
  4074c8:	b.eq	4074d8 <ferror@plt+0x5888>  // b.none
  4074cc:	cmp	x0, #0x400, lsl #12
  4074d0:	b.eq	407524 <ferror@plt+0x58d4>  // b.none
  4074d4:	b	4075e0 <ferror@plt+0x5990>
  4074d8:	ldr	x0, [sp, #552]
  4074dc:	and	x0, x0, #0xf
  4074e0:	cmp	x0, #0x4
  4074e4:	b.eq	4075dc <ferror@plt+0x598c>  // b.none
  4074e8:	ldr	x0, [sp, #552]
  4074ec:	add	x0, x0, #0x4
  4074f0:	str	x0, [sp, #144]
  4074f4:	ldr	x1, [sp, #144]
  4074f8:	ldr	x0, [sp, #552]
  4074fc:	cmp	x1, x0
  407500:	cset	w0, cc  // cc = lo, ul, last
  407504:	and	w0, w0, #0xff
  407508:	and	x0, x0, #0xff
  40750c:	ldr	x1, [sp, #544]
  407510:	add	x0, x1, x0
  407514:	str	x0, [sp, #544]
  407518:	ldr	x0, [sp, #144]
  40751c:	str	x0, [sp, #552]
  407520:	b	4075dc <ferror@plt+0x598c>
  407524:	ldr	x0, [sp, #648]
  407528:	cmp	x0, #0x0
  40752c:	b.ne	4075dc <ferror@plt+0x598c>  // b.any
  407530:	ldr	x0, [sp, #552]
  407534:	and	x0, x0, #0x7
  407538:	cmp	x0, #0x0
  40753c:	b.eq	4075dc <ferror@plt+0x598c>  // b.none
  407540:	ldr	x0, [sp, #552]
  407544:	add	x0, x0, #0x8
  407548:	str	x0, [sp, #152]
  40754c:	ldr	x1, [sp, #152]
  407550:	ldr	x0, [sp, #552]
  407554:	cmp	x1, x0
  407558:	cset	w0, cc  // cc = lo, ul, last
  40755c:	and	w0, w0, #0xff
  407560:	and	x0, x0, #0xff
  407564:	ldr	x1, [sp, #544]
  407568:	add	x0, x1, x0
  40756c:	str	x0, [sp, #544]
  407570:	ldr	x0, [sp, #152]
  407574:	str	x0, [sp, #552]
  407578:	b	4075dc <ferror@plt+0x598c>
  40757c:	ldr	x0, [sp, #648]
  407580:	cmp	x0, #0x0
  407584:	b.eq	4075dc <ferror@plt+0x598c>  // b.none
  407588:	ldr	x0, [sp, #552]
  40758c:	and	x0, x0, #0x7
  407590:	cmp	x0, #0x0
  407594:	b.eq	4075dc <ferror@plt+0x598c>  // b.none
  407598:	ldr	x0, [sp, #552]
  40759c:	add	x0, x0, #0x8
  4075a0:	str	x0, [sp, #160]
  4075a4:	ldr	x1, [sp, #160]
  4075a8:	ldr	x0, [sp, #552]
  4075ac:	cmp	x1, x0
  4075b0:	cset	w0, cc  // cc = lo, ul, last
  4075b4:	and	w0, w0, #0xff
  4075b8:	and	x0, x0, #0xff
  4075bc:	ldr	x1, [sp, #544]
  4075c0:	add	x0, x1, x0
  4075c4:	str	x0, [sp, #544]
  4075c8:	ldr	x0, [sp, #160]
  4075cc:	str	x0, [sp, #552]
  4075d0:	b	4075dc <ferror@plt+0x598c>
  4075d4:	nop
  4075d8:	b	4075e0 <ferror@plt+0x5990>
  4075dc:	nop
  4075e0:	ldr	x0, [sp, #544]
  4075e4:	and	x0, x0, #0x8000000000000
  4075e8:	cmp	x0, #0x0
  4075ec:	b.eq	407610 <ferror@plt+0x59c0>  // b.none
  4075f0:	mov	x0, #0x1                   	// #1
  4075f4:	str	x0, [sp, #640]
  4075f8:	str	xzr, [sp, #552]
  4075fc:	str	xzr, [sp, #544]
  407600:	ldr	w0, [sp, #564]
  407604:	orr	w0, w0, #0x10
  407608:	str	w0, [sp, #564]
  40760c:	b	407638 <ferror@plt+0x59e8>
  407610:	str	xzr, [sp, #640]
  407614:	ldr	x0, [sp, #552]
  407618:	lsr	x1, x0, #3
  40761c:	ldr	x0, [sp, #544]
  407620:	lsl	x0, x0, #61
  407624:	orr	x0, x1, x0
  407628:	str	x0, [sp, #552]
  40762c:	ldr	x0, [sp, #544]
  407630:	lsr	x0, x0, #3
  407634:	str	x0, [sp, #544]
  407638:	ldr	w0, [sp, #196]
  40763c:	cmp	w0, #0x0
  407640:	b.eq	40784c <ferror@plt+0x5bfc>  // b.none
  407644:	ldr	w0, [sp, #564]
  407648:	and	w0, w0, #0x10
  40764c:	cmp	w0, #0x0
  407650:	b.ne	407664 <ferror@plt+0x5a14>  // b.any
  407654:	ldr	x0, [sp, #400]
  407658:	and	x0, x0, #0x800
  40765c:	cmp	x0, #0x0
  407660:	b.eq	40784c <ferror@plt+0x5bfc>  // b.none
  407664:	ldr	w0, [sp, #564]
  407668:	orr	w0, w0, #0x8
  40766c:	str	w0, [sp, #564]
  407670:	b	40784c <ferror@plt+0x5bfc>
  407674:	str	xzr, [sp, #640]
  407678:	ldr	x1, [sp, #544]
  40767c:	ldr	x0, [sp, #552]
  407680:	orr	x0, x1, x0
  407684:	cmp	x0, #0x0
  407688:	b.eq	407804 <ferror@plt+0x5bb4>  // b.none
  40768c:	mov	x0, #0x1                   	// #1
  407690:	str	x0, [sp, #552]
  407694:	str	xzr, [sp, #544]
  407698:	ldr	x0, [sp, #552]
  40769c:	and	x0, x0, #0x7
  4076a0:	cmp	x0, #0x0
  4076a4:	b.eq	4077ec <ferror@plt+0x5b9c>  // b.none
  4076a8:	ldr	w0, [sp, #564]
  4076ac:	orr	w0, w0, #0x10
  4076b0:	str	w0, [sp, #564]
  4076b4:	ldr	x0, [sp, #400]
  4076b8:	and	x0, x0, #0xc00000
  4076bc:	cmp	x0, #0xc00, lsl #12
  4076c0:	b.eq	4077f4 <ferror@plt+0x5ba4>  // b.none
  4076c4:	cmp	x0, #0xc00, lsl #12
  4076c8:	b.hi	4077f8 <ferror@plt+0x5ba8>  // b.pmore
  4076cc:	cmp	x0, #0x800, lsl #12
  4076d0:	b.eq	407794 <ferror@plt+0x5b44>  // b.none
  4076d4:	cmp	x0, #0x800, lsl #12
  4076d8:	b.hi	4077f8 <ferror@plt+0x5ba8>  // b.pmore
  4076dc:	cmp	x0, #0x0
  4076e0:	b.eq	4076f0 <ferror@plt+0x5aa0>  // b.none
  4076e4:	cmp	x0, #0x400, lsl #12
  4076e8:	b.eq	40773c <ferror@plt+0x5aec>  // b.none
  4076ec:	b	4077f8 <ferror@plt+0x5ba8>
  4076f0:	ldr	x0, [sp, #552]
  4076f4:	and	x0, x0, #0xf
  4076f8:	cmp	x0, #0x4
  4076fc:	b.eq	4077f4 <ferror@plt+0x5ba4>  // b.none
  407700:	ldr	x0, [sp, #552]
  407704:	add	x0, x0, #0x4
  407708:	str	x0, [sp, #168]
  40770c:	ldr	x1, [sp, #168]
  407710:	ldr	x0, [sp, #552]
  407714:	cmp	x1, x0
  407718:	cset	w0, cc  // cc = lo, ul, last
  40771c:	and	w0, w0, #0xff
  407720:	and	x0, x0, #0xff
  407724:	ldr	x1, [sp, #544]
  407728:	add	x0, x1, x0
  40772c:	str	x0, [sp, #544]
  407730:	ldr	x0, [sp, #168]
  407734:	str	x0, [sp, #552]
  407738:	b	4077f4 <ferror@plt+0x5ba4>
  40773c:	ldr	x0, [sp, #648]
  407740:	cmp	x0, #0x0
  407744:	b.ne	4077f4 <ferror@plt+0x5ba4>  // b.any
  407748:	ldr	x0, [sp, #552]
  40774c:	and	x0, x0, #0x7
  407750:	cmp	x0, #0x0
  407754:	b.eq	4077f4 <ferror@plt+0x5ba4>  // b.none
  407758:	ldr	x0, [sp, #552]
  40775c:	add	x0, x0, #0x8
  407760:	str	x0, [sp, #176]
  407764:	ldr	x1, [sp, #176]
  407768:	ldr	x0, [sp, #552]
  40776c:	cmp	x1, x0
  407770:	cset	w0, cc  // cc = lo, ul, last
  407774:	and	w0, w0, #0xff
  407778:	and	x0, x0, #0xff
  40777c:	ldr	x1, [sp, #544]
  407780:	add	x0, x1, x0
  407784:	str	x0, [sp, #544]
  407788:	ldr	x0, [sp, #176]
  40778c:	str	x0, [sp, #552]
  407790:	b	4077f4 <ferror@plt+0x5ba4>
  407794:	ldr	x0, [sp, #648]
  407798:	cmp	x0, #0x0
  40779c:	b.eq	4077f4 <ferror@plt+0x5ba4>  // b.none
  4077a0:	ldr	x0, [sp, #552]
  4077a4:	and	x0, x0, #0x7
  4077a8:	cmp	x0, #0x0
  4077ac:	b.eq	4077f4 <ferror@plt+0x5ba4>  // b.none
  4077b0:	ldr	x0, [sp, #552]
  4077b4:	add	x0, x0, #0x8
  4077b8:	str	x0, [sp, #184]
  4077bc:	ldr	x1, [sp, #184]
  4077c0:	ldr	x0, [sp, #552]
  4077c4:	cmp	x1, x0
  4077c8:	cset	w0, cc  // cc = lo, ul, last
  4077cc:	and	w0, w0, #0xff
  4077d0:	and	x0, x0, #0xff
  4077d4:	ldr	x1, [sp, #544]
  4077d8:	add	x0, x1, x0
  4077dc:	str	x0, [sp, #544]
  4077e0:	ldr	x0, [sp, #184]
  4077e4:	str	x0, [sp, #552]
  4077e8:	b	4077f4 <ferror@plt+0x5ba4>
  4077ec:	nop
  4077f0:	b	4077f8 <ferror@plt+0x5ba8>
  4077f4:	nop
  4077f8:	ldr	x0, [sp, #552]
  4077fc:	lsr	x0, x0, #3
  407800:	str	x0, [sp, #552]
  407804:	ldr	w0, [sp, #564]
  407808:	orr	w0, w0, #0x8
  40780c:	str	w0, [sp, #564]
  407810:	b	40784c <ferror@plt+0x5bfc>
  407814:	str	xzr, [sp, #640]
  407818:	str	xzr, [sp, #552]
  40781c:	str	xzr, [sp, #544]
  407820:	b	40784c <ferror@plt+0x5bfc>
  407824:	mov	x0, #0x7fff                	// #32767
  407828:	str	x0, [sp, #640]
  40782c:	str	xzr, [sp, #552]
  407830:	str	xzr, [sp, #544]
  407834:	b	40784c <ferror@plt+0x5bfc>
  407838:	mov	x0, #0x7fff                	// #32767
  40783c:	str	x0, [sp, #640]
  407840:	ldr	x0, [sp, #544]
  407844:	orr	x0, x0, #0x800000000000
  407848:	str	x0, [sp, #544]
  40784c:	nop
  407850:	ldr	x0, [sp, #552]
  407854:	str	x0, [sp, #48]
  407858:	ldr	x0, [sp, #544]
  40785c:	and	x1, x0, #0xffffffffffff
  407860:	ldr	x0, [sp, #56]
  407864:	bfxil	x0, x1, #0, #48
  407868:	str	x0, [sp, #56]
  40786c:	ldr	x0, [sp, #640]
  407870:	and	w0, w0, #0x7fff
  407874:	and	w1, w0, #0xffff
  407878:	ldrh	w0, [sp, #62]
  40787c:	bfxil	w0, w1, #0, #15
  407880:	strh	w0, [sp, #62]
  407884:	ldr	x0, [sp, #648]
  407888:	and	w0, w0, #0x1
  40788c:	and	w1, w0, #0xff
  407890:	ldrb	w0, [sp, #63]
  407894:	bfi	w0, w1, #7, #1
  407898:	strb	w0, [sp, #63]
  40789c:	ldr	q0, [sp, #48]
  4078a0:	str	q0, [sp, #96]
  4078a4:	ldrsw	x0, [sp, #564]
  4078a8:	cmp	x0, #0x0
  4078ac:	b.eq	4078b8 <ferror@plt+0x5c68>  // b.none
  4078b0:	ldr	w0, [sp, #564]
  4078b4:	bl	4095b8 <ferror@plt+0x7968>
  4078b8:	ldr	q0, [sp, #96]
  4078bc:	ldp	x29, x30, [sp]
  4078c0:	add	sp, sp, #0x290
  4078c4:	ret
  4078c8:	sub	sp, sp, #0x2a0
  4078cc:	stp	x29, x30, [sp]
  4078d0:	mov	x29, sp
  4078d4:	str	q0, [sp, #32]
  4078d8:	str	q1, [sp, #16]
  4078dc:	str	wzr, [sp, #596]
  4078e0:	str	xzr, [sp, #488]
  4078e4:	mrs	x0, fpcr
  4078e8:	str	x0, [sp, #488]
  4078ec:	ldr	q0, [sp, #32]
  4078f0:	str	q0, [sp, #112]
  4078f4:	ldr	x0, [sp, #112]
  4078f8:	str	x0, [sp, #608]
  4078fc:	ldr	x0, [sp, #120]
  407900:	ubfx	x0, x0, #0, #48
  407904:	str	x0, [sp, #616]
  407908:	ldrh	w0, [sp, #126]
  40790c:	ubfx	x0, x0, #0, #15
  407910:	and	w0, w0, #0xffff
  407914:	and	x0, x0, #0xffff
  407918:	str	x0, [sp, #600]
  40791c:	ldrb	w0, [sp, #127]
  407920:	ubfx	x0, x0, #7, #1
  407924:	and	w0, w0, #0xff
  407928:	and	x0, x0, #0xff
  40792c:	str	x0, [sp, #480]
  407930:	ldr	x0, [sp, #600]
  407934:	cmp	x0, #0x0
  407938:	b.eq	407994 <ferror@plt+0x5d44>  // b.none
  40793c:	ldr	x1, [sp, #600]
  407940:	mov	x0, #0x7fff                	// #32767
  407944:	cmp	x1, x0
  407948:	b.eq	407a88 <ferror@plt+0x5e38>  // b.none
  40794c:	ldr	x0, [sp, #616]
  407950:	orr	x0, x0, #0x1000000000000
  407954:	str	x0, [sp, #616]
  407958:	ldr	x0, [sp, #616]
  40795c:	lsl	x1, x0, #3
  407960:	ldr	x0, [sp, #608]
  407964:	lsr	x0, x0, #61
  407968:	orr	x0, x1, x0
  40796c:	str	x0, [sp, #616]
  407970:	ldr	x0, [sp, #608]
  407974:	lsl	x0, x0, #3
  407978:	str	x0, [sp, #608]
  40797c:	ldr	x1, [sp, #600]
  407980:	mov	x0, #0xffffffffffffc001    	// #-16383
  407984:	add	x0, x1, x0
  407988:	str	x0, [sp, #600]
  40798c:	str	xzr, [sp, #584]
  407990:	b	407acc <ferror@plt+0x5e7c>
  407994:	ldr	x1, [sp, #616]
  407998:	ldr	x0, [sp, #608]
  40799c:	orr	x0, x1, x0
  4079a0:	cmp	x0, #0x0
  4079a4:	b.ne	4079b4 <ferror@plt+0x5d64>  // b.any
  4079a8:	mov	x0, #0x1                   	// #1
  4079ac:	str	x0, [sp, #584]
  4079b0:	b	407acc <ferror@plt+0x5e7c>
  4079b4:	ldr	x0, [sp, #616]
  4079b8:	cmp	x0, #0x0
  4079bc:	b.eq	4079d4 <ferror@plt+0x5d84>  // b.none
  4079c0:	ldr	x0, [sp, #616]
  4079c4:	clz	x0, x0
  4079c8:	sxtw	x0, w0
  4079cc:	str	x0, [sp, #552]
  4079d0:	b	4079f0 <ferror@plt+0x5da0>
  4079d4:	ldr	x0, [sp, #608]
  4079d8:	clz	x0, x0
  4079dc:	sxtw	x0, w0
  4079e0:	str	x0, [sp, #552]
  4079e4:	ldr	x0, [sp, #552]
  4079e8:	add	x0, x0, #0x40
  4079ec:	str	x0, [sp, #552]
  4079f0:	ldr	x0, [sp, #552]
  4079f4:	sub	x0, x0, #0xf
  4079f8:	str	x0, [sp, #552]
  4079fc:	ldr	x0, [sp, #552]
  407a00:	cmp	x0, #0x3c
  407a04:	b.gt	407a50 <ferror@plt+0x5e00>
  407a08:	ldr	x0, [sp, #552]
  407a0c:	add	w0, w0, #0x3
  407a10:	ldr	x1, [sp, #616]
  407a14:	lsl	x1, x1, x0
  407a18:	ldr	x0, [sp, #552]
  407a1c:	mov	w2, w0
  407a20:	mov	w0, #0x3d                  	// #61
  407a24:	sub	w0, w0, w2
  407a28:	ldr	x2, [sp, #608]
  407a2c:	lsr	x0, x2, x0
  407a30:	orr	x0, x1, x0
  407a34:	str	x0, [sp, #616]
  407a38:	ldr	x0, [sp, #552]
  407a3c:	add	w0, w0, #0x3
  407a40:	ldr	x1, [sp, #608]
  407a44:	lsl	x0, x1, x0
  407a48:	str	x0, [sp, #608]
  407a4c:	b	407a68 <ferror@plt+0x5e18>
  407a50:	ldr	x0, [sp, #552]
  407a54:	sub	w0, w0, #0x3d
  407a58:	ldr	x1, [sp, #608]
  407a5c:	lsl	x0, x1, x0
  407a60:	str	x0, [sp, #616]
  407a64:	str	xzr, [sp, #608]
  407a68:	ldr	x1, [sp, #552]
  407a6c:	mov	x0, #0x3ffe                	// #16382
  407a70:	add	x0, x1, x0
  407a74:	ldr	x1, [sp, #600]
  407a78:	sub	x0, x1, x0
  407a7c:	str	x0, [sp, #600]
  407a80:	str	xzr, [sp, #584]
  407a84:	b	407acc <ferror@plt+0x5e7c>
  407a88:	ldr	x1, [sp, #616]
  407a8c:	ldr	x0, [sp, #608]
  407a90:	orr	x0, x1, x0
  407a94:	cmp	x0, #0x0
  407a98:	b.ne	407aa8 <ferror@plt+0x5e58>  // b.any
  407a9c:	mov	x0, #0x2                   	// #2
  407aa0:	str	x0, [sp, #584]
  407aa4:	b	407acc <ferror@plt+0x5e7c>
  407aa8:	mov	x0, #0x3                   	// #3
  407aac:	str	x0, [sp, #584]
  407ab0:	ldr	x0, [sp, #616]
  407ab4:	and	x0, x0, #0x800000000000
  407ab8:	cmp	x0, #0x0
  407abc:	b.ne	407acc <ferror@plt+0x5e7c>  // b.any
  407ac0:	ldr	w0, [sp, #596]
  407ac4:	orr	w0, w0, #0x1
  407ac8:	str	w0, [sp, #596]
  407acc:	nop
  407ad0:	ldr	q0, [sp, #16]
  407ad4:	str	q0, [sp, #96]
  407ad8:	ldr	x0, [sp, #96]
  407adc:	str	x0, [sp, #640]
  407ae0:	ldr	x0, [sp, #104]
  407ae4:	ubfx	x0, x0, #0, #48
  407ae8:	str	x0, [sp, #648]
  407aec:	ldrh	w0, [sp, #110]
  407af0:	ubfx	x0, x0, #0, #15
  407af4:	and	w0, w0, #0xffff
  407af8:	and	x0, x0, #0xffff
  407afc:	str	x0, [sp, #624]
  407b00:	ldrb	w0, [sp, #111]
  407b04:	ubfx	x0, x0, #7, #1
  407b08:	and	w0, w0, #0xff
  407b0c:	and	x0, x0, #0xff
  407b10:	str	x0, [sp, #472]
  407b14:	ldr	x0, [sp, #624]
  407b18:	cmp	x0, #0x0
  407b1c:	b.eq	407b78 <ferror@plt+0x5f28>  // b.none
  407b20:	ldr	x1, [sp, #624]
  407b24:	mov	x0, #0x7fff                	// #32767
  407b28:	cmp	x1, x0
  407b2c:	b.eq	407c6c <ferror@plt+0x601c>  // b.none
  407b30:	ldr	x0, [sp, #648]
  407b34:	orr	x0, x0, #0x1000000000000
  407b38:	str	x0, [sp, #648]
  407b3c:	ldr	x0, [sp, #648]
  407b40:	lsl	x1, x0, #3
  407b44:	ldr	x0, [sp, #640]
  407b48:	lsr	x0, x0, #61
  407b4c:	orr	x0, x1, x0
  407b50:	str	x0, [sp, #648]
  407b54:	ldr	x0, [sp, #640]
  407b58:	lsl	x0, x0, #3
  407b5c:	str	x0, [sp, #640]
  407b60:	ldr	x1, [sp, #624]
  407b64:	mov	x0, #0xffffffffffffc001    	// #-16383
  407b68:	add	x0, x1, x0
  407b6c:	str	x0, [sp, #624]
  407b70:	str	xzr, [sp, #632]
  407b74:	b	407cb0 <ferror@plt+0x6060>
  407b78:	ldr	x1, [sp, #648]
  407b7c:	ldr	x0, [sp, #640]
  407b80:	orr	x0, x1, x0
  407b84:	cmp	x0, #0x0
  407b88:	b.ne	407b98 <ferror@plt+0x5f48>  // b.any
  407b8c:	mov	x0, #0x1                   	// #1
  407b90:	str	x0, [sp, #632]
  407b94:	b	407cb0 <ferror@plt+0x6060>
  407b98:	ldr	x0, [sp, #648]
  407b9c:	cmp	x0, #0x0
  407ba0:	b.eq	407bb8 <ferror@plt+0x5f68>  // b.none
  407ba4:	ldr	x0, [sp, #648]
  407ba8:	clz	x0, x0
  407bac:	sxtw	x0, w0
  407bb0:	str	x0, [sp, #544]
  407bb4:	b	407bd4 <ferror@plt+0x5f84>
  407bb8:	ldr	x0, [sp, #640]
  407bbc:	clz	x0, x0
  407bc0:	sxtw	x0, w0
  407bc4:	str	x0, [sp, #544]
  407bc8:	ldr	x0, [sp, #544]
  407bcc:	add	x0, x0, #0x40
  407bd0:	str	x0, [sp, #544]
  407bd4:	ldr	x0, [sp, #544]
  407bd8:	sub	x0, x0, #0xf
  407bdc:	str	x0, [sp, #544]
  407be0:	ldr	x0, [sp, #544]
  407be4:	cmp	x0, #0x3c
  407be8:	b.gt	407c34 <ferror@plt+0x5fe4>
  407bec:	ldr	x0, [sp, #544]
  407bf0:	add	w0, w0, #0x3
  407bf4:	ldr	x1, [sp, #648]
  407bf8:	lsl	x1, x1, x0
  407bfc:	ldr	x0, [sp, #544]
  407c00:	mov	w2, w0
  407c04:	mov	w0, #0x3d                  	// #61
  407c08:	sub	w0, w0, w2
  407c0c:	ldr	x2, [sp, #640]
  407c10:	lsr	x0, x2, x0
  407c14:	orr	x0, x1, x0
  407c18:	str	x0, [sp, #648]
  407c1c:	ldr	x0, [sp, #544]
  407c20:	add	w0, w0, #0x3
  407c24:	ldr	x1, [sp, #640]
  407c28:	lsl	x0, x1, x0
  407c2c:	str	x0, [sp, #640]
  407c30:	b	407c4c <ferror@plt+0x5ffc>
  407c34:	ldr	x0, [sp, #544]
  407c38:	sub	w0, w0, #0x3d
  407c3c:	ldr	x1, [sp, #640]
  407c40:	lsl	x0, x1, x0
  407c44:	str	x0, [sp, #648]
  407c48:	str	xzr, [sp, #640]
  407c4c:	ldr	x1, [sp, #544]
  407c50:	mov	x0, #0x3ffe                	// #16382
  407c54:	add	x0, x1, x0
  407c58:	ldr	x1, [sp, #624]
  407c5c:	sub	x0, x1, x0
  407c60:	str	x0, [sp, #624]
  407c64:	str	xzr, [sp, #632]
  407c68:	b	407cb0 <ferror@plt+0x6060>
  407c6c:	ldr	x1, [sp, #648]
  407c70:	ldr	x0, [sp, #640]
  407c74:	orr	x0, x1, x0
  407c78:	cmp	x0, #0x0
  407c7c:	b.ne	407c8c <ferror@plt+0x603c>  // b.any
  407c80:	mov	x0, #0x2                   	// #2
  407c84:	str	x0, [sp, #632]
  407c88:	b	407cb0 <ferror@plt+0x6060>
  407c8c:	mov	x0, #0x3                   	// #3
  407c90:	str	x0, [sp, #632]
  407c94:	ldr	x0, [sp, #648]
  407c98:	and	x0, x0, #0x800000000000
  407c9c:	cmp	x0, #0x0
  407ca0:	b.ne	407cb0 <ferror@plt+0x6060>  // b.any
  407ca4:	ldr	w0, [sp, #596]
  407ca8:	orr	w0, w0, #0x1
  407cac:	str	w0, [sp, #596]
  407cb0:	nop
  407cb4:	ldr	x1, [sp, #480]
  407cb8:	ldr	x0, [sp, #472]
  407cbc:	eor	x0, x1, x0
  407cc0:	str	x0, [sp, #656]
  407cc4:	ldr	x1, [sp, #600]
  407cc8:	ldr	x0, [sp, #624]
  407ccc:	add	x0, x1, x0
  407cd0:	add	x0, x0, #0x1
  407cd4:	str	x0, [sp, #576]
  407cd8:	ldr	x0, [sp, #584]
  407cdc:	lsl	x1, x0, #2
  407ce0:	ldr	x0, [sp, #632]
  407ce4:	orr	x0, x1, x0
  407ce8:	cmp	x0, #0xf
  407cec:	b.eq	4084fc <ferror@plt+0x68ac>  // b.none
  407cf0:	cmp	x0, #0xf
  407cf4:	b.gt	4085d0 <ferror@plt+0x6980>
  407cf8:	cmp	x0, #0xe
  407cfc:	b.gt	4085d0 <ferror@plt+0x6980>
  407d00:	cmp	x0, #0xc
  407d04:	b.ge	40855c <ferror@plt+0x690c>  // b.tcont
  407d08:	cmp	x0, #0xb
  407d0c:	b.eq	408580 <ferror@plt+0x6930>  // b.none
  407d10:	cmp	x0, #0xb
  407d14:	b.gt	4085d0 <ferror@plt+0x6980>
  407d18:	cmp	x0, #0xa
  407d1c:	b.gt	4085d0 <ferror@plt+0x6980>
  407d20:	cmp	x0, #0x3
  407d24:	b.ge	407d48 <ferror@plt+0x60f8>  // b.tcont
  407d28:	cmp	x0, #0x0
  407d2c:	b.eq	407dac <ferror@plt+0x615c>  // b.none
  407d30:	cmp	x0, #0x0
  407d34:	b.lt	4085d0 <ferror@plt+0x6980>  // b.tstop
  407d38:	sub	x0, x0, #0x1
  407d3c:	cmp	x0, #0x1
  407d40:	b.hi	4085d0 <ferror@plt+0x6980>  // b.pmore
  407d44:	b	408588 <ferror@plt+0x6938>
  407d48:	mov	w1, w0
  407d4c:	mov	x0, #0x1                   	// #1
  407d50:	lsl	x0, x0, x1
  407d54:	mov	x1, #0x530                 	// #1328
  407d58:	and	x1, x0, x1
  407d5c:	cmp	x1, #0x0
  407d60:	cset	w1, ne  // ne = any
  407d64:	and	w1, w1, #0xff
  407d68:	cmp	w1, #0x0
  407d6c:	b.ne	408564 <ferror@plt+0x6914>  // b.any
  407d70:	mov	x1, #0x240                 	// #576
  407d74:	and	x1, x0, x1
  407d78:	cmp	x1, #0x0
  407d7c:	cset	w1, ne  // ne = any
  407d80:	and	w1, w1, #0xff
  407d84:	cmp	w1, #0x0
  407d88:	b.ne	4085a4 <ferror@plt+0x6954>  // b.any
  407d8c:	mov	x1, #0x88                  	// #136
  407d90:	and	x0, x0, x1
  407d94:	cmp	x0, #0x0
  407d98:	cset	w0, ne  // ne = any
  407d9c:	and	w0, w0, #0xff
  407da0:	cmp	w0, #0x0
  407da4:	b.ne	408580 <ferror@plt+0x6930>  // b.any
  407da8:	b	4085d0 <ferror@plt+0x6980>
  407dac:	str	xzr, [sp, #664]
  407db0:	ldr	x0, [sp, #608]
  407db4:	str	w0, [sp, #468]
  407db8:	ldr	x0, [sp, #608]
  407dbc:	lsr	x0, x0, #32
  407dc0:	str	w0, [sp, #464]
  407dc4:	ldr	x0, [sp, #640]
  407dc8:	str	w0, [sp, #460]
  407dcc:	ldr	x0, [sp, #640]
  407dd0:	lsr	x0, x0, #32
  407dd4:	str	w0, [sp, #456]
  407dd8:	ldr	w1, [sp, #468]
  407ddc:	ldr	w0, [sp, #460]
  407de0:	mul	x0, x1, x0
  407de4:	str	x0, [sp, #448]
  407de8:	ldr	w1, [sp, #468]
  407dec:	ldr	w0, [sp, #456]
  407df0:	mul	x0, x1, x0
  407df4:	str	x0, [sp, #440]
  407df8:	ldr	w1, [sp, #464]
  407dfc:	ldr	w0, [sp, #460]
  407e00:	mul	x0, x1, x0
  407e04:	str	x0, [sp, #432]
  407e08:	ldr	w1, [sp, #464]
  407e0c:	ldr	w0, [sp, #456]
  407e10:	mul	x0, x1, x0
  407e14:	str	x0, [sp, #536]
  407e18:	ldr	x0, [sp, #448]
  407e1c:	lsr	x0, x0, #32
  407e20:	ldr	x1, [sp, #440]
  407e24:	add	x0, x1, x0
  407e28:	str	x0, [sp, #440]
  407e2c:	ldr	x1, [sp, #440]
  407e30:	ldr	x0, [sp, #432]
  407e34:	add	x0, x1, x0
  407e38:	str	x0, [sp, #440]
  407e3c:	ldr	x1, [sp, #440]
  407e40:	ldr	x0, [sp, #432]
  407e44:	cmp	x1, x0
  407e48:	b.cs	407e5c <ferror@plt+0x620c>  // b.hs, b.nlast
  407e4c:	ldr	x1, [sp, #536]
  407e50:	mov	x0, #0x100000000           	// #4294967296
  407e54:	add	x0, x1, x0
  407e58:	str	x0, [sp, #536]
  407e5c:	ldr	x0, [sp, #440]
  407e60:	lsr	x1, x0, #32
  407e64:	ldr	x0, [sp, #536]
  407e68:	add	x1, x1, x0
  407e6c:	add	x0, sp, #0x30
  407e70:	str	x1, [x0, #8]
  407e74:	ldr	x0, [sp, #440]
  407e78:	and	x0, x0, #0xffffffff
  407e7c:	lsl	x1, x0, #32
  407e80:	ldr	x0, [sp, #448]
  407e84:	and	x0, x0, #0xffffffff
  407e88:	add	x1, x1, x0
  407e8c:	add	x0, sp, #0x30
  407e90:	str	x1, [x0]
  407e94:	ldr	x0, [sp, #608]
  407e98:	str	w0, [sp, #428]
  407e9c:	ldr	x0, [sp, #608]
  407ea0:	lsr	x0, x0, #32
  407ea4:	str	w0, [sp, #424]
  407ea8:	ldr	x0, [sp, #648]
  407eac:	str	w0, [sp, #420]
  407eb0:	ldr	x0, [sp, #648]
  407eb4:	lsr	x0, x0, #32
  407eb8:	str	w0, [sp, #416]
  407ebc:	ldr	w1, [sp, #428]
  407ec0:	ldr	w0, [sp, #420]
  407ec4:	mul	x0, x1, x0
  407ec8:	str	x0, [sp, #408]
  407ecc:	ldr	w1, [sp, #428]
  407ed0:	ldr	w0, [sp, #416]
  407ed4:	mul	x0, x1, x0
  407ed8:	str	x0, [sp, #400]
  407edc:	ldr	w1, [sp, #424]
  407ee0:	ldr	w0, [sp, #420]
  407ee4:	mul	x0, x1, x0
  407ee8:	str	x0, [sp, #392]
  407eec:	ldr	w1, [sp, #424]
  407ef0:	ldr	w0, [sp, #416]
  407ef4:	mul	x0, x1, x0
  407ef8:	str	x0, [sp, #528]
  407efc:	ldr	x0, [sp, #408]
  407f00:	lsr	x0, x0, #32
  407f04:	ldr	x1, [sp, #400]
  407f08:	add	x0, x1, x0
  407f0c:	str	x0, [sp, #400]
  407f10:	ldr	x1, [sp, #400]
  407f14:	ldr	x0, [sp, #392]
  407f18:	add	x0, x1, x0
  407f1c:	str	x0, [sp, #400]
  407f20:	ldr	x1, [sp, #400]
  407f24:	ldr	x0, [sp, #392]
  407f28:	cmp	x1, x0
  407f2c:	b.cs	407f40 <ferror@plt+0x62f0>  // b.hs, b.nlast
  407f30:	ldr	x1, [sp, #528]
  407f34:	mov	x0, #0x100000000           	// #4294967296
  407f38:	add	x0, x1, x0
  407f3c:	str	x0, [sp, #528]
  407f40:	ldr	x0, [sp, #400]
  407f44:	lsr	x0, x0, #32
  407f48:	ldr	x1, [sp, #528]
  407f4c:	add	x0, x1, x0
  407f50:	str	x0, [sp, #384]
  407f54:	ldr	x0, [sp, #400]
  407f58:	and	x0, x0, #0xffffffff
  407f5c:	lsl	x1, x0, #32
  407f60:	ldr	x0, [sp, #408]
  407f64:	and	x0, x0, #0xffffffff
  407f68:	add	x0, x1, x0
  407f6c:	str	x0, [sp, #376]
  407f70:	ldr	x0, [sp, #616]
  407f74:	str	w0, [sp, #372]
  407f78:	ldr	x0, [sp, #616]
  407f7c:	lsr	x0, x0, #32
  407f80:	str	w0, [sp, #368]
  407f84:	ldr	x0, [sp, #640]
  407f88:	str	w0, [sp, #364]
  407f8c:	ldr	x0, [sp, #640]
  407f90:	lsr	x0, x0, #32
  407f94:	str	w0, [sp, #360]
  407f98:	ldr	w1, [sp, #372]
  407f9c:	ldr	w0, [sp, #364]
  407fa0:	mul	x0, x1, x0
  407fa4:	str	x0, [sp, #352]
  407fa8:	ldr	w1, [sp, #372]
  407fac:	ldr	w0, [sp, #360]
  407fb0:	mul	x0, x1, x0
  407fb4:	str	x0, [sp, #344]
  407fb8:	ldr	w1, [sp, #368]
  407fbc:	ldr	w0, [sp, #364]
  407fc0:	mul	x0, x1, x0
  407fc4:	str	x0, [sp, #336]
  407fc8:	ldr	w1, [sp, #368]
  407fcc:	ldr	w0, [sp, #360]
  407fd0:	mul	x0, x1, x0
  407fd4:	str	x0, [sp, #520]
  407fd8:	ldr	x0, [sp, #352]
  407fdc:	lsr	x0, x0, #32
  407fe0:	ldr	x1, [sp, #344]
  407fe4:	add	x0, x1, x0
  407fe8:	str	x0, [sp, #344]
  407fec:	ldr	x1, [sp, #344]
  407ff0:	ldr	x0, [sp, #336]
  407ff4:	add	x0, x1, x0
  407ff8:	str	x0, [sp, #344]
  407ffc:	ldr	x1, [sp, #344]
  408000:	ldr	x0, [sp, #336]
  408004:	cmp	x1, x0
  408008:	b.cs	40801c <ferror@plt+0x63cc>  // b.hs, b.nlast
  40800c:	ldr	x1, [sp, #520]
  408010:	mov	x0, #0x100000000           	// #4294967296
  408014:	add	x0, x1, x0
  408018:	str	x0, [sp, #520]
  40801c:	ldr	x0, [sp, #344]
  408020:	lsr	x0, x0, #32
  408024:	ldr	x1, [sp, #520]
  408028:	add	x0, x1, x0
  40802c:	str	x0, [sp, #328]
  408030:	ldr	x0, [sp, #344]
  408034:	and	x0, x0, #0xffffffff
  408038:	lsl	x1, x0, #32
  40803c:	ldr	x0, [sp, #352]
  408040:	and	x0, x0, #0xffffffff
  408044:	add	x0, x1, x0
  408048:	str	x0, [sp, #320]
  40804c:	ldr	x0, [sp, #616]
  408050:	str	w0, [sp, #316]
  408054:	ldr	x0, [sp, #616]
  408058:	lsr	x0, x0, #32
  40805c:	str	w0, [sp, #312]
  408060:	ldr	x0, [sp, #648]
  408064:	str	w0, [sp, #308]
  408068:	ldr	x0, [sp, #648]
  40806c:	lsr	x0, x0, #32
  408070:	str	w0, [sp, #304]
  408074:	ldr	w1, [sp, #316]
  408078:	ldr	w0, [sp, #308]
  40807c:	mul	x0, x1, x0
  408080:	str	x0, [sp, #296]
  408084:	ldr	w1, [sp, #316]
  408088:	ldr	w0, [sp, #304]
  40808c:	mul	x0, x1, x0
  408090:	str	x0, [sp, #288]
  408094:	ldr	w1, [sp, #312]
  408098:	ldr	w0, [sp, #308]
  40809c:	mul	x0, x1, x0
  4080a0:	str	x0, [sp, #280]
  4080a4:	ldr	w1, [sp, #312]
  4080a8:	ldr	w0, [sp, #304]
  4080ac:	mul	x0, x1, x0
  4080b0:	str	x0, [sp, #512]
  4080b4:	ldr	x0, [sp, #296]
  4080b8:	lsr	x0, x0, #32
  4080bc:	ldr	x1, [sp, #288]
  4080c0:	add	x0, x1, x0
  4080c4:	str	x0, [sp, #288]
  4080c8:	ldr	x1, [sp, #288]
  4080cc:	ldr	x0, [sp, #280]
  4080d0:	add	x0, x1, x0
  4080d4:	str	x0, [sp, #288]
  4080d8:	ldr	x1, [sp, #288]
  4080dc:	ldr	x0, [sp, #280]
  4080e0:	cmp	x1, x0
  4080e4:	b.cs	4080f8 <ferror@plt+0x64a8>  // b.hs, b.nlast
  4080e8:	ldr	x1, [sp, #512]
  4080ec:	mov	x0, #0x100000000           	// #4294967296
  4080f0:	add	x0, x1, x0
  4080f4:	str	x0, [sp, #512]
  4080f8:	ldr	x0, [sp, #288]
  4080fc:	lsr	x1, x0, #32
  408100:	ldr	x0, [sp, #512]
  408104:	add	x1, x1, x0
  408108:	add	x0, sp, #0x30
  40810c:	str	x1, [x0, #24]
  408110:	ldr	x0, [sp, #288]
  408114:	and	x0, x0, #0xffffffff
  408118:	lsl	x1, x0, #32
  40811c:	ldr	x0, [sp, #296]
  408120:	and	x0, x0, #0xffffffff
  408124:	add	x1, x1, x0
  408128:	add	x0, sp, #0x30
  40812c:	str	x1, [x0, #16]
  408130:	add	x0, sp, #0x30
  408134:	ldr	x1, [x0, #8]
  408138:	ldr	x0, [sp, #376]
  40813c:	add	x1, x1, x0
  408140:	add	x0, sp, #0x30
  408144:	str	x1, [x0, #8]
  408148:	add	x0, sp, #0x30
  40814c:	ldr	x0, [x0, #8]
  408150:	ldr	x1, [sp, #376]
  408154:	cmp	x1, x0
  408158:	cset	w0, hi  // hi = pmore
  40815c:	and	w0, w0, #0xff
  408160:	and	x0, x0, #0xff
  408164:	str	x0, [sp, #272]
  408168:	add	x0, sp, #0x30
  40816c:	ldr	x1, [x0, #16]
  408170:	ldr	x0, [sp, #384]
  408174:	add	x1, x1, x0
  408178:	add	x0, sp, #0x30
  40817c:	str	x1, [x0, #16]
  408180:	add	x0, sp, #0x30
  408184:	ldr	x0, [x0, #16]
  408188:	ldr	x1, [sp, #384]
  40818c:	cmp	x1, x0
  408190:	cset	w0, hi  // hi = pmore
  408194:	and	w0, w0, #0xff
  408198:	and	x0, x0, #0xff
  40819c:	str	x0, [sp, #264]
  4081a0:	add	x0, sp, #0x30
  4081a4:	ldr	x1, [x0, #16]
  4081a8:	ldr	x0, [sp, #272]
  4081ac:	add	x1, x1, x0
  4081b0:	add	x0, sp, #0x30
  4081b4:	str	x1, [x0, #16]
  4081b8:	add	x0, sp, #0x30
  4081bc:	ldr	x0, [x0, #16]
  4081c0:	ldr	x1, [sp, #272]
  4081c4:	cmp	x1, x0
  4081c8:	cset	w0, hi  // hi = pmore
  4081cc:	and	w0, w0, #0xff
  4081d0:	and	x0, x0, #0xff
  4081d4:	ldr	x1, [sp, #264]
  4081d8:	orr	x0, x1, x0
  4081dc:	str	x0, [sp, #264]
  4081e0:	add	x0, sp, #0x30
  4081e4:	ldr	x1, [x0, #24]
  4081e8:	ldr	x0, [sp, #264]
  4081ec:	add	x1, x1, x0
  4081f0:	add	x0, sp, #0x30
  4081f4:	str	x1, [x0, #24]
  4081f8:	add	x0, sp, #0x30
  4081fc:	ldr	x1, [x0, #8]
  408200:	ldr	x0, [sp, #320]
  408204:	add	x1, x1, x0
  408208:	add	x0, sp, #0x30
  40820c:	str	x1, [x0, #8]
  408210:	add	x0, sp, #0x30
  408214:	ldr	x0, [x0, #8]
  408218:	ldr	x1, [sp, #320]
  40821c:	cmp	x1, x0
  408220:	cset	w0, hi  // hi = pmore
  408224:	and	w0, w0, #0xff
  408228:	and	x0, x0, #0xff
  40822c:	str	x0, [sp, #256]
  408230:	add	x0, sp, #0x30
  408234:	ldr	x1, [x0, #16]
  408238:	ldr	x0, [sp, #328]
  40823c:	add	x1, x1, x0
  408240:	add	x0, sp, #0x30
  408244:	str	x1, [x0, #16]
  408248:	add	x0, sp, #0x30
  40824c:	ldr	x0, [x0, #16]
  408250:	ldr	x1, [sp, #328]
  408254:	cmp	x1, x0
  408258:	cset	w0, hi  // hi = pmore
  40825c:	and	w0, w0, #0xff
  408260:	and	x0, x0, #0xff
  408264:	str	x0, [sp, #248]
  408268:	add	x0, sp, #0x30
  40826c:	ldr	x1, [x0, #16]
  408270:	ldr	x0, [sp, #256]
  408274:	add	x1, x1, x0
  408278:	add	x0, sp, #0x30
  40827c:	str	x1, [x0, #16]
  408280:	add	x0, sp, #0x30
  408284:	ldr	x0, [x0, #16]
  408288:	ldr	x1, [sp, #256]
  40828c:	cmp	x1, x0
  408290:	cset	w0, hi  // hi = pmore
  408294:	and	w0, w0, #0xff
  408298:	and	x0, x0, #0xff
  40829c:	ldr	x1, [sp, #248]
  4082a0:	orr	x0, x1, x0
  4082a4:	str	x0, [sp, #248]
  4082a8:	add	x0, sp, #0x30
  4082ac:	ldr	x1, [x0, #24]
  4082b0:	ldr	x0, [sp, #248]
  4082b4:	add	x1, x1, x0
  4082b8:	add	x0, sp, #0x30
  4082bc:	str	x1, [x0, #24]
  4082c0:	mov	x0, #0x1                   	// #1
  4082c4:	str	x0, [sp, #240]
  4082c8:	mov	x0, #0x33                  	// #51
  4082cc:	str	x0, [sp, #232]
  4082d0:	mov	x1, #0x40                  	// #64
  4082d4:	ldr	x0, [sp, #232]
  4082d8:	sub	x0, x1, x0
  4082dc:	str	x0, [sp, #224]
  4082e0:	str	xzr, [sp, #504]
  4082e4:	str	xzr, [sp, #496]
  4082e8:	b	408310 <ferror@plt+0x66c0>
  4082ec:	add	x0, sp, #0x30
  4082f0:	ldr	x1, [sp, #504]
  4082f4:	ldr	x0, [x0, x1, lsl #3]
  4082f8:	ldr	x1, [sp, #496]
  4082fc:	orr	x0, x1, x0
  408300:	str	x0, [sp, #496]
  408304:	ldr	x0, [sp, #504]
  408308:	add	x0, x0, #0x1
  40830c:	str	x0, [sp, #504]
  408310:	ldr	x1, [sp, #504]
  408314:	ldr	x0, [sp, #240]
  408318:	cmp	x1, x0
  40831c:	b.lt	4082ec <ferror@plt+0x669c>  // b.tstop
  408320:	ldr	x0, [sp, #232]
  408324:	cmp	x0, #0x0
  408328:	b.ne	40837c <ferror@plt+0x672c>  // b.any
  40832c:	str	xzr, [sp, #504]
  408330:	b	408360 <ferror@plt+0x6710>
  408334:	ldr	x1, [sp, #504]
  408338:	ldr	x0, [sp, #240]
  40833c:	add	x1, x1, x0
  408340:	add	x0, sp, #0x30
  408344:	ldr	x2, [x0, x1, lsl #3]
  408348:	add	x0, sp, #0x30
  40834c:	ldr	x1, [sp, #504]
  408350:	str	x2, [x0, x1, lsl #3]
  408354:	ldr	x0, [sp, #504]
  408358:	add	x0, x0, #0x1
  40835c:	str	x0, [sp, #504]
  408360:	mov	x1, #0x3                   	// #3
  408364:	ldr	x0, [sp, #240]
  408368:	sub	x0, x1, x0
  40836c:	ldr	x1, [sp, #504]
  408370:	cmp	x1, x0
  408374:	b.le	408334 <ferror@plt+0x66e4>
  408378:	b	408458 <ferror@plt+0x6808>
  40837c:	add	x0, sp, #0x30
  408380:	ldr	x1, [sp, #504]
  408384:	ldr	x0, [x0, x1, lsl #3]
  408388:	ldr	x1, [sp, #224]
  40838c:	lsl	x0, x0, x1
  408390:	ldr	x1, [sp, #496]
  408394:	orr	x0, x1, x0
  408398:	str	x0, [sp, #496]
  40839c:	str	xzr, [sp, #504]
  4083a0:	b	4083fc <ferror@plt+0x67ac>
  4083a4:	ldr	x1, [sp, #504]
  4083a8:	ldr	x0, [sp, #240]
  4083ac:	add	x1, x1, x0
  4083b0:	add	x0, sp, #0x30
  4083b4:	ldr	x0, [x0, x1, lsl #3]
  4083b8:	ldr	x1, [sp, #232]
  4083bc:	lsr	x1, x0, x1
  4083c0:	ldr	x2, [sp, #504]
  4083c4:	ldr	x0, [sp, #240]
  4083c8:	add	x0, x2, x0
  4083cc:	add	x2, x0, #0x1
  4083d0:	add	x0, sp, #0x30
  4083d4:	ldr	x0, [x0, x2, lsl #3]
  4083d8:	ldr	x2, [sp, #224]
  4083dc:	lsl	x0, x0, x2
  4083e0:	orr	x2, x1, x0
  4083e4:	add	x0, sp, #0x30
  4083e8:	ldr	x1, [sp, #504]
  4083ec:	str	x2, [x0, x1, lsl #3]
  4083f0:	ldr	x0, [sp, #504]
  4083f4:	add	x0, x0, #0x1
  4083f8:	str	x0, [sp, #504]
  4083fc:	mov	x1, #0x3                   	// #3
  408400:	ldr	x0, [sp, #240]
  408404:	sub	x0, x1, x0
  408408:	ldr	x1, [sp, #504]
  40840c:	cmp	x1, x0
  408410:	b.lt	4083a4 <ferror@plt+0x6754>  // b.tstop
  408414:	add	x0, sp, #0x30
  408418:	ldr	x1, [x0, #24]
  40841c:	ldr	x0, [sp, #232]
  408420:	mov	w3, w0
  408424:	ldr	x0, [sp, #504]
  408428:	add	x2, x0, #0x1
  40842c:	str	x2, [sp, #504]
  408430:	lsr	x2, x1, x3
  408434:	add	x1, sp, #0x30
  408438:	str	x2, [x1, x0, lsl #3]
  40843c:	b	408458 <ferror@plt+0x6808>
  408440:	add	x0, sp, #0x30
  408444:	ldr	x1, [sp, #504]
  408448:	str	xzr, [x0, x1, lsl #3]
  40844c:	ldr	x0, [sp, #504]
  408450:	add	x0, x0, #0x1
  408454:	str	x0, [sp, #504]
  408458:	ldr	x0, [sp, #504]
  40845c:	cmp	x0, #0x3
  408460:	b.le	408440 <ferror@plt+0x67f0>
  408464:	ldr	x0, [sp, #496]
  408468:	cmp	x0, #0x0
  40846c:	cset	w0, ne  // ne = any
  408470:	and	w0, w0, #0xff
  408474:	str	w0, [sp, #220]
  408478:	add	x0, sp, #0x30
  40847c:	ldr	x1, [x0]
  408480:	ldrsw	x0, [sp, #220]
  408484:	orr	x1, x1, x0
  408488:	add	x0, sp, #0x30
  40848c:	str	x1, [x0]
  408490:	add	x0, sp, #0x30
  408494:	ldr	x0, [x0]
  408498:	str	x0, [sp, #568]
  40849c:	add	x0, sp, #0x30
  4084a0:	ldr	x0, [x0, #8]
  4084a4:	str	x0, [sp, #560]
  4084a8:	ldr	x0, [sp, #560]
  4084ac:	and	x0, x0, #0x10000000000000
  4084b0:	cmp	x0, #0x0
  4084b4:	b.eq	4084ec <ferror@plt+0x689c>  // b.none
  4084b8:	ldr	x0, [sp, #560]
  4084bc:	lsl	x1, x0, #63
  4084c0:	ldr	x0, [sp, #568]
  4084c4:	lsr	x0, x0, #1
  4084c8:	orr	x1, x1, x0
  4084cc:	ldr	x0, [sp, #568]
  4084d0:	and	x0, x0, #0x1
  4084d4:	orr	x0, x1, x0
  4084d8:	str	x0, [sp, #568]
  4084dc:	ldr	x0, [sp, #560]
  4084e0:	lsr	x0, x0, #1
  4084e4:	str	x0, [sp, #560]
  4084e8:	b	4085d0 <ferror@plt+0x6980>
  4084ec:	ldr	x0, [sp, #576]
  4084f0:	sub	x0, x0, #0x1
  4084f4:	str	x0, [sp, #576]
  4084f8:	b	4085d0 <ferror@plt+0x6980>
  4084fc:	ldr	x0, [sp, #616]
  408500:	and	x0, x0, #0x800000000000
  408504:	cmp	x0, #0x0
  408508:	b.eq	408538 <ferror@plt+0x68e8>  // b.none
  40850c:	ldr	x0, [sp, #648]
  408510:	and	x0, x0, #0x800000000000
  408514:	cmp	x0, #0x0
  408518:	b.ne	408538 <ferror@plt+0x68e8>  // b.any
  40851c:	ldr	x0, [sp, #472]
  408520:	str	x0, [sp, #656]
  408524:	ldr	x0, [sp, #640]
  408528:	str	x0, [sp, #568]
  40852c:	ldr	x0, [sp, #648]
  408530:	str	x0, [sp, #560]
  408534:	b	408550 <ferror@plt+0x6900>
  408538:	ldr	x0, [sp, #480]
  40853c:	str	x0, [sp, #656]
  408540:	ldr	x0, [sp, #608]
  408544:	str	x0, [sp, #568]
  408548:	ldr	x0, [sp, #616]
  40854c:	str	x0, [sp, #560]
  408550:	mov	x0, #0x3                   	// #3
  408554:	str	x0, [sp, #664]
  408558:	b	4085d0 <ferror@plt+0x6980>
  40855c:	ldr	x0, [sp, #480]
  408560:	str	x0, [sp, #656]
  408564:	ldr	x0, [sp, #608]
  408568:	str	x0, [sp, #568]
  40856c:	ldr	x0, [sp, #616]
  408570:	str	x0, [sp, #560]
  408574:	ldr	x0, [sp, #584]
  408578:	str	x0, [sp, #664]
  40857c:	b	4085d0 <ferror@plt+0x6980>
  408580:	ldr	x0, [sp, #472]
  408584:	str	x0, [sp, #656]
  408588:	ldr	x0, [sp, #640]
  40858c:	str	x0, [sp, #568]
  408590:	ldr	x0, [sp, #648]
  408594:	str	x0, [sp, #560]
  408598:	ldr	x0, [sp, #632]
  40859c:	str	x0, [sp, #664]
  4085a0:	b	4085d0 <ferror@plt+0x6980>
  4085a4:	str	xzr, [sp, #656]
  4085a8:	mov	x0, #0x3                   	// #3
  4085ac:	str	x0, [sp, #664]
  4085b0:	mov	x0, #0xffffffffffffffff    	// #-1
  4085b4:	str	x0, [sp, #568]
  4085b8:	mov	x0, #0xffffffffffff        	// #281474976710655
  4085bc:	str	x0, [sp, #560]
  4085c0:	ldr	w0, [sp, #596]
  4085c4:	orr	w0, w0, #0x1
  4085c8:	str	w0, [sp, #596]
  4085cc:	b	4085d0 <ferror@plt+0x6980>
  4085d0:	ldr	x0, [sp, #664]
  4085d4:	cmp	x0, #0x3
  4085d8:	b.eq	408d6c <ferror@plt+0x711c>  // b.none
  4085dc:	ldr	x0, [sp, #664]
  4085e0:	cmp	x0, #0x3
  4085e4:	b.gt	408d84 <ferror@plt+0x7134>
  4085e8:	ldr	x0, [sp, #664]
  4085ec:	cmp	x0, #0x2
  4085f0:	b.eq	408d58 <ferror@plt+0x7108>  // b.none
  4085f4:	ldr	x0, [sp, #664]
  4085f8:	cmp	x0, #0x2
  4085fc:	b.gt	408d84 <ferror@plt+0x7134>
  408600:	ldr	x0, [sp, #664]
  408604:	cmp	x0, #0x0
  408608:	b.eq	40861c <ferror@plt+0x69cc>  // b.none
  40860c:	ldr	x0, [sp, #664]
  408610:	cmp	x0, #0x1
  408614:	b.eq	408d48 <ferror@plt+0x70f8>  // b.none
  408618:	b	408d84 <ferror@plt+0x7134>
  40861c:	ldr	x1, [sp, #576]
  408620:	mov	x0, #0x3fff                	// #16383
  408624:	add	x0, x1, x0
  408628:	str	x0, [sp, #576]
  40862c:	ldr	x0, [sp, #576]
  408630:	cmp	x0, #0x0
  408634:	b.le	4088b0 <ferror@plt+0x6c60>
  408638:	ldr	x0, [sp, #568]
  40863c:	and	x0, x0, #0x7
  408640:	cmp	x0, #0x0
  408644:	b.eq	40878c <ferror@plt+0x6b3c>  // b.none
  408648:	ldr	w0, [sp, #596]
  40864c:	orr	w0, w0, #0x10
  408650:	str	w0, [sp, #596]
  408654:	ldr	x0, [sp, #488]
  408658:	and	x0, x0, #0xc00000
  40865c:	cmp	x0, #0xc00, lsl #12
  408660:	b.eq	408794 <ferror@plt+0x6b44>  // b.none
  408664:	cmp	x0, #0xc00, lsl #12
  408668:	b.hi	408798 <ferror@plt+0x6b48>  // b.pmore
  40866c:	cmp	x0, #0x800, lsl #12
  408670:	b.eq	408734 <ferror@plt+0x6ae4>  // b.none
  408674:	cmp	x0, #0x800, lsl #12
  408678:	b.hi	408798 <ferror@plt+0x6b48>  // b.pmore
  40867c:	cmp	x0, #0x0
  408680:	b.eq	408690 <ferror@plt+0x6a40>  // b.none
  408684:	cmp	x0, #0x400, lsl #12
  408688:	b.eq	4086dc <ferror@plt+0x6a8c>  // b.none
  40868c:	b	408798 <ferror@plt+0x6b48>
  408690:	ldr	x0, [sp, #568]
  408694:	and	x0, x0, #0xf
  408698:	cmp	x0, #0x4
  40869c:	b.eq	408794 <ferror@plt+0x6b44>  // b.none
  4086a0:	ldr	x0, [sp, #568]
  4086a4:	add	x0, x0, #0x4
  4086a8:	str	x0, [sp, #144]
  4086ac:	ldr	x1, [sp, #144]
  4086b0:	ldr	x0, [sp, #568]
  4086b4:	cmp	x1, x0
  4086b8:	cset	w0, cc  // cc = lo, ul, last
  4086bc:	and	w0, w0, #0xff
  4086c0:	and	x0, x0, #0xff
  4086c4:	ldr	x1, [sp, #560]
  4086c8:	add	x0, x1, x0
  4086cc:	str	x0, [sp, #560]
  4086d0:	ldr	x0, [sp, #144]
  4086d4:	str	x0, [sp, #568]
  4086d8:	b	408794 <ferror@plt+0x6b44>
  4086dc:	ldr	x0, [sp, #656]
  4086e0:	cmp	x0, #0x0
  4086e4:	b.ne	408794 <ferror@plt+0x6b44>  // b.any
  4086e8:	ldr	x0, [sp, #568]
  4086ec:	and	x0, x0, #0x7
  4086f0:	cmp	x0, #0x0
  4086f4:	b.eq	408794 <ferror@plt+0x6b44>  // b.none
  4086f8:	ldr	x0, [sp, #568]
  4086fc:	add	x0, x0, #0x8
  408700:	str	x0, [sp, #152]
  408704:	ldr	x1, [sp, #152]
  408708:	ldr	x0, [sp, #568]
  40870c:	cmp	x1, x0
  408710:	cset	w0, cc  // cc = lo, ul, last
  408714:	and	w0, w0, #0xff
  408718:	and	x0, x0, #0xff
  40871c:	ldr	x1, [sp, #560]
  408720:	add	x0, x1, x0
  408724:	str	x0, [sp, #560]
  408728:	ldr	x0, [sp, #152]
  40872c:	str	x0, [sp, #568]
  408730:	b	408794 <ferror@plt+0x6b44>
  408734:	ldr	x0, [sp, #656]
  408738:	cmp	x0, #0x0
  40873c:	b.eq	408794 <ferror@plt+0x6b44>  // b.none
  408740:	ldr	x0, [sp, #568]
  408744:	and	x0, x0, #0x7
  408748:	cmp	x0, #0x0
  40874c:	b.eq	408794 <ferror@plt+0x6b44>  // b.none
  408750:	ldr	x0, [sp, #568]
  408754:	add	x0, x0, #0x8
  408758:	str	x0, [sp, #160]
  40875c:	ldr	x1, [sp, #160]
  408760:	ldr	x0, [sp, #568]
  408764:	cmp	x1, x0
  408768:	cset	w0, cc  // cc = lo, ul, last
  40876c:	and	w0, w0, #0xff
  408770:	and	x0, x0, #0xff
  408774:	ldr	x1, [sp, #560]
  408778:	add	x0, x1, x0
  40877c:	str	x0, [sp, #560]
  408780:	ldr	x0, [sp, #160]
  408784:	str	x0, [sp, #568]
  408788:	b	408794 <ferror@plt+0x6b44>
  40878c:	nop
  408790:	b	408798 <ferror@plt+0x6b48>
  408794:	nop
  408798:	ldr	x0, [sp, #560]
  40879c:	and	x0, x0, #0x10000000000000
  4087a0:	cmp	x0, #0x0
  4087a4:	b.eq	4087c0 <ferror@plt+0x6b70>  // b.none
  4087a8:	ldr	x0, [sp, #560]
  4087ac:	and	x0, x0, #0xffefffffffffffff
  4087b0:	str	x0, [sp, #560]
  4087b4:	ldr	x0, [sp, #576]
  4087b8:	add	x0, x0, #0x1
  4087bc:	str	x0, [sp, #576]
  4087c0:	ldr	x0, [sp, #568]
  4087c4:	lsr	x1, x0, #3
  4087c8:	ldr	x0, [sp, #560]
  4087cc:	lsl	x0, x0, #61
  4087d0:	orr	x0, x1, x0
  4087d4:	str	x0, [sp, #568]
  4087d8:	ldr	x0, [sp, #560]
  4087dc:	lsr	x0, x0, #3
  4087e0:	str	x0, [sp, #560]
  4087e4:	ldr	x1, [sp, #576]
  4087e8:	mov	x0, #0x7ffe                	// #32766
  4087ec:	cmp	x1, x0
  4087f0:	b.le	408d80 <ferror@plt+0x7130>
  4087f4:	ldr	x0, [sp, #488]
  4087f8:	and	x0, x0, #0xc00000
  4087fc:	cmp	x0, #0x800, lsl #12
  408800:	b.eq	408844 <ferror@plt+0x6bf4>  // b.none
  408804:	cmp	x0, #0x800, lsl #12
  408808:	b.hi	40885c <ferror@plt+0x6c0c>  // b.pmore
  40880c:	cmp	x0, #0x0
  408810:	b.eq	408820 <ferror@plt+0x6bd0>  // b.none
  408814:	cmp	x0, #0x400, lsl #12
  408818:	b.eq	40882c <ferror@plt+0x6bdc>  // b.none
  40881c:	b	40885c <ferror@plt+0x6c0c>
  408820:	mov	x0, #0x2                   	// #2
  408824:	str	x0, [sp, #664]
  408828:	b	408858 <ferror@plt+0x6c08>
  40882c:	ldr	x0, [sp, #656]
  408830:	cmp	x0, #0x0
  408834:	b.ne	408858 <ferror@plt+0x6c08>  // b.any
  408838:	mov	x0, #0x2                   	// #2
  40883c:	str	x0, [sp, #664]
  408840:	b	408858 <ferror@plt+0x6c08>
  408844:	ldr	x0, [sp, #656]
  408848:	cmp	x0, #0x0
  40884c:	b.eq	408858 <ferror@plt+0x6c08>  // b.none
  408850:	mov	x0, #0x2                   	// #2
  408854:	str	x0, [sp, #664]
  408858:	nop
  40885c:	ldr	x0, [sp, #664]
  408860:	cmp	x0, #0x2
  408864:	b.ne	40887c <ferror@plt+0x6c2c>  // b.any
  408868:	mov	x0, #0x7fff                	// #32767
  40886c:	str	x0, [sp, #576]
  408870:	str	xzr, [sp, #568]
  408874:	str	xzr, [sp, #560]
  408878:	b	408894 <ferror@plt+0x6c44>
  40887c:	mov	x0, #0x7ffe                	// #32766
  408880:	str	x0, [sp, #576]
  408884:	mov	x0, #0xffffffffffffffff    	// #-1
  408888:	str	x0, [sp, #568]
  40888c:	mov	x0, #0xffffffffffffffff    	// #-1
  408890:	str	x0, [sp, #560]
  408894:	ldr	w0, [sp, #596]
  408898:	orr	w0, w0, #0x4
  40889c:	str	w0, [sp, #596]
  4088a0:	ldr	w0, [sp, #596]
  4088a4:	orr	w0, w0, #0x10
  4088a8:	str	w0, [sp, #596]
  4088ac:	b	408d80 <ferror@plt+0x7130>
  4088b0:	mov	w0, #0x1                   	// #1
  4088b4:	str	w0, [sp, #216]
  4088b8:	mov	x1, #0x1                   	// #1
  4088bc:	ldr	x0, [sp, #576]
  4088c0:	sub	x0, x1, x0
  4088c4:	str	x0, [sp, #576]
  4088c8:	ldr	x0, [sp, #576]
  4088cc:	cmp	x0, #0x74
  4088d0:	b.gt	408ba8 <ferror@plt+0x6f58>
  4088d4:	ldr	x0, [sp, #576]
  4088d8:	cmp	x0, #0x3f
  4088dc:	b.gt	408954 <ferror@plt+0x6d04>
  4088e0:	ldr	x0, [sp, #576]
  4088e4:	mov	w1, w0
  4088e8:	mov	w0, #0x40                  	// #64
  4088ec:	sub	w0, w0, w1
  4088f0:	ldr	x1, [sp, #560]
  4088f4:	lsl	x1, x1, x0
  4088f8:	ldr	x0, [sp, #576]
  4088fc:	mov	w2, w0
  408900:	ldr	x0, [sp, #568]
  408904:	lsr	x0, x0, x2
  408908:	orr	x1, x1, x0
  40890c:	ldr	x0, [sp, #576]
  408910:	mov	w2, w0
  408914:	mov	w0, #0x40                  	// #64
  408918:	sub	w0, w0, w2
  40891c:	ldr	x2, [sp, #568]
  408920:	lsl	x0, x2, x0
  408924:	cmp	x0, #0x0
  408928:	cset	w0, ne  // ne = any
  40892c:	and	w0, w0, #0xff
  408930:	sxtw	x0, w0
  408934:	orr	x0, x1, x0
  408938:	str	x0, [sp, #568]
  40893c:	ldr	x0, [sp, #576]
  408940:	mov	w1, w0
  408944:	ldr	x0, [sp, #560]
  408948:	lsr	x0, x0, x1
  40894c:	str	x0, [sp, #560]
  408950:	b	4089b4 <ferror@plt+0x6d64>
  408954:	ldr	x0, [sp, #576]
  408958:	sub	w0, w0, #0x40
  40895c:	ldr	x1, [sp, #560]
  408960:	lsr	x1, x1, x0
  408964:	ldr	x0, [sp, #576]
  408968:	cmp	x0, #0x40
  40896c:	b.eq	40898c <ferror@plt+0x6d3c>  // b.none
  408970:	ldr	x0, [sp, #576]
  408974:	mov	w2, w0
  408978:	mov	w0, #0x80                  	// #128
  40897c:	sub	w0, w0, w2
  408980:	ldr	x2, [sp, #560]
  408984:	lsl	x0, x2, x0
  408988:	b	408990 <ferror@plt+0x6d40>
  40898c:	mov	x0, #0x0                   	// #0
  408990:	ldr	x2, [sp, #568]
  408994:	orr	x0, x0, x2
  408998:	cmp	x0, #0x0
  40899c:	cset	w0, ne  // ne = any
  4089a0:	and	w0, w0, #0xff
  4089a4:	and	x0, x0, #0xff
  4089a8:	orr	x0, x1, x0
  4089ac:	str	x0, [sp, #568]
  4089b0:	str	xzr, [sp, #560]
  4089b4:	ldr	x0, [sp, #568]
  4089b8:	and	x0, x0, #0x7
  4089bc:	cmp	x0, #0x0
  4089c0:	b.eq	408b08 <ferror@plt+0x6eb8>  // b.none
  4089c4:	ldr	w0, [sp, #596]
  4089c8:	orr	w0, w0, #0x10
  4089cc:	str	w0, [sp, #596]
  4089d0:	ldr	x0, [sp, #488]
  4089d4:	and	x0, x0, #0xc00000
  4089d8:	cmp	x0, #0xc00, lsl #12
  4089dc:	b.eq	408b10 <ferror@plt+0x6ec0>  // b.none
  4089e0:	cmp	x0, #0xc00, lsl #12
  4089e4:	b.hi	408b14 <ferror@plt+0x6ec4>  // b.pmore
  4089e8:	cmp	x0, #0x800, lsl #12
  4089ec:	b.eq	408ab0 <ferror@plt+0x6e60>  // b.none
  4089f0:	cmp	x0, #0x800, lsl #12
  4089f4:	b.hi	408b14 <ferror@plt+0x6ec4>  // b.pmore
  4089f8:	cmp	x0, #0x0
  4089fc:	b.eq	408a0c <ferror@plt+0x6dbc>  // b.none
  408a00:	cmp	x0, #0x400, lsl #12
  408a04:	b.eq	408a58 <ferror@plt+0x6e08>  // b.none
  408a08:	b	408b14 <ferror@plt+0x6ec4>
  408a0c:	ldr	x0, [sp, #568]
  408a10:	and	x0, x0, #0xf
  408a14:	cmp	x0, #0x4
  408a18:	b.eq	408b10 <ferror@plt+0x6ec0>  // b.none
  408a1c:	ldr	x0, [sp, #568]
  408a20:	add	x0, x0, #0x4
  408a24:	str	x0, [sp, #168]
  408a28:	ldr	x1, [sp, #168]
  408a2c:	ldr	x0, [sp, #568]
  408a30:	cmp	x1, x0
  408a34:	cset	w0, cc  // cc = lo, ul, last
  408a38:	and	w0, w0, #0xff
  408a3c:	and	x0, x0, #0xff
  408a40:	ldr	x1, [sp, #560]
  408a44:	add	x0, x1, x0
  408a48:	str	x0, [sp, #560]
  408a4c:	ldr	x0, [sp, #168]
  408a50:	str	x0, [sp, #568]
  408a54:	b	408b10 <ferror@plt+0x6ec0>
  408a58:	ldr	x0, [sp, #656]
  408a5c:	cmp	x0, #0x0
  408a60:	b.ne	408b10 <ferror@plt+0x6ec0>  // b.any
  408a64:	ldr	x0, [sp, #568]
  408a68:	and	x0, x0, #0x7
  408a6c:	cmp	x0, #0x0
  408a70:	b.eq	408b10 <ferror@plt+0x6ec0>  // b.none
  408a74:	ldr	x0, [sp, #568]
  408a78:	add	x0, x0, #0x8
  408a7c:	str	x0, [sp, #176]
  408a80:	ldr	x1, [sp, #176]
  408a84:	ldr	x0, [sp, #568]
  408a88:	cmp	x1, x0
  408a8c:	cset	w0, cc  // cc = lo, ul, last
  408a90:	and	w0, w0, #0xff
  408a94:	and	x0, x0, #0xff
  408a98:	ldr	x1, [sp, #560]
  408a9c:	add	x0, x1, x0
  408aa0:	str	x0, [sp, #560]
  408aa4:	ldr	x0, [sp, #176]
  408aa8:	str	x0, [sp, #568]
  408aac:	b	408b10 <ferror@plt+0x6ec0>
  408ab0:	ldr	x0, [sp, #656]
  408ab4:	cmp	x0, #0x0
  408ab8:	b.eq	408b10 <ferror@plt+0x6ec0>  // b.none
  408abc:	ldr	x0, [sp, #568]
  408ac0:	and	x0, x0, #0x7
  408ac4:	cmp	x0, #0x0
  408ac8:	b.eq	408b10 <ferror@plt+0x6ec0>  // b.none
  408acc:	ldr	x0, [sp, #568]
  408ad0:	add	x0, x0, #0x8
  408ad4:	str	x0, [sp, #184]
  408ad8:	ldr	x1, [sp, #184]
  408adc:	ldr	x0, [sp, #568]
  408ae0:	cmp	x1, x0
  408ae4:	cset	w0, cc  // cc = lo, ul, last
  408ae8:	and	w0, w0, #0xff
  408aec:	and	x0, x0, #0xff
  408af0:	ldr	x1, [sp, #560]
  408af4:	add	x0, x1, x0
  408af8:	str	x0, [sp, #560]
  408afc:	ldr	x0, [sp, #184]
  408b00:	str	x0, [sp, #568]
  408b04:	b	408b10 <ferror@plt+0x6ec0>
  408b08:	nop
  408b0c:	b	408b14 <ferror@plt+0x6ec4>
  408b10:	nop
  408b14:	ldr	x0, [sp, #560]
  408b18:	and	x0, x0, #0x8000000000000
  408b1c:	cmp	x0, #0x0
  408b20:	b.eq	408b44 <ferror@plt+0x6ef4>  // b.none
  408b24:	mov	x0, #0x1                   	// #1
  408b28:	str	x0, [sp, #576]
  408b2c:	str	xzr, [sp, #568]
  408b30:	str	xzr, [sp, #560]
  408b34:	ldr	w0, [sp, #596]
  408b38:	orr	w0, w0, #0x10
  408b3c:	str	w0, [sp, #596]
  408b40:	b	408b6c <ferror@plt+0x6f1c>
  408b44:	str	xzr, [sp, #576]
  408b48:	ldr	x0, [sp, #568]
  408b4c:	lsr	x1, x0, #3
  408b50:	ldr	x0, [sp, #560]
  408b54:	lsl	x0, x0, #61
  408b58:	orr	x0, x1, x0
  408b5c:	str	x0, [sp, #568]
  408b60:	ldr	x0, [sp, #560]
  408b64:	lsr	x0, x0, #3
  408b68:	str	x0, [sp, #560]
  408b6c:	ldr	w0, [sp, #216]
  408b70:	cmp	w0, #0x0
  408b74:	b.eq	408d80 <ferror@plt+0x7130>  // b.none
  408b78:	ldr	w0, [sp, #596]
  408b7c:	and	w0, w0, #0x10
  408b80:	cmp	w0, #0x0
  408b84:	b.ne	408b98 <ferror@plt+0x6f48>  // b.any
  408b88:	ldr	x0, [sp, #488]
  408b8c:	and	x0, x0, #0x800
  408b90:	cmp	x0, #0x0
  408b94:	b.eq	408d80 <ferror@plt+0x7130>  // b.none
  408b98:	ldr	w0, [sp, #596]
  408b9c:	orr	w0, w0, #0x8
  408ba0:	str	w0, [sp, #596]
  408ba4:	b	408d80 <ferror@plt+0x7130>
  408ba8:	str	xzr, [sp, #576]
  408bac:	ldr	x1, [sp, #560]
  408bb0:	ldr	x0, [sp, #568]
  408bb4:	orr	x0, x1, x0
  408bb8:	cmp	x0, #0x0
  408bbc:	b.eq	408d38 <ferror@plt+0x70e8>  // b.none
  408bc0:	mov	x0, #0x1                   	// #1
  408bc4:	str	x0, [sp, #568]
  408bc8:	str	xzr, [sp, #560]
  408bcc:	ldr	x0, [sp, #568]
  408bd0:	and	x0, x0, #0x7
  408bd4:	cmp	x0, #0x0
  408bd8:	b.eq	408d20 <ferror@plt+0x70d0>  // b.none
  408bdc:	ldr	w0, [sp, #596]
  408be0:	orr	w0, w0, #0x10
  408be4:	str	w0, [sp, #596]
  408be8:	ldr	x0, [sp, #488]
  408bec:	and	x0, x0, #0xc00000
  408bf0:	cmp	x0, #0xc00, lsl #12
  408bf4:	b.eq	408d28 <ferror@plt+0x70d8>  // b.none
  408bf8:	cmp	x0, #0xc00, lsl #12
  408bfc:	b.hi	408d2c <ferror@plt+0x70dc>  // b.pmore
  408c00:	cmp	x0, #0x800, lsl #12
  408c04:	b.eq	408cc8 <ferror@plt+0x7078>  // b.none
  408c08:	cmp	x0, #0x800, lsl #12
  408c0c:	b.hi	408d2c <ferror@plt+0x70dc>  // b.pmore
  408c10:	cmp	x0, #0x0
  408c14:	b.eq	408c24 <ferror@plt+0x6fd4>  // b.none
  408c18:	cmp	x0, #0x400, lsl #12
  408c1c:	b.eq	408c70 <ferror@plt+0x7020>  // b.none
  408c20:	b	408d2c <ferror@plt+0x70dc>
  408c24:	ldr	x0, [sp, #568]
  408c28:	and	x0, x0, #0xf
  408c2c:	cmp	x0, #0x4
  408c30:	b.eq	408d28 <ferror@plt+0x70d8>  // b.none
  408c34:	ldr	x0, [sp, #568]
  408c38:	add	x0, x0, #0x4
  408c3c:	str	x0, [sp, #192]
  408c40:	ldr	x1, [sp, #192]
  408c44:	ldr	x0, [sp, #568]
  408c48:	cmp	x1, x0
  408c4c:	cset	w0, cc  // cc = lo, ul, last
  408c50:	and	w0, w0, #0xff
  408c54:	and	x0, x0, #0xff
  408c58:	ldr	x1, [sp, #560]
  408c5c:	add	x0, x1, x0
  408c60:	str	x0, [sp, #560]
  408c64:	ldr	x0, [sp, #192]
  408c68:	str	x0, [sp, #568]
  408c6c:	b	408d28 <ferror@plt+0x70d8>
  408c70:	ldr	x0, [sp, #656]
  408c74:	cmp	x0, #0x0
  408c78:	b.ne	408d28 <ferror@plt+0x70d8>  // b.any
  408c7c:	ldr	x0, [sp, #568]
  408c80:	and	x0, x0, #0x7
  408c84:	cmp	x0, #0x0
  408c88:	b.eq	408d28 <ferror@plt+0x70d8>  // b.none
  408c8c:	ldr	x0, [sp, #568]
  408c90:	add	x0, x0, #0x8
  408c94:	str	x0, [sp, #200]
  408c98:	ldr	x1, [sp, #200]
  408c9c:	ldr	x0, [sp, #568]
  408ca0:	cmp	x1, x0
  408ca4:	cset	w0, cc  // cc = lo, ul, last
  408ca8:	and	w0, w0, #0xff
  408cac:	and	x0, x0, #0xff
  408cb0:	ldr	x1, [sp, #560]
  408cb4:	add	x0, x1, x0
  408cb8:	str	x0, [sp, #560]
  408cbc:	ldr	x0, [sp, #200]
  408cc0:	str	x0, [sp, #568]
  408cc4:	b	408d28 <ferror@plt+0x70d8>
  408cc8:	ldr	x0, [sp, #656]
  408ccc:	cmp	x0, #0x0
  408cd0:	b.eq	408d28 <ferror@plt+0x70d8>  // b.none
  408cd4:	ldr	x0, [sp, #568]
  408cd8:	and	x0, x0, #0x7
  408cdc:	cmp	x0, #0x0
  408ce0:	b.eq	408d28 <ferror@plt+0x70d8>  // b.none
  408ce4:	ldr	x0, [sp, #568]
  408ce8:	add	x0, x0, #0x8
  408cec:	str	x0, [sp, #208]
  408cf0:	ldr	x1, [sp, #208]
  408cf4:	ldr	x0, [sp, #568]
  408cf8:	cmp	x1, x0
  408cfc:	cset	w0, cc  // cc = lo, ul, last
  408d00:	and	w0, w0, #0xff
  408d04:	and	x0, x0, #0xff
  408d08:	ldr	x1, [sp, #560]
  408d0c:	add	x0, x1, x0
  408d10:	str	x0, [sp, #560]
  408d14:	ldr	x0, [sp, #208]
  408d18:	str	x0, [sp, #568]
  408d1c:	b	408d28 <ferror@plt+0x70d8>
  408d20:	nop
  408d24:	b	408d2c <ferror@plt+0x70dc>
  408d28:	nop
  408d2c:	ldr	x0, [sp, #568]
  408d30:	lsr	x0, x0, #3
  408d34:	str	x0, [sp, #568]
  408d38:	ldr	w0, [sp, #596]
  408d3c:	orr	w0, w0, #0x8
  408d40:	str	w0, [sp, #596]
  408d44:	b	408d80 <ferror@plt+0x7130>
  408d48:	str	xzr, [sp, #576]
  408d4c:	str	xzr, [sp, #568]
  408d50:	str	xzr, [sp, #560]
  408d54:	b	408d80 <ferror@plt+0x7130>
  408d58:	mov	x0, #0x7fff                	// #32767
  408d5c:	str	x0, [sp, #576]
  408d60:	str	xzr, [sp, #568]
  408d64:	str	xzr, [sp, #560]
  408d68:	b	408d80 <ferror@plt+0x7130>
  408d6c:	mov	x0, #0x7fff                	// #32767
  408d70:	str	x0, [sp, #576]
  408d74:	ldr	x0, [sp, #560]
  408d78:	orr	x0, x0, #0x800000000000
  408d7c:	str	x0, [sp, #560]
  408d80:	nop
  408d84:	ldr	x0, [sp, #568]
  408d88:	str	x0, [sp, #80]
  408d8c:	ldr	x0, [sp, #560]
  408d90:	and	x1, x0, #0xffffffffffff
  408d94:	ldr	x0, [sp, #88]
  408d98:	bfxil	x0, x1, #0, #48
  408d9c:	str	x0, [sp, #88]
  408da0:	ldr	x0, [sp, #576]
  408da4:	and	w0, w0, #0x7fff
  408da8:	and	w1, w0, #0xffff
  408dac:	ldrh	w0, [sp, #94]
  408db0:	bfxil	w0, w1, #0, #15
  408db4:	strh	w0, [sp, #94]
  408db8:	ldr	x0, [sp, #656]
  408dbc:	and	w0, w0, #0x1
  408dc0:	and	w1, w0, #0xff
  408dc4:	ldrb	w0, [sp, #95]
  408dc8:	bfi	w0, w1, #7, #1
  408dcc:	strb	w0, [sp, #95]
  408dd0:	ldr	q0, [sp, #80]
  408dd4:	str	q0, [sp, #128]
  408dd8:	ldrsw	x0, [sp, #596]
  408ddc:	cmp	x0, #0x0
  408de0:	b.eq	408dec <ferror@plt+0x719c>  // b.none
  408de4:	ldr	w0, [sp, #596]
  408de8:	bl	4095b8 <ferror@plt+0x7968>
  408dec:	ldr	q0, [sp, #128]
  408df0:	ldp	x29, x30, [sp]
  408df4:	add	sp, sp, #0x2a0
  408df8:	ret
  408dfc:	sub	sp, sp, #0x60
  408e00:	str	w0, [sp, #12]
  408e04:	ldr	w0, [sp, #12]
  408e08:	cmp	w0, #0x0
  408e0c:	b.eq	408f14 <ferror@plt+0x72c4>  // b.none
  408e10:	ldr	w0, [sp, #12]
  408e14:	str	w0, [sp, #36]
  408e18:	ldr	w0, [sp, #12]
  408e1c:	lsr	w0, w0, #31
  408e20:	and	w0, w0, #0xff
  408e24:	and	x0, x0, #0xff
  408e28:	str	x0, [sp, #40]
  408e2c:	ldr	x0, [sp, #40]
  408e30:	cmp	x0, #0x0
  408e34:	b.eq	408e44 <ferror@plt+0x71f4>  // b.none
  408e38:	ldr	w0, [sp, #36]
  408e3c:	neg	w0, w0
  408e40:	str	w0, [sp, #36]
  408e44:	ldr	w0, [sp, #36]
  408e48:	clz	x0, x0
  408e4c:	str	w0, [sp, #52]
  408e50:	mov	w1, #0x403e                	// #16446
  408e54:	ldr	w0, [sp, #52]
  408e58:	sub	w0, w1, w0
  408e5c:	sxtw	x0, w0
  408e60:	str	x0, [sp, #56]
  408e64:	ldr	w0, [sp, #36]
  408e68:	str	x0, [sp, #64]
  408e6c:	str	xzr, [sp, #72]
  408e70:	mov	x1, #0x406f                	// #16495
  408e74:	ldr	x0, [sp, #56]
  408e78:	sub	x0, x1, x0
  408e7c:	cmp	x0, #0x0
  408e80:	b.le	408f24 <ferror@plt+0x72d4>
  408e84:	mov	x1, #0x406f                	// #16495
  408e88:	ldr	x0, [sp, #56]
  408e8c:	sub	x0, x1, x0
  408e90:	cmp	x0, #0x3f
  408e94:	b.gt	408ef0 <ferror@plt+0x72a0>
  408e98:	ldr	x0, [sp, #56]
  408e9c:	mov	w1, w0
  408ea0:	mov	w0, #0x406f                	// #16495
  408ea4:	sub	w0, w0, w1
  408ea8:	ldr	x1, [sp, #72]
  408eac:	lsl	x1, x1, x0
  408eb0:	ldr	x0, [sp, #56]
  408eb4:	mov	w2, w0
  408eb8:	mov	w0, #0xffffbfd1            	// #-16431
  408ebc:	add	w0, w2, w0
  408ec0:	ldr	x2, [sp, #64]
  408ec4:	lsr	x0, x2, x0
  408ec8:	orr	x0, x1, x0
  408ecc:	str	x0, [sp, #72]
  408ed0:	ldr	x0, [sp, #56]
  408ed4:	mov	w1, w0
  408ed8:	mov	w0, #0x406f                	// #16495
  408edc:	sub	w0, w0, w1
  408ee0:	ldr	x1, [sp, #64]
  408ee4:	lsl	x0, x1, x0
  408ee8:	str	x0, [sp, #64]
  408eec:	b	408f24 <ferror@plt+0x72d4>
  408ef0:	ldr	x0, [sp, #56]
  408ef4:	mov	w1, w0
  408ef8:	mov	w0, #0x402f                	// #16431
  408efc:	sub	w0, w0, w1
  408f00:	ldr	x1, [sp, #64]
  408f04:	lsl	x0, x1, x0
  408f08:	str	x0, [sp, #72]
  408f0c:	str	xzr, [sp, #64]
  408f10:	b	408f24 <ferror@plt+0x72d4>
  408f14:	str	xzr, [sp, #40]
  408f18:	str	xzr, [sp, #56]
  408f1c:	str	xzr, [sp, #64]
  408f20:	str	xzr, [sp, #72]
  408f24:	ldr	x0, [sp, #64]
  408f28:	str	x0, [sp, #16]
  408f2c:	ldr	x0, [sp, #72]
  408f30:	and	x1, x0, #0xffffffffffff
  408f34:	ldr	x0, [sp, #24]
  408f38:	bfxil	x0, x1, #0, #48
  408f3c:	str	x0, [sp, #24]
  408f40:	ldr	x0, [sp, #56]
  408f44:	and	w0, w0, #0x7fff
  408f48:	and	w1, w0, #0xffff
  408f4c:	ldrh	w0, [sp, #30]
  408f50:	bfxil	w0, w1, #0, #15
  408f54:	strh	w0, [sp, #30]
  408f58:	ldr	x0, [sp, #40]
  408f5c:	and	w0, w0, #0x1
  408f60:	and	w1, w0, #0xff
  408f64:	ldrb	w0, [sp, #31]
  408f68:	bfi	w0, w1, #7, #1
  408f6c:	strb	w0, [sp, #31]
  408f70:	ldr	q0, [sp, #16]
  408f74:	str	q0, [sp, #80]
  408f78:	ldr	q0, [sp, #80]
  408f7c:	add	sp, sp, #0x60
  408f80:	ret
  408f84:	stp	x29, x30, [sp, #-160]!
  408f88:	mov	x29, sp
  408f8c:	str	q0, [sp, #16]
  408f90:	str	wzr, [sp, #132]
  408f94:	str	xzr, [sp, #120]
  408f98:	mrs	x0, fpcr
  408f9c:	str	x0, [sp, #120]
  408fa0:	ldr	q0, [sp, #16]
  408fa4:	str	q0, [sp, #48]
  408fa8:	ldr	x0, [sp, #48]
  408fac:	str	x0, [sp, #144]
  408fb0:	ldr	x0, [sp, #56]
  408fb4:	ubfx	x0, x0, #0, #48
  408fb8:	str	x0, [sp, #112]
  408fbc:	ldrh	w0, [sp, #62]
  408fc0:	ubfx	x0, x0, #0, #15
  408fc4:	and	w0, w0, #0xffff
  408fc8:	and	x0, x0, #0xffff
  408fcc:	str	x0, [sp, #104]
  408fd0:	ldrb	w0, [sp, #63]
  408fd4:	ubfx	x0, x0, #7, #1
  408fd8:	and	w0, w0, #0xff
  408fdc:	and	x0, x0, #0xff
  408fe0:	str	x0, [sp, #96]
  408fe4:	ldr	x0, [sp, #112]
  408fe8:	lsl	x1, x0, #3
  408fec:	ldr	x0, [sp, #144]
  408ff0:	lsr	x0, x0, #61
  408ff4:	orr	x0, x1, x0
  408ff8:	str	x0, [sp, #112]
  408ffc:	ldr	x0, [sp, #144]
  409000:	lsl	x0, x0, #3
  409004:	str	x0, [sp, #144]
  409008:	ldr	x0, [sp, #96]
  40900c:	str	x0, [sp, #88]
  409010:	ldr	x0, [sp, #104]
  409014:	add	x0, x0, #0x1
  409018:	and	x0, x0, #0x7ffe
  40901c:	cmp	x0, #0x0
  409020:	b.eq	409244 <ferror@plt+0x75f4>  // b.none
  409024:	ldr	x1, [sp, #104]
  409028:	mov	x0, #0xffffffffffffc400    	// #-15360
  40902c:	add	x0, x1, x0
  409030:	str	x0, [sp, #136]
  409034:	ldr	x0, [sp, #136]
  409038:	cmp	x0, #0x7fe
  40903c:	b.le	4090c4 <ferror@plt+0x7474>
  409040:	ldr	x0, [sp, #120]
  409044:	and	x0, x0, #0xc00000
  409048:	cmp	x0, #0x0
  40904c:	b.eq	409088 <ferror@plt+0x7438>  // b.none
  409050:	ldr	x0, [sp, #120]
  409054:	and	x0, x0, #0xc00000
  409058:	cmp	x0, #0x400, lsl #12
  40905c:	b.ne	40906c <ferror@plt+0x741c>  // b.any
  409060:	ldr	x0, [sp, #88]
  409064:	cmp	x0, #0x0
  409068:	b.eq	409088 <ferror@plt+0x7438>  // b.none
  40906c:	ldr	x0, [sp, #120]
  409070:	and	x0, x0, #0xc00000
  409074:	cmp	x0, #0x800, lsl #12
  409078:	b.ne	409098 <ferror@plt+0x7448>  // b.any
  40907c:	ldr	x0, [sp, #88]
  409080:	cmp	x0, #0x0
  409084:	b.eq	409098 <ferror@plt+0x7448>  // b.none
  409088:	mov	x0, #0x7ff                 	// #2047
  40908c:	str	x0, [sp, #136]
  409090:	str	xzr, [sp, #152]
  409094:	b	4090a8 <ferror@plt+0x7458>
  409098:	mov	x0, #0x7fe                 	// #2046
  40909c:	str	x0, [sp, #136]
  4090a0:	mov	x0, #0xffffffffffffffff    	// #-1
  4090a4:	str	x0, [sp, #152]
  4090a8:	ldr	w0, [sp, #132]
  4090ac:	orr	w0, w0, #0x10
  4090b0:	str	w0, [sp, #132]
  4090b4:	ldr	w0, [sp, #132]
  4090b8:	orr	w0, w0, #0x4
  4090bc:	str	w0, [sp, #132]
  4090c0:	b	40932c <ferror@plt+0x76dc>
  4090c4:	ldr	x0, [sp, #136]
  4090c8:	cmp	x0, #0x0
  4090cc:	b.gt	4091f8 <ferror@plt+0x75a8>
  4090d0:	ldr	x0, [sp, #136]
  4090d4:	cmn	x0, #0x34
  4090d8:	b.ge	4090f4 <ferror@plt+0x74a4>  // b.tcont
  4090dc:	str	xzr, [sp, #144]
  4090e0:	str	xzr, [sp, #112]
  4090e4:	ldr	x0, [sp, #144]
  4090e8:	orr	x0, x0, #0x1
  4090ec:	str	x0, [sp, #144]
  4090f0:	b	4091f0 <ferror@plt+0x75a0>
  4090f4:	ldr	x0, [sp, #112]
  4090f8:	orr	x0, x0, #0x8000000000000
  4090fc:	str	x0, [sp, #112]
  409100:	mov	x1, #0x3d                  	// #61
  409104:	ldr	x0, [sp, #136]
  409108:	sub	x0, x1, x0
  40910c:	cmp	x0, #0x3f
  409110:	b.gt	409188 <ferror@plt+0x7538>
  409114:	ldr	x0, [sp, #136]
  409118:	add	w0, w0, #0x3
  40911c:	ldr	x1, [sp, #112]
  409120:	lsl	x1, x1, x0
  409124:	ldr	x0, [sp, #136]
  409128:	mov	w2, w0
  40912c:	mov	w0, #0x3d                  	// #61
  409130:	sub	w0, w0, w2
  409134:	ldr	x2, [sp, #144]
  409138:	lsr	x0, x2, x0
  40913c:	orr	x1, x1, x0
  409140:	ldr	x0, [sp, #136]
  409144:	add	w0, w0, #0x3
  409148:	ldr	x2, [sp, #144]
  40914c:	lsl	x0, x2, x0
  409150:	cmp	x0, #0x0
  409154:	cset	w0, ne  // ne = any
  409158:	and	w0, w0, #0xff
  40915c:	sxtw	x0, w0
  409160:	orr	x0, x1, x0
  409164:	str	x0, [sp, #144]
  409168:	ldr	x0, [sp, #136]
  40916c:	mov	w1, w0
  409170:	mov	w0, #0x3d                  	// #61
  409174:	sub	w0, w0, w1
  409178:	ldr	x1, [sp, #112]
  40917c:	lsr	x0, x1, x0
  409180:	str	x0, [sp, #112]
  409184:	b	4091f0 <ferror@plt+0x75a0>
  409188:	ldr	x0, [sp, #136]
  40918c:	mov	w1, w0
  409190:	mov	w0, #0xfffffffd            	// #-3
  409194:	sub	w0, w0, w1
  409198:	ldr	x1, [sp, #112]
  40919c:	lsr	x1, x1, x0
  4091a0:	mov	x2, #0x3d                  	// #61
  4091a4:	ldr	x0, [sp, #136]
  4091a8:	sub	x0, x2, x0
  4091ac:	cmp	x0, #0x40
  4091b0:	b.eq	4091c8 <ferror@plt+0x7578>  // b.none
  4091b4:	ldr	x0, [sp, #136]
  4091b8:	add	w0, w0, #0x43
  4091bc:	ldr	x2, [sp, #112]
  4091c0:	lsl	x0, x2, x0
  4091c4:	b	4091cc <ferror@plt+0x757c>
  4091c8:	mov	x0, #0x0                   	// #0
  4091cc:	ldr	x2, [sp, #144]
  4091d0:	orr	x0, x0, x2
  4091d4:	cmp	x0, #0x0
  4091d8:	cset	w0, ne  // ne = any
  4091dc:	and	w0, w0, #0xff
  4091e0:	and	x0, x0, #0xff
  4091e4:	orr	x0, x1, x0
  4091e8:	str	x0, [sp, #144]
  4091ec:	str	xzr, [sp, #112]
  4091f0:	str	xzr, [sp, #136]
  4091f4:	b	409238 <ferror@plt+0x75e8>
  4091f8:	ldr	x0, [sp, #112]
  4091fc:	lsl	x1, x0, #4
  409200:	ldr	x0, [sp, #144]
  409204:	lsr	x0, x0, #60
  409208:	orr	x1, x1, x0
  40920c:	ldr	x0, [sp, #144]
  409210:	lsl	x0, x0, #4
  409214:	cmp	x0, #0x0
  409218:	cset	w0, ne  // ne = any
  40921c:	and	w0, w0, #0xff
  409220:	sxtw	x0, w0
  409224:	orr	x0, x1, x0
  409228:	str	x0, [sp, #144]
  40922c:	ldr	x0, [sp, #112]
  409230:	lsr	x0, x0, #60
  409234:	str	x0, [sp, #112]
  409238:	ldr	x0, [sp, #144]
  40923c:	str	x0, [sp, #152]
  409240:	b	40932c <ferror@plt+0x76dc>
  409244:	ldr	x0, [sp, #104]
  409248:	cmp	x0, #0x0
  40924c:	b.ne	409284 <ferror@plt+0x7634>  // b.any
  409250:	str	xzr, [sp, #136]
  409254:	ldr	x1, [sp, #112]
  409258:	ldr	x0, [sp, #144]
  40925c:	orr	x0, x1, x0
  409260:	cmp	x0, #0x0
  409264:	b.ne	409270 <ferror@plt+0x7620>  // b.any
  409268:	str	xzr, [sp, #152]
  40926c:	b	40932c <ferror@plt+0x76dc>
  409270:	str	xzr, [sp, #152]
  409274:	ldr	x0, [sp, #152]
  409278:	orr	x0, x0, #0x1
  40927c:	str	x0, [sp, #152]
  409280:	b	40932c <ferror@plt+0x76dc>
  409284:	mov	x0, #0x7ff                 	// #2047
  409288:	str	x0, [sp, #136]
  40928c:	ldr	x1, [sp, #112]
  409290:	ldr	x0, [sp, #144]
  409294:	orr	x0, x1, x0
  409298:	cmp	x0, #0x0
  40929c:	b.ne	4092a8 <ferror@plt+0x7658>  // b.any
  4092a0:	str	xzr, [sp, #152]
  4092a4:	b	40932c <ferror@plt+0x76dc>
  4092a8:	ldr	x1, [sp, #104]
  4092ac:	mov	x0, #0x7fff                	// #32767
  4092b0:	cmp	x1, x0
  4092b4:	b.ne	4092e8 <ferror@plt+0x7698>  // b.any
  4092b8:	ldr	x1, [sp, #112]
  4092bc:	ldr	x0, [sp, #144]
  4092c0:	orr	x0, x1, x0
  4092c4:	cmp	x0, #0x0
  4092c8:	b.eq	4092e8 <ferror@plt+0x7698>  // b.none
  4092cc:	ldr	x0, [sp, #112]
  4092d0:	and	x0, x0, #0x4000000000000
  4092d4:	cmp	x0, #0x0
  4092d8:	b.ne	4092e8 <ferror@plt+0x7698>  // b.any
  4092dc:	ldr	w0, [sp, #132]
  4092e0:	orr	w0, w0, #0x1
  4092e4:	str	w0, [sp, #132]
  4092e8:	ldr	x0, [sp, #144]
  4092ec:	lsr	x1, x0, #60
  4092f0:	ldr	x0, [sp, #112]
  4092f4:	lsl	x0, x0, #4
  4092f8:	orr	x0, x1, x0
  4092fc:	str	x0, [sp, #144]
  409300:	ldr	x0, [sp, #112]
  409304:	lsr	x0, x0, #60
  409308:	str	x0, [sp, #112]
  40930c:	ldr	x0, [sp, #144]
  409310:	str	x0, [sp, #152]
  409314:	ldr	x0, [sp, #152]
  409318:	and	x0, x0, #0xfffffffffffffff8
  40931c:	str	x0, [sp, #152]
  409320:	ldr	x0, [sp, #152]
  409324:	orr	x0, x0, #0x40000000000000
  409328:	str	x0, [sp, #152]
  40932c:	ldr	x0, [sp, #136]
  409330:	cmp	x0, #0x0
  409334:	b.ne	40934c <ferror@plt+0x76fc>  // b.any
  409338:	ldr	x0, [sp, #152]
  40933c:	cmp	x0, #0x0
  409340:	b.eq	40934c <ferror@plt+0x76fc>  // b.none
  409344:	mov	w0, #0x1                   	// #1
  409348:	b	409350 <ferror@plt+0x7700>
  40934c:	mov	w0, #0x0                   	// #0
  409350:	str	w0, [sp, #84]
  409354:	ldr	x0, [sp, #152]
  409358:	and	x0, x0, #0x7
  40935c:	cmp	x0, #0x0
  409360:	b.eq	409424 <ferror@plt+0x77d4>  // b.none
  409364:	ldr	w0, [sp, #132]
  409368:	orr	w0, w0, #0x10
  40936c:	str	w0, [sp, #132]
  409370:	ldr	x0, [sp, #120]
  409374:	and	x0, x0, #0xc00000
  409378:	cmp	x0, #0xc00, lsl #12
  40937c:	b.eq	40942c <ferror@plt+0x77dc>  // b.none
  409380:	cmp	x0, #0xc00, lsl #12
  409384:	b.hi	409430 <ferror@plt+0x77e0>  // b.pmore
  409388:	cmp	x0, #0x800, lsl #12
  40938c:	b.eq	4093f8 <ferror@plt+0x77a8>  // b.none
  409390:	cmp	x0, #0x800, lsl #12
  409394:	b.hi	409430 <ferror@plt+0x77e0>  // b.pmore
  409398:	cmp	x0, #0x0
  40939c:	b.eq	4093ac <ferror@plt+0x775c>  // b.none
  4093a0:	cmp	x0, #0x400, lsl #12
  4093a4:	b.eq	4093cc <ferror@plt+0x777c>  // b.none
  4093a8:	b	409430 <ferror@plt+0x77e0>
  4093ac:	ldr	x0, [sp, #152]
  4093b0:	and	x0, x0, #0xf
  4093b4:	cmp	x0, #0x4
  4093b8:	b.eq	40942c <ferror@plt+0x77dc>  // b.none
  4093bc:	ldr	x0, [sp, #152]
  4093c0:	add	x0, x0, #0x4
  4093c4:	str	x0, [sp, #152]
  4093c8:	b	40942c <ferror@plt+0x77dc>
  4093cc:	ldr	x0, [sp, #88]
  4093d0:	cmp	x0, #0x0
  4093d4:	b.ne	40942c <ferror@plt+0x77dc>  // b.any
  4093d8:	ldr	x0, [sp, #152]
  4093dc:	and	x0, x0, #0x7
  4093e0:	cmp	x0, #0x0
  4093e4:	b.eq	40942c <ferror@plt+0x77dc>  // b.none
  4093e8:	ldr	x0, [sp, #152]
  4093ec:	add	x0, x0, #0x8
  4093f0:	str	x0, [sp, #152]
  4093f4:	b	40942c <ferror@plt+0x77dc>
  4093f8:	ldr	x0, [sp, #88]
  4093fc:	cmp	x0, #0x0
  409400:	b.eq	40942c <ferror@plt+0x77dc>  // b.none
  409404:	ldr	x0, [sp, #152]
  409408:	and	x0, x0, #0x7
  40940c:	cmp	x0, #0x0
  409410:	b.eq	40942c <ferror@plt+0x77dc>  // b.none
  409414:	ldr	x0, [sp, #152]
  409418:	add	x0, x0, #0x8
  40941c:	str	x0, [sp, #152]
  409420:	b	40942c <ferror@plt+0x77dc>
  409424:	nop
  409428:	b	409430 <ferror@plt+0x77e0>
  40942c:	nop
  409430:	ldr	w0, [sp, #84]
  409434:	cmp	w0, #0x0
  409438:	b.eq	409468 <ferror@plt+0x7818>  // b.none
  40943c:	ldr	w0, [sp, #132]
  409440:	and	w0, w0, #0x10
  409444:	cmp	w0, #0x0
  409448:	b.ne	40945c <ferror@plt+0x780c>  // b.any
  40944c:	ldr	x0, [sp, #120]
  409450:	and	x0, x0, #0x800
  409454:	cmp	x0, #0x0
  409458:	b.eq	409468 <ferror@plt+0x7818>  // b.none
  40945c:	ldr	w0, [sp, #132]
  409460:	orr	w0, w0, #0x8
  409464:	str	w0, [sp, #132]
  409468:	ldr	x0, [sp, #152]
  40946c:	and	x0, x0, #0x80000000000000
  409470:	cmp	x0, #0x0
  409474:	b.eq	40951c <ferror@plt+0x78cc>  // b.none
  409478:	ldr	x0, [sp, #152]
  40947c:	and	x0, x0, #0xff7fffffffffffff
  409480:	str	x0, [sp, #152]
  409484:	ldr	x0, [sp, #136]
  409488:	add	x0, x0, #0x1
  40948c:	str	x0, [sp, #136]
  409490:	ldr	x0, [sp, #136]
  409494:	cmp	x0, #0x7ff
  409498:	b.ne	40951c <ferror@plt+0x78cc>  // b.any
  40949c:	ldr	x0, [sp, #120]
  4094a0:	and	x0, x0, #0xc00000
  4094a4:	cmp	x0, #0x0
  4094a8:	b.eq	4094e4 <ferror@plt+0x7894>  // b.none
  4094ac:	ldr	x0, [sp, #120]
  4094b0:	and	x0, x0, #0xc00000
  4094b4:	cmp	x0, #0x400, lsl #12
  4094b8:	b.ne	4094c8 <ferror@plt+0x7878>  // b.any
  4094bc:	ldr	x0, [sp, #88]
  4094c0:	cmp	x0, #0x0
  4094c4:	b.eq	4094e4 <ferror@plt+0x7894>  // b.none
  4094c8:	ldr	x0, [sp, #120]
  4094cc:	and	x0, x0, #0xc00000
  4094d0:	cmp	x0, #0x800, lsl #12
  4094d4:	b.ne	4094f4 <ferror@plt+0x78a4>  // b.any
  4094d8:	ldr	x0, [sp, #88]
  4094dc:	cmp	x0, #0x0
  4094e0:	b.eq	4094f4 <ferror@plt+0x78a4>  // b.none
  4094e4:	mov	x0, #0x7ff                 	// #2047
  4094e8:	str	x0, [sp, #136]
  4094ec:	str	xzr, [sp, #152]
  4094f0:	b	409504 <ferror@plt+0x78b4>
  4094f4:	mov	x0, #0x7fe                 	// #2046
  4094f8:	str	x0, [sp, #136]
  4094fc:	mov	x0, #0xffffffffffffffff    	// #-1
  409500:	str	x0, [sp, #152]
  409504:	ldr	w0, [sp, #132]
  409508:	orr	w0, w0, #0x10
  40950c:	str	w0, [sp, #132]
  409510:	ldr	w0, [sp, #132]
  409514:	orr	w0, w0, #0x4
  409518:	str	w0, [sp, #132]
  40951c:	ldr	x0, [sp, #152]
  409520:	lsr	x0, x0, #3
  409524:	str	x0, [sp, #152]
  409528:	ldr	x0, [sp, #136]
  40952c:	cmp	x0, #0x7ff
  409530:	b.ne	40954c <ferror@plt+0x78fc>  // b.any
  409534:	ldr	x0, [sp, #152]
  409538:	cmp	x0, #0x0
  40953c:	b.eq	40954c <ferror@plt+0x78fc>  // b.none
  409540:	ldr	x0, [sp, #152]
  409544:	orr	x0, x0, #0x8000000000000
  409548:	str	x0, [sp, #152]
  40954c:	ldr	x0, [sp, #152]
  409550:	and	x1, x0, #0xfffffffffffff
  409554:	ldr	x0, [sp, #40]
  409558:	bfxil	x0, x1, #0, #52
  40955c:	str	x0, [sp, #40]
  409560:	ldr	x0, [sp, #136]
  409564:	and	w0, w0, #0x7ff
  409568:	and	w1, w0, #0xffff
  40956c:	ldrh	w0, [sp, #46]
  409570:	bfi	w0, w1, #4, #11
  409574:	strh	w0, [sp, #46]
  409578:	ldr	x0, [sp, #88]
  40957c:	and	w0, w0, #0x1
  409580:	and	w1, w0, #0xff
  409584:	ldrb	w0, [sp, #47]
  409588:	bfi	w0, w1, #7, #1
  40958c:	strb	w0, [sp, #47]
  409590:	ldr	d0, [sp, #40]
  409594:	str	d0, [sp, #72]
  409598:	ldrsw	x0, [sp, #132]
  40959c:	cmp	x0, #0x0
  4095a0:	b.eq	4095ac <ferror@plt+0x795c>  // b.none
  4095a4:	ldr	w0, [sp, #132]
  4095a8:	bl	4095b8 <ferror@plt+0x7968>
  4095ac:	ldr	d0, [sp, #72]
  4095b0:	ldp	x29, x30, [sp], #160
  4095b4:	ret
  4095b8:	sub	sp, sp, #0x30
  4095bc:	str	w0, [sp, #12]
  4095c0:	mov	w0, #0x7f7fffff            	// #2139095039
  4095c4:	fmov	s0, w0
  4095c8:	str	s0, [sp, #44]
  4095cc:	movi	v0.2s, #0x80, lsl #16
  4095d0:	str	s0, [sp, #40]
  4095d4:	mov	w0, #0xc5ae                	// #50606
  4095d8:	movk	w0, #0x749d, lsl #16
  4095dc:	fmov	s0, w0
  4095e0:	str	s0, [sp, #36]
  4095e4:	str	wzr, [sp, #32]
  4095e8:	fmov	s0, #1.000000000000000000e+00
  4095ec:	str	s0, [sp, #28]
  4095f0:	ldr	w0, [sp, #12]
  4095f4:	and	w0, w0, #0x1
  4095f8:	cmp	w0, #0x0
  4095fc:	b.eq	409610 <ferror@plt+0x79c0>  // b.none
  409600:	ldr	s1, [sp, #32]
  409604:	fdiv	s0, s1, s1
  409608:	mrs	x0, fpsr
  40960c:	str	w0, [sp, #24]
  409610:	ldr	w0, [sp, #12]
  409614:	and	w0, w0, #0x2
  409618:	cmp	w0, #0x0
  40961c:	b.eq	409634 <ferror@plt+0x79e4>  // b.none
  409620:	ldr	s1, [sp, #28]
  409624:	ldr	s2, [sp, #32]
  409628:	fdiv	s0, s1, s2
  40962c:	mrs	x0, fpsr
  409630:	str	w0, [sp, #24]
  409634:	ldr	w0, [sp, #12]
  409638:	and	w0, w0, #0x4
  40963c:	cmp	w0, #0x0
  409640:	b.eq	409658 <ferror@plt+0x7a08>  // b.none
  409644:	ldr	s1, [sp, #44]
  409648:	ldr	s2, [sp, #36]
  40964c:	fadd	s0, s1, s2
  409650:	mrs	x0, fpsr
  409654:	str	w0, [sp, #24]
  409658:	ldr	w0, [sp, #12]
  40965c:	and	w0, w0, #0x8
  409660:	cmp	w0, #0x0
  409664:	b.eq	409678 <ferror@plt+0x7a28>  // b.none
  409668:	ldr	s1, [sp, #40]
  40966c:	fmul	s0, s1, s1
  409670:	mrs	x0, fpsr
  409674:	str	w0, [sp, #24]
  409678:	ldr	w0, [sp, #12]
  40967c:	and	w0, w0, #0x10
  409680:	cmp	w0, #0x0
  409684:	b.eq	40969c <ferror@plt+0x7a4c>  // b.none
  409688:	ldr	s1, [sp, #44]
  40968c:	ldr	s2, [sp, #28]
  409690:	fsub	s0, s1, s2
  409694:	mrs	x0, fpsr
  409698:	str	w0, [sp, #24]
  40969c:	nop
  4096a0:	add	sp, sp, #0x30
  4096a4:	ret
  4096a8:	stp	x29, x30, [sp, #-64]!
  4096ac:	mov	x29, sp
  4096b0:	stp	x19, x20, [sp, #16]
  4096b4:	adrp	x20, 41a000 <ferror@plt+0x183b0>
  4096b8:	add	x20, x20, #0xdd0
  4096bc:	stp	x21, x22, [sp, #32]
  4096c0:	adrp	x21, 41a000 <ferror@plt+0x183b0>
  4096c4:	add	x21, x21, #0xdc8
  4096c8:	sub	x20, x20, x21
  4096cc:	mov	w22, w0
  4096d0:	stp	x23, x24, [sp, #48]
  4096d4:	mov	x23, x1
  4096d8:	mov	x24, x2
  4096dc:	bl	4017d8 <memcpy@plt-0x38>
  4096e0:	cmp	xzr, x20, asr #3
  4096e4:	b.eq	409710 <ferror@plt+0x7ac0>  // b.none
  4096e8:	asr	x20, x20, #3
  4096ec:	mov	x19, #0x0                   	// #0
  4096f0:	ldr	x3, [x21, x19, lsl #3]
  4096f4:	mov	x2, x24
  4096f8:	add	x19, x19, #0x1
  4096fc:	mov	x1, x23
  409700:	mov	w0, w22
  409704:	blr	x3
  409708:	cmp	x20, x19
  40970c:	b.ne	4096f0 <ferror@plt+0x7aa0>  // b.any
  409710:	ldp	x19, x20, [sp, #16]
  409714:	ldp	x21, x22, [sp, #32]
  409718:	ldp	x23, x24, [sp, #48]
  40971c:	ldp	x29, x30, [sp], #64
  409720:	ret
  409724:	nop
  409728:	ret
  40972c:	nop
  409730:	adrp	x2, 41b000 <ferror@plt+0x193b0>
  409734:	mov	x1, #0x0                   	// #0
  409738:	ldr	x2, [x2, #560]
  40973c:	b	4018c0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409740 <.fini>:
  409740:	stp	x29, x30, [sp, #-16]!
  409744:	mov	x29, sp
  409748:	ldp	x29, x30, [sp], #16
  40974c:	ret
