# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../package_exemplo.srcs/sources_1/new/pacotes.vhd" \
"../../../../../../../VHDL CODES/exmplo_pacote/Vhdl2.vhd" \

# Do not sort compile order
nosort
