

================================================================
== Vivado HLS Report for 'feistel'
================================================================
* Date:           Tue Nov 19 20:25:54 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Blowfish_feistel.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.806 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2| 20.000 ns | 20.000 ns |    2|    2|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [blowfish.cpp:99]   --->   Operation 4 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_read, i32 24, i32 31)" [blowfish.cpp:100]   --->   Operation 5 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_read, i32 16, i32 23)" [blowfish.cpp:101]   --->   Operation 6 'partselect' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_read, i32 8, i32 15)" [blowfish.cpp:102]   --->   Operation 7 'partselect' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%d = trunc i32 %x_read to i8" [blowfish.cpp:103]   --->   Operation 8 'trunc' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i8 %a to i64" [blowfish.cpp:108]   --->   Operation 9 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%S_addr = getelementptr [1024 x i32]* %S, i64 0, i64 %zext_ln108" [blowfish.cpp:108]   --->   Operation 10 'getelementptr' 'S_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (3.25ns)   --->   "%S_load = load i32* %S_addr, align 4" [blowfish.cpp:108]   --->   Operation 11 'load' 'S_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 1, i8 %b)" [blowfish.cpp:108]   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%S_addr_1 = getelementptr [1024 x i32]* %S, i64 0, i64 %tmp" [blowfish.cpp:108]   --->   Operation 13 'getelementptr' 'S_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (3.25ns)   --->   "%S_load_1 = load i32* %S_addr_1, align 4" [blowfish.cpp:108]   --->   Operation 14 'load' 'S_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 15 [1/2] (3.25ns)   --->   "%S_load = load i32* %S_addr, align 4" [blowfish.cpp:108]   --->   Operation 15 'load' 'S_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 16 [1/2] (3.25ns)   --->   "%S_load_1 = load i32* %S_addr_1, align 4" [blowfish.cpp:108]   --->   Operation 16 'load' 'S_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 17 [1/1] (2.55ns)   --->   "%add_ln108 = add i32 %S_load_1, %S_load" [blowfish.cpp:108]   --->   Operation 17 'add' 'add_ln108' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 2, i8 %c)" [blowfish.cpp:108]   --->   Operation 18 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%S_addr_2 = getelementptr [1024 x i32]* %S, i64 0, i64 %tmp_1" [blowfish.cpp:108]   --->   Operation 19 'getelementptr' 'S_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%S_load_2 = load i32* %S_addr_2, align 4" [blowfish.cpp:108]   --->   Operation 20 'load' 'S_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 3, i8 %d)" [blowfish.cpp:108]   --->   Operation 21 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%S_addr_3 = getelementptr [1024 x i32]* %S, i64 0, i64 %tmp_2" [blowfish.cpp:108]   --->   Operation 22 'getelementptr' 'S_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%S_load_3 = load i32* %S_addr_3, align 4" [blowfish.cpp:108]   --->   Operation 23 'load' 'S_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !52"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %S) nounwind, !map !58"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !65"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @feistel_str) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (3.25ns)   --->   "%S_load_2 = load i32* %S_addr_2, align 4" [blowfish.cpp:108]   --->   Operation 28 'load' 'S_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_1)   --->   "%xor_ln108 = xor i32 %S_load_2, %add_ln108" [blowfish.cpp:108]   --->   Operation 29 'xor' 'xor_ln108' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%S_load_3 = load i32* %S_addr_3, align 4" [blowfish.cpp:108]   --->   Operation 30 'load' 'S_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 31 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln108_1 = add i32 %S_load_3, %xor_ln108" [blowfish.cpp:108]   --->   Operation 31 'add' 'add_ln108_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "ret i32 %add_ln108_1" [blowfish.cpp:108]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ S]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read            (read          ) [ 0000]
a                 (partselect    ) [ 0000]
b                 (partselect    ) [ 0000]
c                 (partselect    ) [ 0010]
d                 (trunc         ) [ 0010]
zext_ln108        (zext          ) [ 0000]
S_addr            (getelementptr ) [ 0010]
tmp               (bitconcatenate) [ 0000]
S_addr_1          (getelementptr ) [ 0010]
S_load            (load          ) [ 0000]
S_load_1          (load          ) [ 0000]
add_ln108         (add           ) [ 0001]
tmp_1             (bitconcatenate) [ 0000]
S_addr_2          (getelementptr ) [ 0001]
tmp_2             (bitconcatenate) [ 0000]
S_addr_3          (getelementptr ) [ 0001]
specbitsmap_ln0   (specbitsmap   ) [ 0000]
specbitsmap_ln0   (specbitsmap   ) [ 0000]
specbitsmap_ln0   (specbitsmap   ) [ 0000]
spectopmodule_ln0 (spectopmodule ) [ 0000]
S_load_2          (load          ) [ 0000]
xor_ln108         (xor           ) [ 0000]
S_load_3          (load          ) [ 0000]
add_ln108_1       (add           ) [ 0000]
ret_ln108         (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="S">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i56.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="feistel_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="x_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="S_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="8" slack="0"/>
<pin id="48" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="10" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="0"/>
<pin id="64" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="65" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="0"/>
<pin id="67" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S_load/1 S_load_1/1 S_load_2/2 S_load_3/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="S_addr_1_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="64" slack="0"/>
<pin id="61" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_1/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="S_addr_2_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="64" slack="0"/>
<pin id="73" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_2/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="S_addr_3_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="64" slack="0"/>
<pin id="81" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_3/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="a_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="0" index="2" bw="6" slack="0"/>
<pin id="89" dir="0" index="3" bw="6" slack="0"/>
<pin id="90" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="b_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="0" index="3" bw="6" slack="0"/>
<pin id="100" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="c_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="5" slack="0"/>
<pin id="109" dir="0" index="3" bw="5" slack="0"/>
<pin id="110" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="d_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln108_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln108_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="3" slack="0"/>
<pin id="142" dir="0" index="2" bw="8" slack="1"/>
<pin id="143" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="3" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="1"/>
<pin id="151" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="xor_ln108_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln108/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln108_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_1/3 "/>
</bind>
</comp>

<comp id="166" class="1005" name="c_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="1"/>
<pin id="168" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="171" class="1005" name="d_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="1"/>
<pin id="173" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="176" class="1005" name="S_addr_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="1"/>
<pin id="178" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="S_addr "/>
</bind>
</comp>

<comp id="181" class="1005" name="S_addr_1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="1"/>
<pin id="183" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_1 "/>
</bind>
</comp>

<comp id="186" class="1005" name="add_ln108_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="191" class="1005" name="S_addr_2_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="1"/>
<pin id="193" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="S_addr_3_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="1"/>
<pin id="198" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="20" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="68"><net_src comp="57" pin="3"/><net_sink comp="51" pin=2"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="69" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="77" pin="3"/><net_sink comp="51" pin=2"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="38" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="85" pin=3"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="38" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="38" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="118"><net_src comp="38" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="85" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="95" pin="4"/><net_sink comp="124" pin=2"/></net>

<net id="132"><net_src comp="124" pin="3"/><net_sink comp="57" pin=2"/></net>

<net id="137"><net_src comp="51" pin="7"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="51" pin="3"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="159"><net_src comp="51" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="51" pin="7"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="105" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="174"><net_src comp="115" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="179"><net_src comp="44" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="184"><net_src comp="57" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="189"><net_src comp="133" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="194"><net_src comp="69" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="199"><net_src comp="77" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="51" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: feistel : x | {1 }
	Port: feistel : S | {1 2 3 }
  - Chain level:
	State 1
		zext_ln108 : 1
		S_addr : 2
		S_load : 3
		tmp : 1
		S_addr_1 : 2
		S_load_1 : 3
	State 2
		add_ln108 : 1
		S_addr_2 : 1
		S_load_2 : 2
		S_addr_3 : 1
		S_load_3 : 2
	State 3
		xor_ln108 : 1
		add_ln108_1 : 1
		ret_ln108 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |  add_ln108_fu_133  |    0    |    39   |
|          | add_ln108_1_fu_160 |    0    |    39   |
|----------|--------------------|---------|---------|
|    xor   |  xor_ln108_fu_155  |    0    |    32   |
|----------|--------------------|---------|---------|
|   read   |  x_read_read_fu_38 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |       a_fu_85      |    0    |    0    |
|partselect|       b_fu_95      |    0    |    0    |
|          |      c_fu_105      |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |      d_fu_115      |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln108_fu_119 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |     tmp_fu_124     |    0    |    0    |
|bitconcatenate|    tmp_1_fu_139    |    0    |    0    |
|          |    tmp_2_fu_147    |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   110   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| S_addr_1_reg_181|   10   |
| S_addr_2_reg_191|   10   |
| S_addr_3_reg_196|   10   |
|  S_addr_reg_176 |   10   |
|add_ln108_reg_186|   32   |
|    c_reg_166    |    8   |
|    d_reg_171    |    8   |
+-----------------+--------+
|      Total      |   88   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_51 |  p2  |   4  |   0  |    0   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  3.721  ||    42   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   110  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   42   |
|  Register |    -   |   88   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   88   |   152  |
+-----------+--------+--------+--------+
