

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 15:37:30 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D2
    * Solution:       comb_47 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |              Modules             | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |           |            |             |     |
    |              & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |+ test                            |     -|  0.00|       92|  920.000|         -|       93|     -|        no|  4 (~0%)|  536 (21%)|  12292 (2%)|  35400 (12%)|    -|
    | + test_Pipeline_ARRAY_1_READ     |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_1_READ                  |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_2_READ     |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_2_READ                  |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_73_5  |     -|  0.21|        5|   50.000|         -|        5|     -|        no|        -|    88 (3%)|   537 (~0%)|    4777 (1%)|    -|
    |  o VITIS_LOOP_73_5               |     -|  7.30|        3|   30.000|         2|        1|     3|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_WRITE      |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|    139 (~0%)|    -|
    |  o ARRAY_WRITE                   |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d2.cpp:24:2   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d2.cpp:31:2   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d2.cpp:130:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d2.cpp:26:15    | read      | Widen Fail   |        | ARRAY_1_READ | d2.cpp:24:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d2.cpp:26:15    | read      | Inferred     | 16     | ARRAY_1_READ | d2.cpp:24:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d2.cpp:33:15    | read      | Widen Fail   |        | ARRAY_2_READ | d2.cpp:31:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d2.cpp:33:15    | read      | Inferred     | 16     | ARRAY_2_READ | d2.cpp:31:2   |            |                                                                                                       |
| m_axi_mem    | out1     | d2.cpp:132:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d2.cpp:130:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d2.cpp:132:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d2.cpp:130:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                           | 536 |        |              |     |        |         |
|   mul_32ns_32ns_64_1_1_U157      | 4   |        | mul_ln51     | mul | auto   | 0       |
|   add_ln63_fu_1821_p2            | -   |        | add_ln63     | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U238      | 4   |        | mul_ln63     | mul | auto   | 0       |
|   add_ln65_fu_1836_p2            | -   |        | add_ln65     | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U252      | 4   |        | mul_ln65     | mul | auto   | 0       |
|   add_ln63_1_fu_1049_p2          | -   |        | add_ln63_1   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U239      | 4   |        | mul_ln63_1   | mul | auto   | 0       |
|   add_ln65_1_fu_1059_p2          | -   |        | add_ln65_1   | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U252      | 4   |        | mul_ln65_1   | mul | auto   | 0       |
|   add_ln63_2_fu_1096_p2          | -   |        | add_ln63_2   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U240      | 4   |        | mul_ln63_2   | mul | auto   | 0       |
|   add_ln65_2_fu_1106_p2          | -   |        | add_ln65_2   | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U253      | 4   |        | mul_ln65_2   | mul | auto   | 0       |
|   add_ln63_3_fu_1146_p2          | -   |        | add_ln63_3   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U241      | 4   |        | mul_ln63_3   | mul | auto   | 0       |
|   add_ln65_3_fu_1156_p2          | -   |        | add_ln65_3   | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U254      | 4   |        | mul_ln65_3   | mul | auto   | 0       |
|   add_ln63_4_fu_1190_p2          | -   |        | add_ln63_4   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U238      | 4   |        | mul_ln63_4   | mul | auto   | 0       |
|   add_ln65_4_fu_1205_p2          | -   |        | add_ln65_4   | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U255      | 4   |        | mul_ln65_4   | mul | auto   | 0       |
|   add_ln63_5_fu_1237_p2          | -   |        | add_ln63_5   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U242      | 4   |        | mul_ln63_5   | mul | auto   | 0       |
|   add_ln65_5_fu_1247_p2          | -   |        | add_ln65_5   | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U256      | 4   |        | mul_ln65_5   | mul | auto   | 0       |
|   add_ln63_6_fu_1278_p2          | -   |        | add_ln63_6   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U243      | 4   |        | mul_ln63_6   | mul | auto   | 0       |
|   add_ln65_6_fu_1288_p2          | -   |        | add_ln65_6   | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U253      | 4   |        | mul_ln65_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U158      | 4   |        | mul_ln51_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U157      | 4   |        | mul_ln63_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U159      | 4   |        | mul_ln63_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U158      | 4   |        | mul_ln59     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U160      | 4   |        | mul_ln63_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U159      | 4   |        | mul_ln59_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U161      | 4   |        | mul_ln63_10  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U145      | 4   |        | mul_ln59_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U162      | 4   |        | mul_ln63_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U160      | 4   |        | mul_ln59_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U163      | 4   |        | mul_ln63_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U161      | 4   |        | mul_ln59_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U164      | 4   |        | mul_ln63_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U165      | 4   |        | mul_ln51_2   | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U146      | 4   |        | mul_ln59_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U162      | 4   |        | mul_ln63_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U163      | 4   |        | mul_ln63_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U166      | 4   |        | mul_ln63_16  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U147      | 4   |        | mul_ln59_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U167      | 4   |        | mul_ln63_17  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U148      | 4   |        | mul_ln59_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U168      | 4   |        | mul_ln63_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U164      | 4   |        | mul_ln59_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U169      | 4   |        | mul_ln63_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U165      | 4   |        | mul_ln59_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U170      | 4   |        | mul_ln63_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U171      | 4   |        | mul_ln51_3   | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U149      | 4   |        | mul_ln59_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U166      | 4   |        | mul_ln63_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U167      | 4   |        | mul_ln63_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U172      | 4   |        | mul_ln63_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U173      | 4   |        | mul_ln63_24  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U150      | 4   |        | mul_ln59_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174      | 4   |        | mul_ln63_25  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U168      | 4   |        | mul_ln59_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175      | 4   |        | mul_ln63_26  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U169      | 4   |        | mul_ln59_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176      | 4   |        | mul_ln63_27  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U177      | 4   |        | mul_ln51_4   | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U151      | 4   |        | mul_ln59_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U170      | 4   |        | mul_ln63_28  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U171      | 4   |        | mul_ln63_29  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U172      | 4   |        | mul_ln63_30  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U178      | 4   |        | mul_ln63_31  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U179      | 4   |        | mul_ln63_32  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U152      | 4   |        | mul_ln59_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U180      | 4   |        | mul_ln63_33  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U173      | 4   |        | mul_ln59_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U181      | 4   |        | mul_ln63_34  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U182      | 4   |        | mul_ln51_5   | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U153      | 4   |        | mul_ln59_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174      | 4   |        | mul_ln63_35  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175      | 4   |        | mul_ln63_36  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176      | 4   |        | mul_ln63_37  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U183      | 4   |        | mul_ln63_38  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U184      | 4   |        | mul_ln63_39  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U185      | 4   |        | mul_ln63_40  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U154      | 4   |        | mul_ln59_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U186      | 4   |        | mul_ln63_41  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U155      | 4   |        | mul_ln59_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U177      | 4   |        | mul_ln63_42  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U178      | 4   |        | mul_ln63_43  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U179      | 4   |        | mul_ln63_44  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U187      | 4   |        | mul_ln63_45  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U188      | 4   |        | mul_ln63_46  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U189      | 4   |        | mul_ln63_47  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U190      | 4   |        | mul_ln63_48  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U180      | 4   |        | mul_ln63_49  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U181      | 4   |        | mul_ln63_50  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U182      | 4   |        | mul_ln63_51  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U191      | 4   |        | mul_ln63_52  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U192      | 4   |        | mul_ln63_53  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U193      | 4   |        | mul_ln63_54  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U194      | 4   |        | mul_ln63_55  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U183      | 4   |        | mul_ln59_20  | mul | auto   | 0       |
|   add_ln63_7_fu_1429_p2          | -   |        | add_ln63_7   | add | fabric | 0       |
|   add_ln63_8_fu_1435_p2          | -   |        | add_ln63_8   | add | fabric | 0       |
|   add_ln63_11_fu_1447_p2         | -   |        | add_ln63_11  | add | fabric | 0       |
|   arr_fu_1949_p2                 | -   |        | arr          | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U195      | 4   |        | mul_ln63_56  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U156      | 4   |        | factor1112   | mul | auto   | 0       |
|   add_ln63_15_fu_1956_p2         | -   |        | add_ln63_15  | add | fabric | 0       |
|   add_ln63_16_fu_1467_p2         | -   |        | add_ln63_16  | add | fabric | 0       |
|   add_ln63_17_fu_1473_p2         | -   |        | add_ln63_17  | add | fabric | 0       |
|   add_ln63_19_fu_1479_p2         | -   |        | add_ln63_19  | add | fabric | 0       |
|   add_ln63_20_fu_1485_p2         | -   |        | add_ln63_20  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U196      | 4   |        | mul_ln63_57  | mul | auto   | 0       |
|   tmp9_fu_1491_p2                | -   |        | tmp9         | add | fabric | 0       |
|   add_ln63_24_fu_1983_p2         | -   |        | add_ln63_24  | add | fabric | 0       |
|   add_ln63_25_fu_1505_p2         | -   |        | add_ln63_25  | add | fabric | 0       |
|   add_ln63_26_fu_1989_p2         | -   |        | add_ln63_26  | add | fabric | 0       |
|   add_ln63_28_fu_1511_p2         | -   |        | add_ln63_28  | add | fabric | 0       |
|   add_ln63_29_fu_1517_p2         | -   |        | add_ln63_29  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U184      | 4   |        | mul_ln63_58  | mul | auto   | 0       |
|   add_ln63_33_fu_2017_p2         | -   |        | add_ln63_33  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U185      | 4   |        | mul_ln63_59  | mul | auto   | 0       |
|   tmp59_fu_1561_p2               | -   |        | tmp59        | add | fabric | 0       |
|   add_ln63_42_fu_2059_p2         | -   |        | add_ln63_42  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U186      | 4   |        | mul_ln63_60  | mul | auto   | 0       |
|   add_ln63_51_fu_2101_p2         | -   |        | add_ln63_51  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U187      | 4   |        | mul_ln63_61  | mul | auto   | 0       |
|   tmp80_fu_1637_p2               | -   |        | tmp80        | add | fabric | 0       |
|   add_ln63_60_fu_2150_p2         | -   |        | add_ln63_60  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U197      | 4   |        | mul_ln51_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U198      | 4   |        | mul_ln51_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U199      | 4   |        | mul_ln65_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U200      | 4   |        | mul_ln65_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U188      | 4   |        | mul_ln65_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U201      | 4   |        | mul_ln65_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U202      | 4   |        | mul_ln51_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U203      | 4   |        | mul_ln51_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U204      | 4   |        | mul_ln51_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U205      | 4   |        | mul_ln51_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U206      | 4   |        | mul_ln51_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U207      | 4   |        | mul_ln51_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U208      | 4   |        | mul_ln51_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U209      | 4   |        | mul_ln65_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U210      | 4   |        | mul_ln65_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U189      | 4   |        | mul_ln65_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U190      | 4   |        | mul_ln65_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U211      | 4   |        | mul_ln65_15  | mul | auto   | 0       |
|   add_ln51_fu_2267_p2            | -   |        | add_ln51     | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U244      | 4   |        | mul_ln51_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U157      | 4   |        | mul_ln95     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U158      | 4   |        | mul_ln95_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U159      | 4   |        | mul_ln95_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U160      | 4   |        | mul_ln95_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U161      | 4   |        | mul_ln95_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U162      | 4   |        | mul_ln95_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U163      | 4   |        | mul_ln95_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U164      | 4   |        | mul_ln95_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U165      | 4   |        | mul_ln95_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U166      | 4   |        | mul_ln96     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U167      | 4   |        | mul_ln96_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U168      | 4   |        | mul_ln96_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U169      | 4   |        | mul_ln96_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U170      | 4   |        | mul_ln96_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U171      | 4   |        | mul_ln96_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U172      | 4   |        | mul_ln96_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U173      | 4   |        | mul_ln96_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174      | 4   |        | mul_ln96_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175      | 4   |        | mul_ln97     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176      | 4   |        | mul_ln97_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U177      | 4   |        | mul_ln97_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U178      | 4   |        | mul_ln97_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U179      | 4   |        | mul_ln97_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U180      | 4   |        | mul_ln97_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U181      | 4   |        | mul_ln97_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U182      | 4   |        | mul_ln97_7   | mul | auto   | 0       |
|   grp_fu_861_p2                  | -   |        | add_ln97     | add | fabric | 0       |
|   add_ln97_1_fu_3847_p2          | -   |        | add_ln97_1   | add | fabric | 0       |
|   add_ln97_2_fu_3861_p2          | -   |        | add_ln97_2   | add | fabric | 0       |
|   add_ln97_3_fu_3867_p2          | -   |        | add_ln97_3   | add | fabric | 0       |
|   add_ln97_4_fu_3873_p2          | -   |        | add_ln97_4   | add | fabric | 0       |
|   add_ln97_5_fu_3887_p2          | -   |        | add_ln97_5   | add | fabric | 0       |
|   add_ln97_8_fu_3893_p2          | -   |        | add_ln97_8   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U183      | 4   |        | mul_ln98     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U184      | 4   |        | mul_ln98_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U185      | 4   |        | mul_ln98_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U186      | 4   |        | mul_ln98_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U187      | 4   |        | mul_ln98_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U188      | 4   |        | mul_ln98_5   | mul | auto   | 0       |
|   add_ln98_5_fu_3941_p2          | -   |        | add_ln98_5   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U189      | 4   |        | mul_ln99     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U190      | 4   |        | mul_ln99_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U191      | 4   |        | mul_ln99_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U192      | 4   |        | mul_ln99_3   | mul | auto   | 0       |
|   add_ln99_fu_3953_p2            | -   |        | add_ln99     | add | fabric | 0       |
|   add_ln99_1_fu_3959_p2          | -   |        | add_ln99_1   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U157      | 4   |        | mul_ln100    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U158      | 4   |        | mul_ln100_1  | mul | auto   | 0       |
|   add_ln100_fu_3206_p2           | -   |        | add_ln100    | add | fabric | 0       |
|   arr_10_fu_3993_p2              | -   |        | arr_10       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U212      | 4   |        | mul_ln101    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U213      | 4   |        | mul_ln101_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U214      | 4   |        | mul_ln101_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U215      | 4   |        | mul_ln101_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U216      | 4   |        | mul_ln101_4  | mul | auto   | 0       |
|   add_ln51_1_fu_2292_p2          | -   |        | add_ln51_1   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U245      | 4   |        | mul_ln51_16  | mul | auto   | 0       |
|   add_ln101_fu_2303_p2           | -   |        | add_ln101    | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U230      | 4   |        | mul_ln101_5  | mul | auto   | 0       |
|   add_ln101_1_fu_2315_p2         | -   |        | add_ln101_1  | add | fabric | 0       |
|   add_ln101_6_fu_2345_p2         | -   |        | add_ln101_6  | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U231      | 4   |        | mul_ln101_6  | mul | auto   | 0       |
|   add_ln101_7_fu_2358_p2         | -   |        | add_ln101_7  | add | fabric | 0       |
|   add_ln101_8_fu_2372_p2         | -   |        | add_ln101_8  | add | fabric | 0       |
|   add_ln101_9_fu_2382_p2         | -   |        | add_ln101_9  | add | fabric | 0       |
|   add_ln101_11_fu_2388_p2        | -   |        | add_ln101_11 | add | fabric | 0       |
|   add_ln101_19_fu_2446_p2        | -   |        | add_ln101_19 | add | fabric | 0       |
|   add_ln101_21_fu_2458_p2        | -   |        | add_ln101_21 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U217      | 4   |        | mul_ln102    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U218      | 4   |        | mul_ln102_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U219      | 4   |        | mul_ln102_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U159      | 4   |        | mul_ln102_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U220      | 4   |        | mul_ln102_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U160      | 4   |        | mul_ln102_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U161      | 4   |        | mul_ln102_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U162      | 4   |        | mul_ln102_7  | mul | auto   | 0       |
|   add_ln102_fu_2470_p2           | -   |        | add_ln102    | add | fabric | 0       |
|   add_ln102_1_fu_2476_p2         | -   |        | add_ln102_1  | add | fabric | 0       |
|   add_ln102_2_fu_2490_p2         | -   |        | add_ln102_2  | add | fabric | 0       |
|   add_ln102_3_fu_2496_p2         | -   |        | add_ln102_3  | add | fabric | 0       |
|   add_ln102_4_fu_2502_p2         | -   |        | add_ln102_4  | add | fabric | 0       |
|   add_ln102_5_fu_2516_p2         | -   |        | add_ln102_5  | add | fabric | 0       |
|   add_ln102_6_fu_2522_p2         | -   |        | add_ln102_6  | add | fabric | 0       |
|   add_ln102_7_fu_2528_p2         | -   |        | add_ln102_7  | add | fabric | 0       |
|   add_ln102_9_fu_3239_p2         | -   |        | add_ln102_9  | add | fabric | 0       |
|   add_ln102_10_fu_3245_p2        | -   |        | add_ln102_10 | add | fabric | 0       |
|   add_ln102_12_fu_2534_p2        | -   |        | add_ln102_12 | add | fabric | 0       |
|   add_ln102_13_fu_2540_p2        | -   |        | add_ln102_13 | add | fabric | 0       |
|   add_ln102_14_fu_2554_p2        | -   |        | add_ln102_14 | add | fabric | 0       |
|   add_ln102_16_fu_2560_p2        | -   |        | add_ln102_16 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U163      | 4   |        | mul_ln103    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U164      | 4   |        | mul_ln103_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U165      | 4   |        | mul_ln103_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U166      | 4   |        | mul_ln103_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U167      | 4   |        | mul_ln103_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U168      | 4   |        | mul_ln103_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U169      | 4   |        | mul_ln103_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U221      | 4   |        | mul_ln104    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U170      | 4   |        | mul_ln104_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U222      | 4   |        | mul_ln104_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U171      | 4   |        | mul_ln104_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U172      | 4   |        | mul_ln104_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U173      | 4   |        | mul_ln104_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U223      | 4   |        | mul_ln105    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174      | 4   |        | mul_ln105_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175      | 4   |        | mul_ln105_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176      | 4   |        | mul_ln105_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U177      | 4   |        | mul_ln105_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U178      | 4   |        | mul_ln106    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U179      | 4   |        | mul_ln106_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U180      | 4   |        | mul_ln106_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U181      | 4   |        | mul_ln106_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U224      | 4   |        | mul_ln107    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U225      | 4   |        | mul_ln107_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U226      | 4   |        | mul_ln107_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U227      | 4   |        | mul_ln108    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U228      | 4   |        | mul_ln108_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U229      | 4   |        | mul_ln109    | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U246      | 4   |        | mul_ln61     | mul | auto   | 0       |
|   add_ln109_fu_2566_p2           | -   |        | add_ln109    | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U232      | 4   |        | mul_ln109_1  | mul | auto   | 0       |
|   add_ln109_1_fu_1678_p2         | -   |        | add_ln109_1  | add | fabric | 0       |
|   add_ln109_4_fu_2589_p2         | -   |        | add_ln109_4  | add | fabric | 0       |
|   add_ln109_10_fu_2619_p2        | -   |        | add_ln109_10 | add | fabric | 0       |
|   add_ln109_18_fu_2675_p2        | -   |        | add_ln109_18 | add | fabric | 0       |
|   add_ln109_20_fu_2687_p2        | -   |        | add_ln109_20 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U182      | 4   |        | mul_ln111    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U183      | 4   |        | mul_ln111_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U184      | 4   |        | mul_ln111_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U185      | 4   |        | mul_ln111_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U186      | 4   |        | mul_ln111_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U187      | 4   |        | mul_ln111_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U188      | 4   |        | mul_ln111_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U189      | 4   |        | mul_ln111_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U190      | 4   |        | mul_ln111_8  | mul | auto   | 0       |
|   add_ln111_3_fu_3411_p2         | -   |        | add_ln111_3  | add | fabric | 0       |
|   add_ln111_4_fu_3421_p2         | -   |        | add_ln111_4  | add | fabric | 0       |
|   add_ln111_5_fu_3427_p2         | -   |        | add_ln111_5  | add | fabric | 0       |
|   add_ln111_6_fu_3437_p2         | -   |        | add_ln111_6  | add | fabric | 0       |
|   add_ln111_42_fu_4048_p2        | -   |        | add_ln111_42 | add | fabric | 0       |
|   add_ln111_7_fu_4052_p2         | -   |        | add_ln111_7  | add | fabric | 0       |
|   add_ln111_8_fu_3443_p2         | -   |        | add_ln111_8  | add | fabric | 0       |
|   add_ln111_9_fu_3453_p2         | -   |        | add_ln111_9  | add | fabric | 0       |
|   add_ln111_13_fu_4085_p2        | -   |        | add_ln111_13 | add | fabric | 0       |
|   add_ln111_35_fu_4099_p2        | -   |        | add_ln111_35 | add | fabric | 0       |
|   add_ln111_11_fu_4105_p2        | -   |        | add_ln111_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U193      | 4   |        | mul_ln111_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U194      | 4   |        | mul_ln111_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U195      | 4   |        | mul_ln111_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U196      | 4   |        | mul_ln111_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U197      | 4   |        | mul_ln111_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U198      | 4   |        | mul_ln111_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U199      | 4   |        | mul_ln111_15 | mul | auto   | 0       |
|   add_ln111_14_fu_4195_p2        | -   |        | add_ln111_14 | add | fabric | 0       |
|   add_ln111_15_fu_4205_p2        | -   |        | add_ln111_15 | add | fabric | 0       |
|   add_ln111_16_fu_4215_p2        | -   |        | add_ln111_16 | add | fabric | 0       |
|   add_ln111_17_fu_4221_p2        | -   |        | add_ln111_17 | add | fabric | 0       |
|   add_ln111_18_fu_4231_p2        | -   |        | add_ln111_18 | add | fabric | 0       |
|   add_ln111_20_fu_4241_p2        | -   |        | add_ln111_20 | add | fabric | 0       |
|   add_ln111_21_fu_4251_p2        | -   |        | add_ln111_21 | add | fabric | 0       |
|   add_ln111_19_fu_4834_p2        | -   |        | add_ln111_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U200      | 4   |        | mul_ln111_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U201      | 4   |        | mul_ln111_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U202      | 4   |        | mul_ln111_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U203      | 4   |        | mul_ln111_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U204      | 4   |        | mul_ln111_20 | mul | auto   | 0       |
|   add_ln111_22_fu_4297_p2        | -   |        | add_ln111_22 | add | fabric | 0       |
|   add_ln111_23_fu_4307_p2        | -   |        | add_ln111_23 | add | fabric | 0       |
|   add_ln111_24_fu_4317_p2        | -   |        | add_ln111_24 | add | fabric | 0       |
|   add_ln111_26_fu_4873_p2        | -   |        | add_ln111_26 | add | fabric | 0       |
|   add_ln111_43_fu_4883_p2        | -   |        | add_ln111_43 | add | fabric | 0       |
|   add_ln111_27_fu_4888_p2        | -   |        | add_ln111_27 | add | fabric | 0       |
|   add_ln111_41_fu_4902_p2        | -   |        | add_ln111_41 | add | fabric | 0       |
|   add_ln111_25_fu_4907_p2        | -   |        | add_ln111_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U205      | 4   |        | mul_ln111_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U206      | 4   |        | mul_ln111_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U207      | 4   |        | mul_ln111_23 | mul | auto   | 0       |
|   add_ln111_28_fu_4343_p2        | -   |        | add_ln111_28 | add | fabric | 0       |
|   add_ln111_30_fu_4943_p2        | -   |        | add_ln111_30 | add | fabric | 0       |
|   add_ln111_36_fu_4953_p2        | -   |        | add_ln111_36 | add | fabric | 0       |
|   add_ln111_29_fu_5017_p2        | -   |        | add_ln111_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U208      | 4   |        | mul_ln111_24 | mul | auto   | 0       |
|   add_ln111_37_fu_5053_p2        | -   |        | add_ln111_37 | add | fabric | 0       |
|   add_ln111_31_fu_5063_p2        | -   |        | add_ln111_31 | add | fabric | 0       |
|   add_ln96_fu_4353_p2            | -   |        | add_ln96     | add | fabric | 0       |
|   add_ln96_1_fu_4359_p2          | -   |        | add_ln96_1   | add | fabric | 0       |
|   add_ln96_2_fu_4373_p2          | -   |        | add_ln96_2   | add | fabric | 0       |
|   add_ln96_3_fu_4379_p2          | -   |        | add_ln96_3   | add | fabric | 0       |
|   add_ln96_6_fu_4405_p2          | -   |        | add_ln96_6   | add | fabric | 0       |
|   add_ln96_8_fu_4411_p2          | -   |        | add_ln96_8   | add | fabric | 0       |
|   add_ln96_9_fu_4417_p2          | -   |        | add_ln96_9   | add | fabric | 0       |
|   add_ln111_38_fu_5105_p2        | -   |        | add_ln111_38 | add | fabric | 0       |
|   add_ln95_fu_4423_p2            | -   |        | add_ln95     | add | fabric | 0       |
|   add_ln95_1_fu_4429_p2          | -   |        | add_ln95_1   | add | fabric | 0       |
|   add_ln95_2_fu_4443_p2          | -   |        | add_ln95_2   | add | fabric | 0       |
|   add_ln95_3_fu_4449_p2          | -   |        | add_ln95_3   | add | fabric | 0       |
|   add_ln95_6_fu_4475_p2          | -   |        | add_ln95_6   | add | fabric | 0       |
|   add_ln95_8_fu_4481_p2          | -   |        | add_ln95_8   | add | fabric | 0       |
|   add_ln95_9_fu_4487_p2          | -   |        | add_ln95_9   | add | fabric | 0       |
|   add_ln111_39_fu_5153_p2        | -   |        | add_ln111_39 | add | fabric | 0       |
|   add_ln111_34_fu_5240_p2        | -   |        | add_ln111_34 | add | fabric | 0       |
|   out1_w_fu_5268_p2              | -   |        | out1_w       | add | fabric | 0       |
|   add_ln112_fu_5277_p2           | -   |        | add_ln112    | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U247      | 4   |        | mul_ln61_1   | mul | auto   | 0       |
|   add_ln108_fu_2705_p2           | -   |        | add_ln108    | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U233      | 4   |        | mul_ln108_2  | mul | auto   | 0       |
|   add_ln108_1_fu_1700_p2         | -   |        | add_ln108_1  | add | fabric | 0       |
|   add_ln108_4_fu_1706_p2         | -   |        | add_ln108_4  | add | fabric | 0       |
|   add_ln108_10_fu_2763_p2        | -   |        | add_ln108_10 | add | fabric | 0       |
|   add_ln108_14_fu_2789_p2        | -   |        | add_ln108_14 | add | fabric | 0       |
|   add_ln108_17_fu_2815_p2        | -   |        | add_ln108_17 | add | fabric | 0       |
|   add_ln108_19_fu_2821_p2        | -   |        | add_ln108_19 | add | fabric | 0       |
|   out1_w_1_fu_5298_p2            | -   |        | out1_w_1     | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U248      | 4   |        | mul_ln61_2   | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U234      | 4   |        | mul_ln107_3  | mul | auto   | 0       |
|   add_ln107_fu_2833_p2           | -   |        | add_ln107    | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U235      | 4   |        | mul_ln107_4  | mul | auto   | 0       |
|   add_ln107_1_fu_2846_p2         | -   |        | add_ln107_1  | add | fabric | 0       |
|   add_ln107_2_fu_1716_p2         | -   |        | add_ln107_2  | add | fabric | 0       |
|   add_ln107_3_fu_2852_p2         | -   |        | add_ln107_3  | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U236      | 4   |        | mul_ln107_5  | mul | auto   | 0       |
|   add_ln107_4_fu_2864_p2         | -   |        | add_ln107_4  | add | fabric | 0       |
|   add_ln107_8_fu_2894_p2         | -   |        | add_ln107_8  | add | fabric | 0       |
|   add_ln107_12_fu_2920_p2        | -   |        | add_ln107_12 | add | fabric | 0       |
|   add_ln107_15_fu_2946_p2        | -   |        | add_ln107_15 | add | fabric | 0       |
|   add_ln107_17_fu_2952_p2        | -   |        | add_ln107_17 | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U249      | 4   |        | mul_ln61_3   | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U237      | 4   |        | mul_ln106_4  | mul | auto   | 0       |
|   add_ln106_2_fu_2976_p2         | -   |        | add_ln106_2  | add | fabric | 0       |
|   grp_fu_861_p2                  | -   |        | add_ln106_8  | add | fabric | 0       |
|   add_ln106_9_fu_3602_p2         | -   |        | add_ln106_9  | add | fabric | 0       |
|   add_ln106_13_fu_3042_p2        | -   |        | add_ln106_13 | add | fabric | 0       |
|   add_ln106_15_fu_3048_p2        | -   |        | add_ln106_15 | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U250      | 4   |        | mul_ln61_4   | mul | auto   | 0       |
|   add_ln105_fu_3060_p2           | -   |        | add_ln105    | add | fabric | 0       |
|   add_ln105_1_fu_3066_p2         | -   |        | add_ln105_1  | add | fabric | 0       |
|   add_ln105_3_fu_3085_p2         | -   |        | add_ln105_3  | add | fabric | 0       |
|   add_ln105_5_fu_1734_p2         | -   |        | add_ln105_5  | add | fabric | 0       |
|   add_ln105_7_fu_3659_p2         | -   |        | add_ln105_7  | add | fabric | 0       |
|   add_ln105_8_fu_3665_p2         | -   |        | add_ln105_8  | add | fabric | 0       |
|   add_ln105_10_fu_3101_p2        | -   |        | add_ln105_10 | add | fabric | 0       |
|   add_ln105_13_fu_3127_p2        | -   |        | add_ln105_13 | add | fabric | 0       |
|   add_ln105_15_fu_3133_p2        | -   |        | add_ln105_15 | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U251      | 4   |        | mul_ln61_5   | mul | auto   | 0       |
|   add_ln104_fu_3144_p2           | -   |        | add_ln104    | add | fabric | 0       |
|   add_ln104_2_fu_1744_p2         | -   |        | add_ln104_2  | add | fabric | 0       |
|   add_ln104_3_fu_1758_p2         | -   |        | add_ln104_3  | add | fabric | 0       |
|   add_ln104_5_fu_1764_p2         | -   |        | add_ln104_5  | add | fabric | 0       |
|   add_ln104_7_fu_3701_p2         | -   |        | add_ln104_7  | add | fabric | 0       |
|   add_ln104_8_fu_3707_p2         | -   |        | add_ln104_8  | add | fabric | 0       |
|   add_ln104_10_fu_3169_p2        | -   |        | add_ln104_10 | add | fabric | 0       |
|   add_ln104_11_fu_3175_p2        | -   |        | add_ln104_11 | add | fabric | 0       |
|   add_ln104_12_fu_3189_p2        | -   |        | add_ln104_12 | add | fabric | 0       |
|   add_ln104_14_fu_3195_p2        | -   |        | add_ln104_14 | add | fabric | 0       |
|   add_ln103_fu_3743_p2           | -   |        | add_ln103    | add | fabric | 0       |
|   add_ln103_1_fu_3748_p2         | -   |        | add_ln103_1  | add | fabric | 0       |
|   add_ln103_2_fu_3762_p2         | -   |        | add_ln103_2  | add | fabric | 0       |
|   add_ln103_3_fu_3768_p2         | -   |        | add_ln103_3  | add | fabric | 0       |
|   add_ln103_6_fu_3793_p2         | -   |        | add_ln103_6  | add | fabric | 0       |
|   add_ln103_7_fu_3799_p2         | -   |        | add_ln103_7  | add | fabric | 0       |
|   add_ln103_8_fu_3805_p2         | -   |        | add_ln103_8  | add | fabric | 0       |
|   out1_w_7_fu_4662_p2            | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln119_fu_4670_p2           | -   |        | add_ln119    | add | fabric | 0       |
|   add_ln119_7_fu_3829_p2         | -   |        | add_ln119_7  | add | fabric | 0       |
|   add_ln119_12_fu_5308_p2        | -   |        | add_ln119_12 | add | fabric | 0       |
|   out1_w_8_fu_5318_p2            | -   |        | out1_w_8     | add | fabric | 0       |
|   add_ln120_fu_5331_p2           | -   |        | add_ln120    | add | fabric | 0       |
|   add_ln120_1_fu_4727_p2         | -   |        | add_ln120_1  | add | fabric | 0       |
|   out1_w_9_fu_5352_p2            | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln121_fu_4780_p2           | -   |        | add_ln121    | add | fabric | 0       |
|   add_ln121_1_fu_4786_p2         | -   |        | add_ln121_1  | add | fabric | 0       |
|   add_ln122_fu_4792_p2           | -   |        | add_ln122    | add | fabric | 0       |
|   add_ln123_1_fu_5179_p2         | -   |        | add_ln123_1  | add | fabric | 0       |
|   add_ln124_fu_5190_p2           | -   |        | add_ln124    | add | fabric | 0       |
|   add_ln125_fu_5202_p2           | -   |        | add_ln125    | add | fabric | 0       |
|   out1_w_15_fu_5359_p2           | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ    | 0   |        |              |     |        |         |
|    add_ln24_fu_325_p2            | -   |        | add_ln24     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ    | 0   |        |              |     |        |         |
|    add_ln31_fu_325_p2            | -   |        | add_ln31     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_73_5 | 88  |        |              |     |        |         |
|    empty_fu_554_p2               | -   |        | empty        | add | fabric | 0       |
|    sub_ln86_fu_812_p2            | -   |        | sub_ln86     | sub | fabric | 0       |
|    sub_ln86_1_fu_841_p2          | -   |        | sub_ln86_1   | sub | fabric | 0       |
|    sub_ln86_2_fu_891_p2          | -   |        | sub_ln86_2   | sub | fabric | 0       |
|    sub_ln86_3_fu_939_p2          | -   |        | sub_ln86_3   | sub | fabric | 0       |
|    tmp_17_fu_1470_p16            | -   |        | sub_ln83     | sub | fabric | 0       |
|    sub_ln83_1_fu_624_p2          | -   |        | sub_ln83_1   | sub | fabric | 0       |
|    sub_ln83_2_fu_1059_p2         | -   |        | sub_ln83_2   | sub | fabric | 0       |
|    sub_ln83_3_fu_1110_p2         | -   |        | sub_ln83_3   | sub | fabric | 0       |
|    empty_32_fu_1192_p2           | -   |        | empty_32     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U37      | 4   |        | mul_ln86     | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U38      | 4   |        | mul_ln86_1   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U39      | 4   |        | mul_ln86_2   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U40      | 4   |        | mul_ln86_3   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U41      | 4   |        | mul_ln86_4   | mul | auto   | 0       |
|    add_ln86_2_fu_1316_p2         | -   |        | add_ln86_2   | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U42      | 4   |        | mul_ln87     | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U43      | 4   |        | mul_ln87_1   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U44      | 4   |        | mul_ln87_2   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U45      | 4   |        | mul_ln87_3   | mul | auto   | 0       |
|    add_ln87_fu_1609_p2           | -   |        | add_ln87     | add | fabric | 0       |
|    add_ln87_1_fu_1615_p2         | -   |        | add_ln87_1   | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U46      | 4   |        | mul_ln87_4   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U47      | 4   |        | mul_ln87_5   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U48      | 4   |        | mul_ln87_6   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U49      | 4   |        | mul_ln87_7   | mul | auto   | 0       |
|    add_ln87_4_fu_1697_p2         | -   |        | add_ln87_4   | add | fabric | 0       |
|    add_ln87_5_fu_1703_p2         | -   |        | add_ln87_5   | add | fabric | 0       |
|    sub_ln83_4_fu_682_p2          | -   |        | sub_ln83_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U50      | 4   |        | mul_ln87_8   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U51      | 4   |        | mul_ln87_9   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U52      | 4   |        | mul_ln87_10  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U53      | 4   |        | mul_ln87_11  | mul | auto   | 0       |
|    add_ln87_8_fu_1818_p2         | -   |        | add_ln87_8   | add | fabric | 0       |
|    add_ln87_9_fu_1824_p2         | -   |        | add_ln87_9   | add | fabric | 0       |
|    sub_ln83_5_fu_1845_p2         | -   |        | sub_ln83_5   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U54      | 4   |        | mul_ln87_12  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U55      | 4   |        | mul_ln87_13  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U56      | 4   |        | mul_ln87_14  | mul | auto   | 0       |
|    add_ln87_12_fu_1920_p2        | -   |        | add_ln87_12  | add | fabric | 0       |
|    tmp_21_fu_1947_p17            | -   |        | sub_ln83_6   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U57      | 4   |        | mul_ln87_15  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U58      | 4   |        | mul_ln87_16  | mul | auto   | 0       |
|    add_ln73_fu_710_p2            | -   |        | add_ln73     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE     | 0   |        |              |     |        |         |
|    add_ln130_fu_280_p2           | -   |        | add_ln130    | add | fabric | 0       |
+----------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d2.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d2.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d2.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d2.cpp:9 in test, return  |
| array_partition | variable=out1_w type=complete                    | d2.cpp:17 in test, out1_w |
| array_partition | variable=arg1_r type=complete                    | d2.cpp:18 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d2.cpp:19 in test, arg2_r |
| array_partition | variable=arr type=complete                       | d2.cpp:20 in test, arr    |
| pipeline        | II = 1                                           | d2.cpp:44 in test         |
| unroll          |                                                  | d2.cpp:47 in test         |
| pipeline        | II = 1                                           | d2.cpp:55 in test         |
| unroll          |                                                  | d2.cpp:58 in test         |
| pipeline        | II = 1                                           | d2.cpp:75 in test         |
| unroll          |                                                  | d2.cpp:78 in test         |
| pipeline        | II = 1                                           | d2.cpp:82 in test         |
| unroll          |                                                  | d2.cpp:85 in test         |
+-----------------+--------------------------------------------------+---------------------------+


