Release 14.7 par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

DESKTOP-RG1BP8Q::  Wed Jul 12 18:24:58 2017

par -filter "D:/Project_BiXing-Tech/Ha Gong
Da/M_Lcd4Top_K7/M_Lcd4Top-2FFG900/M_Lcd4Top-2_20170712/iseconfig/filter.filter"
-w -intstyle ise -ol high -mt off M_Lcd4Top_map.ncd M_Lcd4Top.ncd M_Lcd4Top.pcf 


Constraints file: M_Lcd4Top.pcf.
Loading device for application Rf_Device from file '7k325t.nph' in environment D:\M_Tool\ISE_14.7\14.7\ISE_DS\ISE\.
   "M_Lcd4Top" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "PRODUCTION 1.10 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 7,809 out of 407,600    1%
    Number used as Flip Flops:               7,806
    Number used as Latches:                      3
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      7,449 out of 203,800    3%
    Number used as logic:                    6,017 out of 203,800    2%
      Number using O6 output only:           4,344
      Number using O5 output only:             374
      Number using O5 and O6:                1,299
      Number used as ROM:                        0
    Number used as Memory:                     985 out of  64,000    1%
      Number used as Dual Port RAM:            572
        Number using O6 output only:            20
        Number using O5 output only:            10
        Number using O5 and O6:                542
      Number used as Single Port RAM:            0
      Number used as Shift Register:           413
        Number using O6 output only:           410
        Number using O5 output only:             0
        Number using O5 and O6:                  3
    Number used exclusively as route-thrus:    447
      Number with same-slice register load:    397
      Number with same-slice carry load:        50
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,451 out of  50,950    6%
  Number of LUT Flip Flop pairs used:        9,973
    Number with an unused Flip Flop:         3,101 out of   9,973   31%
    Number with an unused LUT:               2,524 out of   9,973   25%
    Number of fully used LUT-FF pairs:       4,348 out of   9,973   43%
    Number of slice register sites lost
      to control set restrictions:               0 out of 407,600    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       202 out of     500   40%
    Number of LOCed IOBs:                      146 out of     202   72%
    IOB Flip Flops:                             29
    IOB Master Pads:                            59
    IOB Slave Pads:                             59

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                398 out of     445   89%
    Number using RAMB36E1 only:                398
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0%
  Number of BUFG/BUFGCTRLs:                     15 out of      32   46%
    Number used as BUFGs:                       13
    Number used as BUFGCTRLs:                    2
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:       16 out of     500    3%
    Number used as IDELAYE2s:                   16
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       39 out of     500    7%
    Number used as ILOGICE2s:                   23
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                  16
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:      104 out of     500   20%
    Number used as OLOGICE2s:                    4
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                 100
  Number of PHASER_IN/PHASER_IN_PHYs:            2 out of      40    5%
    Number used as PHASER_INs:                   0
    Number used as PHASER_IN_PHYs:               2
      Number of LOCed PHASER_IN_PHYs:            2 out of       2  100%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          5 out of      40   12%
    Number used as PHASER_OUTs:                  0
    Number used as PHASER_OUT_PHYs:              5
      Number of LOCed PHASER_OUT_PHYs:           5 out of       5  100%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     168    0%
  Number of BUFRs:                               0 out of      40    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     840    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      0 out of      16    0%
  Number of GTXE2_COMMONs:                       0 out of       4    0%
  Number of IBUFDS_GTE2s:                        0 out of       8    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         1 out of      10   10%
  Number of IN_FIFOs:                            2 out of      40    5%
    Number of LOCed IN_FIFOs:                    2 out of       2  100%
  Number of MMCME2_ADVs:                         3 out of      10   30%
    Number of LOCed MMCME2_ADVs:                 1 out of       3   33%
  Number of OUT_FIFOs:                           5 out of      40   12%
    Number of LOCed OUT_FIFOs:                   5 out of       5  100%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         2 out of      10   20%
    Number of LOCed PHASER_REFs:                 2 out of       2  100%
  Number of PHY_CONTROLs:                        2 out of      10   20%
    Number of LOCed PHY_CONTROLs:                2 out of       2  100%
  Number of PLLE2_ADVs:                          1 out of      10   10%
    Number of LOCed PLLE2_ADVs:                  1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               1 out of       1  100%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 30 secs 
WARNING:Par:450 - At least one timing constraint is impossible to meet because component switching limit violations have been detected for a
   constrained component. A timing constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the
   Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and PCF files to evaluate the component switching limit violations in
   more detail. Evaluate the datasheet for alternative configurations for the component that could allow the frequencies requested in the
   constraint. Otherwise, the timing constraint covering this component might need to be modified to satisfy the component switching limits
   specified in the datasheet.

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 14

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_CpSl_Clk_iP = PERIOD TIMEGRP "TNM_CpSl | SETUP       |     3.138ns|     1.862ns|       0|           0
  _Clk_iP" 5 ns HIGH 50%                    | HOLD        |    -3.072ns|            |       1|        3072
                                            | MINPERIOD   |     1.000ns|     4.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP | SETUP       |    13.620ns|     1.380ns|       0|           0
   "TNM_SOURCE_IDLE" TO TIMEGRP         "TN | HOLD        |    -1.119ns|            |      16|       10319
  M_DEST_ISERDES" TS_ISERDES_CLOCK * 6      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout1 | SETUP       |    -0.756ns|     2.702ns|       2|        1087
   = PERIOD TIMEGRP         "U_M_ClkCtrl_0_ | HOLD        |     0.064ns|            |       0|           0
  U_M_CtrlClkPll_0_clkout1" TS_CpSl_Clk_i * | MINPERIOD   |    -0.219ns|     1.409ns|       3|         657
   8.4 HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_cl | SETUP       |     6.036ns|     3.964ns|       0|           0
  k_pll_i = PERIOD TIMEGRP         "U_M_Ddr | HOLD        |    -0.152ns|            |      10|         508
  Ctrl_0_u_ddr3_infrastructure_clk_pll_i"   |             |            |            |        |            
         TS_U_M_DdrCtrl_0_u_ddr3_infrastruc |             |            |            |        |            
  ture_pll_clk3 HIGH 50%                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_CpSl_Dvi0Clk_i = PERIOD TIMEGRP "TNM_C | SETUP       |     1.770ns|     4.290ns|       0|           0
  pSl_Dvi0Clk_i" 165 MHz HIGH 50%           | HOLD        |    -0.014ns|            |       2|          28
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_freq_refclk = PERIOD TIM | MINPERIOD   |     1.428ns|     1.072ns|       0|           0
  EGRP "U_M_DdrCtrl_0_freq_refclk"          | MAXPERIOD   |     0.000ns|            |       0|           0
  TS_CpSl_Clk_iP / 2 PHASE 2.34375 ns HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CpSl_Clk_i = PERIOD TIMEGRP "TNM_CpSl_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  Clk_i" 100 MHz HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout0 = P | MINPERIOD   |     0.376ns|     1.409ns|       0|           0
  ERIOD TIMEGRP         "U_M_ClkCtrl_0_U_M_ |             |            |            |        |            
  ClkPll_0_clkout0" TS_CpSl_Clk_i * 5.6 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_IS | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  ERDES_CLK" 2.5 ns HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_B_ddr_byte_lane_B_oserd |             |            |            |        |            
  es_clk         = PERIOD TIMEGRP         " |             |            |            |        |            
  U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc |             |            |            |        |            
  0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr |             |            |            |        |            
  _mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes |             |            |            |        |            
  _ddr_byte_lane_B_ddr_byte_lane_B_oserdes_ |             |            |            |        |            
  clk"         TS_U_M_DdrCtrl_0_mem_refclk  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_C_ddr_byte_lane_C_oserd |             |            |            |        |            
  es_clk         = PERIOD TIMEGRP         " |             |            |            |        |            
  U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc |             |            |            |        |            
  0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr |             |            |            |        |            
  _mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes |             |            |            |        |            
  _ddr_byte_lane_C_ddr_byte_lane_C_oserdes_ |             |            |            |        |            
  clk"         TS_U_M_DdrCtrl_0_mem_refclk  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_D_ddr_byte_lane_D_oserd |             |            |            |        |            
  es_clk         = PERIOD TIMEGRP         " |             |            |            |        |            
  U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc |             |            |            |        |            
  0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr |             |            |            |        |            
  _mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes |             |            |            |        |            
  _ddr_byte_lane_D_ddr_byte_lane_D_oserdes_ |             |            |            |        |            
  clk"         TS_U_M_DdrCtrl_0_mem_refclk  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_D_ddr_byte_lane_D_oserd |             |            |            |        |            
  es_clk         = PERIOD TIMEGRP         " |             |            |            |        |            
  U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc |             |            |            |        |            
  0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr |             |            |            |        |            
  _mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes |             |            |            |        |            
  _ddr_byte_lane_D_ddr_byte_lane_D_oserdes_ |             |            |            |        |            
  clk"         TS_U_M_DdrCtrl_0_mem_refclk  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_mem_refclk = PERIOD TIME | SETUP       |     1.714ns|     0.786ns|       0|           0
  GRP "U_M_DdrCtrl_0_mem_refclk"         TS | HOLD        |     0.207ns|            |       0|           0
  _CpSl_Clk_iP / 2 HIGH 50%                 | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_C_ddr_byte_lane_C_iserd |             |            |            |        |            
  es_clk         = PERIOD TIMEGRP         " |             |            |            |        |            
  U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc |             |            |            |        |            
  0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr |             |            |            |        |            
  _mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes |             |            |            |        |            
  _ddr_byte_lane_C_ddr_byte_lane_C_iserdes_ |             |            |            |        |            
  clk"         TS_U_M_DdrCtrl_0_freq_refclk |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_C_ddr_byte_lane_C_oserd |             |            |            |        |            
  es_clk         = PERIOD TIMEGRP         " |             |            |            |        |            
  U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc |             |            |            |        |            
  0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr |             |            |            |        |            
  _mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes |             |            |            |        |            
  _ddr_byte_lane_C_ddr_byte_lane_C_oserdes_ |             |            |            |        |            
  clk"         TS_U_M_DdrCtrl_0_mem_refclk  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_D_ddr_byte_lane_D_iserd |             |            |            |        |            
  es_clk         = PERIOD TIMEGRP         " |             |            |            |        |            
  U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc |             |            |            |        |            
  0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr |             |            |            |        |            
  _mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes |             |            |            |        |            
  _ddr_byte_lane_D_ddr_byte_lane_D_iserdes_ |             |            |            |        |            
  clk"         TS_U_M_DdrCtrl_0_freq_refclk |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout0 | SETUP       |     2.697ns|     4.918ns|       0|           0
   = PERIOD TIMEGRP         "U_M_ClkCtrl_0_ | HOLD        |     0.034ns|            |       0|           0
  U_M_CtrlClkPll_0_clkout0" TS_CpSl_Clk_i * |             |            |            |        |            
   1.2 HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     3.957ns|     1.043ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.026ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la | MINPERIOD   |     2.874ns|     2.126ns|       0|           0
  nes_ddr_byte_lane_D_ddr_byte_lane_D_oserd |             |            |            |        |            
  es_clkdiv         = PERIOD TIMEGRP        |             |            |            |        |            
    "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in |             |            |            |        |            
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_D_ddr_byte_lane_D_oserd |             |            |            |        |            
  es_clkdiv"         TS_U_M_DdrCtrl_0_mem_r |             |            |            |        |            
  efclk * 2 HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     3.867ns|     1.133ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.162ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la | MINPERIOD   |     2.874ns|     2.126ns|       0|           0
  nes_ddr_byte_lane_C_ddr_byte_lane_C_oserd |             |            |            |        |            
  es_clkdiv         = PERIOD TIMEGRP        |             |            |            |        |            
    "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in |             |            |            |        |            
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_C_ddr_byte_lane_C_oserd |             |            |            |        |            
  es_clkdiv"         TS_U_M_DdrCtrl_0_mem_r |             |            |            |        |            
  efclk * 2 HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     3.807ns|     1.193ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.480ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la | MINPERIOD   |     2.874ns|     2.126ns|       0|           0
  nes_ddr_byte_lane_D_ddr_byte_lane_D_iserd |             |            |            |        |            
  es_clkdiv         = PERIOD TIMEGRP        |             |            |            |        |            
    "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in |             |            |            |        |            
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_D_ddr_byte_lane_D_iserd |             |            |            |        |            
  es_clkdiv"         TS_U_M_DdrCtrl_0_freq_ |             |            |            |        |            
  refclk * 2 HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     3.284ns|     1.716ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.886ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la | MINPERIOD   |     2.874ns|     2.126ns|       0|           0
  nes_ddr_byte_lane_C_ddr_byte_lane_C_iserd |             |            |            |        |            
  es_clkdiv         = PERIOD TIMEGRP        |             |            |            |        |            
    "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in |             |            |            |        |            
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_C_ddr_byte_lane_C_iserd |             |            |            |        |            
  es_clkdiv"         TS_U_M_DdrCtrl_0_freq_ |             |            |            |        |            
  refclk * 2 HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pl | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  l_clk3 = PERIOD TIMEGRP         "U_M_DdrC |             |            |            |        |            
  trl_0_u_ddr3_infrastructure_pll_clk3" TS_ |             |            |            |        |            
  CpSl_Clk_iP / 0.5         HIGH 50%        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     8.957ns|     1.043ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.026ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la | MINPERIOD   |     7.874ns|     2.126ns|       0|           0
  nes_ddr_byte_lane_D_ddr_byte_lane_D_oserd |             |            |            |        |            
  es_clkdiv         = PERIOD TIMEGRP        |             |            |            |        |            
    "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in |             |            |            |        |            
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_D_ddr_byte_lane_D_oserd |             |            |            |        |            
  es_clkdiv"         TS_U_M_DdrCtrl_0_mem_r |             |            |            |        |            
  efclk * 4 HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     8.867ns|     1.133ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.089ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la | MINPERIOD   |     7.874ns|     2.126ns|       0|           0
  nes_ddr_byte_lane_C_ddr_byte_lane_C_oserd |             |            |            |        |            
  es_clkdiv         = PERIOD TIMEGRP        |             |            |            |        |            
    "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in |             |            |            |        |            
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_C_ddr_byte_lane_C_oserd |             |            |            |        |            
  es_clkdiv"         TS_U_M_DdrCtrl_0_mem_r |             |            |            |        |            
  efclk * 4 HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     8.957ns|     1.043ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.164ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la | MINPERIOD   |     7.874ns|     2.126ns|       0|           0
  nes_ddr_byte_lane_B_ddr_byte_lane_B_oserd |             |            |            |        |            
  es_clkdiv         = PERIOD TIMEGRP        |             |            |            |        |            
    "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in |             |            |            |        |            
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_B_ddr_byte_lane_B_oserd |             |            |            |        |            
  es_clkdiv"         TS_U_M_DdrCtrl_0_mem_r |             |            |            |        |            
  efclk * 4 HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout2 = P | SETUP       |     8.389ns|     4.111ns|       0|           0
  ERIOD TIMEGRP         "U_M_ClkCtrl_0_U_M_ | HOLD        |     0.073ns|            |       0|           0
  ClkPll_0_clkout2" TS_CpSl_Clk_i * 0.8 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout1 = P | MINPERIOD   |    10.661ns|     1.839ns|       0|           0
  ERIOD TIMEGRP         "U_M_ClkCtrl_0_U_M_ |             |            |            |        |            
  ClkPll_0_clkout1" TS_CpSl_Clk_i * 0.8 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXD | MAXDELAY    |    18.607ns|     1.393ns|       0|           0
  ELAY TO TIMEGRP         "TNM_MULTICYCLEPA | HOLD        |     0.602ns|            |       0|           0
  TH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_sync_pulse = PERIOD TIME | MINHIGHPULSE|    31.440ns|     8.560ns|       0|           0
  GRP "U_M_DdrCtrl_0_sync_pulse"         TS |             |            |            |        |            
  _CpSl_Clk_iP / 0.125 PHASE 1.09375 ns HIG |             |            |            |        |            
  H 6.25%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CpSl_Clk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CpSl_Clk_i                  |     10.000ns|      4.000ns|     22.697ns|            0|            5|            0|        39464|
| TS_U_M_ClkCtrl_0_U_M_ClkPll_0_|     12.500ns|      4.111ns|          N/A|            0|            0|        28399|            0|
| clkout2                       |             |             |             |             |             |             |             |
| TS_U_M_ClkCtrl_0_U_M_ClkPll_0_|     12.500ns|      1.839ns|          N/A|            0|            0|            0|            0|
| clkout1                       |             |             |             |             |             |             |             |
| TS_U_M_ClkCtrl_0_U_M_ClkPll_0_|      1.786ns|      1.409ns|          N/A|            0|            0|            0|            0|
| clkout0                       |             |             |             |             |             |             |             |
| TS_U_M_ClkCtrl_0_U_M_CtrlClkPl|      8.333ns|      4.918ns|          N/A|            0|            0|        11063|            0|
| l_0_clkout0                   |             |             |             |             |             |             |             |
| TS_U_M_ClkCtrl_0_U_M_CtrlClkPl|      1.190ns|      2.702ns|          N/A|            5|            0|            2|            0|
| l_0_clkout1                   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_CpSl_Clk_iP
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CpSl_Clk_iP                 |      5.000ns|      4.000ns|      2.144ns|            1|           10|          224|        93312|
| TS_U_M_DdrCtrl_0_freq_refclk  |      2.500ns|      1.072ns|      1.070ns|            0|            0|            0|           64|
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_iserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_iserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_iserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_iserdes_clk    |             |             |             |             |             |             |             |
| TS_U_M_DdrCtrl_0_u_ddr3_infras|     10.000ns|      4.000ns|      3.964ns|            0|           10|            0|        93078|
| tructure_pll_clk3             |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_ddr3_infra|     10.000ns|      3.964ns|          N/A|           10|            0|        93078|            0|
|  structure_clk_pll_i          |             |             |             |             |             |             |             |
| TS_U_M_DdrCtrl_0_sync_pulse   |     40.000ns|      8.560ns|          N/A|            0|            0|            0|            0|
| TS_U_M_DdrCtrl_0_mem_refclk   |      2.500ns|      1.070ns|      1.070ns|            0|            0|            2|          168|
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|     10.000ns|      2.126ns|          N/A|            0|            0|           40|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|     10.000ns|      2.126ns|          N/A|            0|            0|           48|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_B_dd|             |             |             |             |             |             |             |
|  r_byte_lane_B_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|     10.000ns|      2.126ns|          N/A|            0|            0|            8|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_B_dd|             |             |             |             |             |             |             |
|  r_byte_lane_B_oserdes_clkdiv |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ISERDES_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ISERDES_CLOCK               |      2.500ns|      1.070ns|      0.230ns|            0|           16|            0|           32|
| TS_MULTICYCLEPATH             |     15.000ns|      1.380ns|          N/A|           16|            0|           32|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.


Finished initial Timing Analysis.  REAL time: 32 secs 

WARNING:Par:288 - The signal V7_INS_DUMMY_IBUFDSIBUFDIS_ML_IBUFDS_IBUFDISABLE_393_ML_NEW_IBUFDISABLE has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal V7_INS_DUMMY_IBUFDSIBUFDIS_ML_IBUFDS_IBUFDISABLE_391_ML_NEW_IBUFDISABLE has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0_RAMA_D1_DPO has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0_RAMB_D1_DPO has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem7_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_RAMB_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem8_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem7_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem4_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem9_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem10_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem5_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem5_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem3_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem12_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[14].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem6_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem9_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMA_D1_DPO has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[15].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[11].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[13].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem4_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem8_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem2_RAMA_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem2_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMA_D1_DPO has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem12_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem6_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem10_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem2_RAMA_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem2_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem3_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[21].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[23].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[22].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_
   4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r<7> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 119190 unrouted;      REAL time: 39 secs 

Phase  2  : 65828 unrouted;      REAL time: 42 secs 

Phase  3  : 12086 unrouted;      REAL time: 1 mins 11 secs 

Phase  4  : 12763 unrouted; (Setup:3565, Hold:192120, Component Switching Limit:657)     REAL time: 2 mins 40 secs 

Updating file: M_Lcd4Top.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:3565, Hold:171170, Component Switching Limit:657)     REAL time: 3 mins 3 secs 

Phase  6  : 0 unrouted; (Setup:3565, Hold:171170, Component Switching Limit:657)     REAL time: 3 mins 4 secs 

Phase  7  : 0 unrouted; (Setup:3565, Hold:171170, Component Switching Limit:657)     REAL time: 3 mins 4 secs 

Phase  8  : 0 unrouted; (Setup:3565, Hold:171170, Component Switching Limit:657)     REAL time: 3 mins 4 secs 

Phase  9  : 0 unrouted; (Setup:3565, Hold:0, Component Switching Limit:657)     REAL time: 3 mins 11 secs 
Total REAL time to Router completion: 3 mins 11 secs 
Total CPU time to Router completion: 3 mins 13 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       PrSl_DdrClk_s | BUFGCTRL_X0Y0| No   | 1951 |  0.513     |  1.714      |
+---------------------+--------------+------+------+------------+-------------+
|       PrSl_ClkFre_s |BUFGCTRL_X0Y20| No   |  599 |  0.577     |  1.780      |
+---------------------+--------------+------+------+------------+-------------+
|PrSl_If_Dvi0Clk_s_BU |              |      |      |            |             |
|                  FG |BUFGCTRL_X0Y23| No   |  487 |  0.629     |  1.817      |
+---------------------+--------------+------+------+------------+-------------+
|       PrSl_ClkLcd_s |BUFGCTRL_X0Y26| No   |  497 |  0.769     |  1.992      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/clk_re |              |      |      |            |             |
|                   f | BUFGCTRL_X0Y2| No   |   19 |  0.090     |  1.303      |
+---------------------+--------------+------+------+------------+-------------+
| PrSv_ChipCtrl0_s<0> | BUFGCTRL_X0Y4| No   |  921 |  0.651     |  1.849      |
+---------------------+--------------+------+------+------------+-------------+
|       PrSl_ClkFmc_s |BUFGCTRL_X0Y17| No   |   56 |  0.540     |  1.992      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_ClkCtrl_0/U_M_Ct |              |      |      |            |             |
|   rlClkPll_0/clkin1 | BUFGCTRL_X0Y9| No   |    1 |  0.000     |  1.411      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_ClkCtrl_0/U_M_Cl |              |      |      |            |             |
| kPll_0/clkfbout_buf |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.569      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_ClkCtrl_0/U_M_Cl |              |      |      |            |             |
|       kPll_0/clkin1 | BUFGCTRL_X0Y8| No   |    1 |  0.000     |  1.571      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_ClkCtrl_0/U_M_Ct |              |      |      |            |             |
|rlClkPll_0/clkfbout_ |              |      |      |            |             |
|                 buf |BUFGCTRL_X0Y19| No   |    1 |  0.000     |  1.409      |
+---------------------+--------------+------+------+------------+-------------+
|PrSv_ChipCtrl3_s<13> |              |      |      |            |             |
|                     |         Local|      |    5 |  0.000     |  0.424      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_Icon_0/U0/iUPDAT |              |      |      |            |             |
|               E_OUT |         Local|      |    1 |  0.000     |  1.011      |
+---------------------+--------------+------+------+------------+-------------+
|PrSv_ChipCtrl1_s<13> |              |      |      |            |             |
|                     |         Local|      |    5 |  0.000     |  0.481      |
+---------------------+--------------+------+------+------------+-------------+
|PrSv_ChipCtrl0_s<13> |              |      |      |            |             |
|                     |         Local|      |    5 |  0.000     |  0.640      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_ddr3 |              |      |      |            |             |
|_clk_ibuf/sys_clk_ib |              |      |      |            |             |
|                 ufg |         Local|      |    2 |  0.000     |  1.098      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_memc |              |      |      |            |             |
|_ui_top_std/mem_intf |              |      |      |            |             |
|c0/ddr_phy_top0/u_dd |              |      |      |            |             |
|r_mc_phy_wrapper/u_d |              |      |      |            |             |
|dr_mc_phy/ddr_phy_4l |              |      |      |            |             |
|anes_0.u_ddr_phy_4la |              |      |      |            |             |
|nes/ddr_byte_lane_C. |              |      |      |            |             |
|ddr_byte_lane_C/oser |              |      |      |            |             |
|     des_clk_delayed |         Local|      |    1 |  0.000     |  0.337      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_memc |              |      |      |            |             |
|_ui_top_std/mem_intf |              |      |      |            |             |
|c0/ddr_phy_top0/u_dd |              |      |      |            |             |
|r_mc_phy_wrapper/u_d |              |      |      |            |             |
|dr_mc_phy/ddr_phy_4l |              |      |      |            |             |
|anes_0.u_ddr_phy_4la |              |      |      |            |             |
|nes/ddr_byte_lane_D. |              |      |      |            |             |
|ddr_byte_lane_D/oser |              |      |      |            |             |
|     des_clk_delayed |         Local|      |    1 |  0.000     |  0.351      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_memc |              |      |      |            |             |
|_ui_top_std/mem_intf |              |      |      |            |             |
|c0/ddr_phy_top0/u_dd |              |      |      |            |             |
|r_mc_phy_wrapper/u_d |              |      |      |            |             |
|dr_mc_phy/ddr_phy_4l |              |      |      |            |             |
|anes_1.u_ddr_phy_4la |              |      |      |            |             |
|nes/ddr_byte_lane_D. |              |      |      |            |             |
|ddr_byte_lane_D/oser |              |      |      |            |             |
|             des_clk |         Local|      |   11 |  0.004     |  0.343      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_memc |              |      |      |            |             |
|_ui_top_std/mem_intf |              |      |      |            |             |
|c0/ddr_phy_top0/u_dd |              |      |      |            |             |
|r_mc_phy_wrapper/u_d |              |      |      |            |             |
|dr_mc_phy/ddr_phy_4l |              |      |      |            |             |
|anes_0.u_ddr_phy_4la |              |      |      |            |             |
|nes/ddr_byte_lane_C. |              |      |      |            |             |
|ddr_byte_lane_C/oser |              |      |      |            |             |
|             des_clk |         Local|      |   18 |  0.005     |  0.329      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_memc |              |      |      |            |             |
|_ui_top_std/mem_intf |              |      |      |            |             |
|c0/ddr_phy_top0/u_dd |              |      |      |            |             |
|r_mc_phy_wrapper/u_d |              |      |      |            |             |
|dr_mc_phy/ddr_phy_4l |              |      |      |            |             |
|anes_0.u_ddr_phy_4la |              |      |      |            |             |
|nes/ddr_byte_lane_C. |              |      |      |            |             |
|ddr_byte_lane_C/oser |              |      |      |            |             |
|          des_clkdiv |         Local|      |   11 |  0.338     |  0.338      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_memc |              |      |      |            |             |
|_ui_top_std/mem_intf |              |      |      |            |             |
|c0/ddr_phy_top0/u_dd |              |      |      |            |             |
|r_mc_phy_wrapper/u_d |              |      |      |            |             |
|dr_mc_phy/ddr_phy_4l |              |      |      |            |             |
|anes_1.u_ddr_phy_4la |              |      |      |            |             |
|nes/ddr_byte_lane_D. |              |      |      |            |             |
|ddr_byte_lane_D/oser |              |      |      |            |             |
|          des_clkdiv |         Local|      |   11 |  0.352     |  0.352      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/freq_r |              |      |      |            |             |
|               efclk |         Local|      |    9 |  0.273     |  1.225      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/mem_re |              |      |      |            |             |
|                fclk |         Local|      |    9 |  0.236     |  1.204      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_memc |              |      |      |            |             |
|_ui_top_std/mem_intf |              |      |      |            |             |
|c0/ddr_phy_top0/u_dd |              |      |      |            |             |
|r_mc_phy_wrapper/u_d |              |      |      |            |             |
|dr_mc_phy/ddr_phy_4l |              |      |      |            |             |
|anes_0.u_ddr_phy_4la |              |      |      |            |             |
|nes/ddr_byte_lane_D. |              |      |      |            |             |
|ddr_byte_lane_D/oser |              |      |      |            |             |
|             des_clk |         Local|      |   18 |  0.005     |  0.343      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_memc |              |      |      |            |             |
|_ui_top_std/mem_intf |              |      |      |            |             |
|c0/ddr_phy_top0/u_dd |              |      |      |            |             |
|r_mc_phy_wrapper/u_d |              |      |      |            |             |
|dr_mc_phy/ddr_phy_4l |              |      |      |            |             |
|anes_0.u_ddr_phy_4la |              |      |      |            |             |
|nes/ddr_byte_lane_D. |              |      |      |            |             |
|ddr_byte_lane_D/oser |              |      |      |            |             |
|          des_clkdiv |         Local|      |   11 |  0.352     |  0.352      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_memc |              |      |      |            |             |
|_ui_top_std/mem_intf |              |      |      |            |             |
|c0/ddr_phy_top0/u_dd |              |      |      |            |             |
|r_mc_phy_wrapper/u_d |              |      |      |            |             |
|dr_mc_phy/ddr_phy_4l |              |      |      |            |             |
|anes_0.u_ddr_phy_4la |              |      |      |            |             |
|nes/ddr_byte_lane_C. |              |      |      |            |             |
|ddr_byte_lane_C/iser |              |      |      |            |             |
|             des_clk |         Local|      |   16 |  0.005     |  0.345      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_memc |              |      |      |            |             |
|_ui_top_std/mem_intf |              |      |      |            |             |
|c0/ddr_phy_top0/u_dd |              |      |      |            |             |
|r_mc_phy_wrapper/u_d |              |      |      |            |             |
|dr_mc_phy/ddr_phy_4l |              |      |      |            |             |
|anes_0.u_ddr_phy_4la |              |      |      |            |             |
|nes/ddr_byte_lane_C. |              |      |      |            |             |
|ddr_byte_lane_C/iser |              |      |      |            |             |
|          des_clkdiv |         Local|      |    9 |  0.342     |  0.342      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_memc |              |      |      |            |             |
|_ui_top_std/mem_intf |              |      |      |            |             |
|c0/ddr_phy_top0/u_dd |              |      |      |            |             |
|r_mc_phy_wrapper/u_d |              |      |      |            |             |
|dr_mc_phy/ddr_phy_4l |              |      |      |            |             |
|anes_0.u_ddr_phy_4la |              |      |      |            |             |
|nes/ddr_byte_lane_D. |              |      |      |            |             |
|ddr_byte_lane_D/iser |              |      |      |            |             |
|             des_clk |         Local|      |   16 |  0.005     |  0.360      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_memc |              |      |      |            |             |
|_ui_top_std/mem_intf |              |      |      |            |             |
|c0/ddr_phy_top0/u_dd |              |      |      |            |             |
|r_mc_phy_wrapper/u_d |              |      |      |            |             |
|dr_mc_phy/ddr_phy_4l |              |      |      |            |             |
|anes_0.u_ddr_phy_4la |              |      |      |            |             |
|nes/ddr_byte_lane_D. |              |      |      |            |             |
|ddr_byte_lane_D/iser |              |      |      |            |             |
|          des_clkdiv |         Local|      |    9 |  0.355     |  0.355      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_memc |              |      |      |            |             |
|_ui_top_std/mem_intf |              |      |      |            |             |
|c0/ddr_phy_top0/u_dd |              |      |      |            |             |
|r_mc_phy_wrapper/u_d |              |      |      |            |             |
|dr_mc_phy/ddr_phy_4l |              |      |      |            |             |
|anes_1.u_ddr_phy_4la |              |      |      |            |             |
|nes/ddr_byte_lane_B. |              |      |      |            |             |
|ddr_byte_lane_B/oser |              |      |      |            |             |
|          des_clkdiv |         Local|      |    3 |  0.330     |  0.330      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_ddr3 |              |      |      |            |             |
|_infrastructure/pll_ |              |      |      |            |             |
|            clkfbout |         Local|      |    1 |  0.000     |  0.012      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_ddr3 |              |      |      |            |             |
|_infrastructure/pll_ |              |      |      |            |             |
|                clk3 |         Local|      |    1 |  0.000     |  0.838      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_memc |              |      |      |            |             |
|_ui_top_std/mem_intf |              |      |      |            |             |
|c0/ddr_phy_top0/u_dd |              |      |      |            |             |
|r_mc_phy_wrapper/u_d |              |      |      |            |             |
|dr_mc_phy/ddr_phy_4l |              |      |      |            |             |
|anes_1.u_ddr_phy_4la |              |      |      |            |             |
|nes/ddr_byte_lane_C. |              |      |      |            |             |
|ddr_byte_lane_C/oser |              |      |      |            |             |
|             des_clk |         Local|      |   12 |  0.005     |  0.329      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_memc |              |      |      |            |             |
|_ui_top_std/mem_intf |              |      |      |            |             |
|c0/ddr_phy_top0/u_dd |              |      |      |            |             |
|r_mc_phy_wrapper/u_d |              |      |      |            |             |
|dr_mc_phy/ddr_phy_4l |              |      |      |            |             |
|anes_1.u_ddr_phy_4la |              |      |      |            |             |
|nes/ddr_byte_lane_C. |              |      |      |            |             |
|ddr_byte_lane_C/oser |              |      |      |            |             |
|          des_clkdiv |         Local|      |   13 |  0.338     |  0.338      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_DdrCtrl_0/u_memc |              |      |      |            |             |
|_ui_top_std/mem_intf |              |      |      |            |             |
|c0/ddr_phy_top0/u_dd |              |      |      |            |             |
|r_mc_phy_wrapper/u_d |              |      |      |            |             |
|dr_mc_phy/ddr_phy_4l |              |      |      |            |             |
|anes_1.u_ddr_phy_4la |              |      |      |            |             |
|nes/ddr_byte_lane_B. |              |      |      |            |             |
|ddr_byte_lane_B/oser |              |      |      |            |             |
|             des_clk |         Local|      |    2 |  0.002     |  0.328      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 4222 (Setup: 3565, Hold: 0, Component Switching Limit: 657)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 14

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout1 | SETUP       |    -1.986ns|     5.162ns|       2|        3565
   = PERIOD TIMEGRP         "U_M_ClkCtrl_0_ | HOLD        |     0.450ns|            |       0|           0
  U_M_CtrlClkPll_0_clkout1" TS_CpSl_Clk_i * | MINPERIOD   |    -0.219ns|     1.409ns|       3|         657
   8.4 HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_freq_refclk = PERIOD TIM | MINPERIOD   |     1.428ns|     1.072ns|       0|           0
  EGRP "U_M_DdrCtrl_0_freq_refclk"          | MAXPERIOD   |     0.000ns|            |       0|           0
  TS_CpSl_Clk_iP / 2 PHASE 2.34375 ns HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CpSl_Dvi0Clk_i = PERIOD TIMEGRP "TNM_C | SETUP       |     0.032ns|     6.028ns|       0|           0
  pSl_Dvi0Clk_i" 165 MHz HIGH 50%           | HOLD        |     0.017ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_CpSl_Clk_i = PERIOD TIMEGRP "TNM_CpSl_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  Clk_i" 100 MHz HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CpSl_Clk_iP = PERIOD TIMEGRP "TNM_CpSl | SETUP       |     3.064ns|     1.936ns|       0|           0
  _Clk_iP" 5 ns HIGH 50%                    | HOLD        |     0.104ns|            |       0|           0
                                            | MINPERIOD   |     1.000ns|     4.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout0 | SETUP       |     0.299ns|     8.034ns|       0|           0
   = PERIOD TIMEGRP         "U_M_ClkCtrl_0_ | HOLD        |     0.014ns|            |       0|           0
  U_M_CtrlClkPll_0_clkout0" TS_CpSl_Clk_i * |             |            |            |        |            
   1.2 HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout0 = P | MINPERIOD   |     0.376ns|     1.409ns|       0|           0
  ERIOD TIMEGRP         "U_M_ClkCtrl_0_U_M_ |             |            |            |        |            
  ClkPll_0_clkout0" TS_CpSl_Clk_i * 5.6 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_mem_refclk = PERIOD TIME | SETUP       |     1.409ns|     1.091ns|       0|           0
  GRP "U_M_DdrCtrl_0_mem_refclk"         TS | HOLD        |     0.320ns|            |       0|           0
  _CpSl_Clk_iP / 2 HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_D_ddr_byte_lane_D_oserd |             |            |            |        |            
  es_clk         = PERIOD TIMEGRP         " |             |            |            |        |            
  U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc |             |            |            |        |            
  0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr |             |            |            |        |            
  _mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes |             |            |            |        |            
  _ddr_byte_lane_D_ddr_byte_lane_D_oserdes_ |             |            |            |        |            
  clk"         TS_U_M_DdrCtrl_0_mem_refclk  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_D_ddr_byte_lane_D_oserd |             |            |            |        |            
  es_clk         = PERIOD TIMEGRP         " |             |            |            |        |            
  U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc |             |            |            |        |            
  0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr |             |            |            |        |            
  _mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes |             |            |            |        |            
  _ddr_byte_lane_D_ddr_byte_lane_D_oserdes_ |             |            |            |        |            
  clk"         TS_U_M_DdrCtrl_0_mem_refclk  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_C_ddr_byte_lane_C_oserd |             |            |            |        |            
  es_clk         = PERIOD TIMEGRP         " |             |            |            |        |            
  U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc |             |            |            |        |            
  0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr |             |            |            |        |            
  _mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes |             |            |            |        |            
  _ddr_byte_lane_C_ddr_byte_lane_C_oserdes_ |             |            |            |        |            
  clk"         TS_U_M_DdrCtrl_0_mem_refclk  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_B_ddr_byte_lane_B_oserd |             |            |            |        |            
  es_clk         = PERIOD TIMEGRP         " |             |            |            |        |            
  U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc |             |            |            |        |            
  0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr |             |            |            |        |            
  _mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes |             |            |            |        |            
  _ddr_byte_lane_B_ddr_byte_lane_B_oserdes_ |             |            |            |        |            
  clk"         TS_U_M_DdrCtrl_0_mem_refclk  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_IS | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  ERDES_CLK" 2.5 ns HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_C_ddr_byte_lane_C_oserd |             |            |            |        |            
  es_clk         = PERIOD TIMEGRP         " |             |            |            |        |            
  U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc |             |            |            |        |            
  0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr |             |            |            |        |            
  _mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes |             |            |            |        |            
  _ddr_byte_lane_C_ddr_byte_lane_C_oserdes_ |             |            |            |        |            
  clk"         TS_U_M_DdrCtrl_0_mem_refclk  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_C_ddr_byte_lane_C_iserd |             |            |            |        |            
  es_clk         = PERIOD TIMEGRP         " |             |            |            |        |            
  U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc |             |            |            |        |            
  0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr |             |            |            |        |            
  _mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes |             |            |            |        |            
  _ddr_byte_lane_C_ddr_byte_lane_C_iserdes_ |             |            |            |        |            
  clk"         TS_U_M_DdrCtrl_0_freq_refclk |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_D_ddr_byte_lane_D_iserd |             |            |            |        |            
  es_clk         = PERIOD TIMEGRP         " |             |            |            |        |            
  U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc |             |            |            |        |            
  0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr |             |            |            |        |            
  _mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes |             |            |            |        |            
  _ddr_byte_lane_D_ddr_byte_lane_D_iserdes_ |             |            |            |        |            
  clk"         TS_U_M_DdrCtrl_0_freq_refclk |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_cl | SETUP       |     2.750ns|     7.250ns|       0|           0
  k_pll_i = PERIOD TIMEGRP         "U_M_Ddr | HOLD        |     0.001ns|            |       0|           0
  Ctrl_0_u_ddr3_infrastructure_clk_pll_i"   |             |            |            |        |            
         TS_U_M_DdrCtrl_0_u_ddr3_infrastruc |             |            |            |        |            
  ture_pll_clk3 HIGH 50%                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     4.019ns|     0.981ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.058ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la | MINPERIOD   |     2.874ns|     2.126ns|       0|           0
  nes_ddr_byte_lane_D_ddr_byte_lane_D_oserd |             |            |            |        |            
  es_clkdiv         = PERIOD TIMEGRP        |             |            |            |        |            
    "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in |             |            |            |        |            
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_D_ddr_byte_lane_D_oserd |             |            |            |        |            
  es_clkdiv"         TS_U_M_DdrCtrl_0_mem_r |             |            |            |        |            
  efclk * 2 HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     4.006ns|     0.994ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.066ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la | MINPERIOD   |     2.874ns|     2.126ns|       0|           0
  nes_ddr_byte_lane_C_ddr_byte_lane_C_oserd |             |            |            |        |            
  es_clkdiv         = PERIOD TIMEGRP        |             |            |            |        |            
    "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in |             |            |            |        |            
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_C_ddr_byte_lane_C_oserd |             |            |            |        |            
  es_clkdiv"         TS_U_M_DdrCtrl_0_mem_r |             |            |            |        |            
  efclk * 2 HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     3.480ns|     1.520ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.521ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la | MINPERIOD   |     2.874ns|     2.126ns|       0|           0
  nes_ddr_byte_lane_D_ddr_byte_lane_D_iserd |             |            |            |        |            
  es_clkdiv         = PERIOD TIMEGRP        |             |            |            |        |            
    "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in |             |            |            |        |            
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_D_ddr_byte_lane_D_iserd |             |            |            |        |            
  es_clkdiv"         TS_U_M_DdrCtrl_0_freq_ |             |            |            |        |            
  refclk * 2 HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     3.493ns|     1.507ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.515ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la | MINPERIOD   |     2.874ns|     2.126ns|       0|           0
  nes_ddr_byte_lane_C_ddr_byte_lane_C_iserd |             |            |            |        |            
  es_clkdiv         = PERIOD TIMEGRP        |             |            |            |        |            
    "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in |             |            |            |        |            
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_C_ddr_byte_lane_C_iserd |             |            |            |        |            
  es_clkdiv"         TS_U_M_DdrCtrl_0_freq_ |             |            |            |        |            
  refclk * 2 HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout2 = P | SETUP       |     4.697ns|     7.803ns|       0|           0
  ERIOD TIMEGRP         "U_M_ClkCtrl_0_U_M_ | HOLD        |     0.006ns|            |       0|           0
  ClkPll_0_clkout2" TS_CpSl_Clk_i * 0.8 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pl | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  l_clk3 = PERIOD TIMEGRP         "U_M_DdrC |             |            |            |        |            
  trl_0_u_ddr3_infrastructure_pll_clk3" TS_ |             |            |            |        |            
  CpSl_Clk_iP / 0.5         HIGH 50%        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     9.019ns|     0.981ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.058ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la | MINPERIOD   |     7.874ns|     2.126ns|       0|           0
  nes_ddr_byte_lane_D_ddr_byte_lane_D_oserd |             |            |            |        |            
  es_clkdiv         = PERIOD TIMEGRP        |             |            |            |        |            
    "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in |             |            |            |        |            
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_D_ddr_byte_lane_D_oserd |             |            |            |        |            
  es_clkdiv"         TS_U_M_DdrCtrl_0_mem_r |             |            |            |        |            
  efclk * 4 HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     9.002ns|     0.998ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.066ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la | MINPERIOD   |     7.874ns|     2.126ns|       0|           0
  nes_ddr_byte_lane_C_ddr_byte_lane_C_oserd |             |            |            |        |            
  es_clkdiv         = PERIOD TIMEGRP        |             |            |            |        |            
    "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in |             |            |            |        |            
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_C_ddr_byte_lane_C_oserd |             |            |            |        |            
  es_clkdiv"         TS_U_M_DdrCtrl_0_mem_r |             |            |            |        |            
  efclk * 4 HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     9.001ns|     0.999ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.075ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la | MINPERIOD   |     7.874ns|     2.126ns|       0|           0
  nes_ddr_byte_lane_B_ddr_byte_lane_B_oserd |             |            |            |        |            
  es_clkdiv         = PERIOD TIMEGRP        |             |            |            |        |            
    "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in |             |            |            |        |            
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_B_ddr_byte_lane_B_oserd |             |            |            |        |            
  es_clkdiv"         TS_U_M_DdrCtrl_0_mem_r |             |            |            |        |            
  efclk * 4 HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP | SETUP       |    10.636ns|     4.364ns|       0|           0
   "TNM_SOURCE_IDLE" TO TIMEGRP         "TN | HOLD        |     0.446ns|            |       0|           0
  M_DEST_ISERDES" TS_ISERDES_CLOCK * 6      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout1 = P | MINPERIOD   |    10.661ns|     1.839ns|       0|           0
  ERIOD TIMEGRP         "U_M_ClkCtrl_0_U_M_ |             |            |            |        |            
  ClkPll_0_clkout1" TS_CpSl_Clk_i * 0.8 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXD | MAXDELAY    |    17.646ns|     2.354ns|       0|           0
  ELAY TO TIMEGRP         "TNM_MULTICYCLEPA | HOLD        |     0.340ns|            |       0|           0
  TH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_sync_pulse = PERIOD TIME | MINHIGHPULSE|    31.440ns|     8.560ns|       0|           0
  GRP "U_M_DdrCtrl_0_sync_pulse"         TS |             |            |            |        |            
  _CpSl_Clk_iP / 0.125 PHASE 1.09375 ns HIG |             |            |            |        |            
  H 6.25%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CpSl_Clk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CpSl_Clk_i                  |     10.000ns|      4.000ns|     43.361ns|            0|            5|            0|        39464|
| TS_U_M_ClkCtrl_0_U_M_ClkPll_0_|     12.500ns|      7.803ns|          N/A|            0|            0|        28399|            0|
| clkout2                       |             |             |             |             |             |             |             |
| TS_U_M_ClkCtrl_0_U_M_ClkPll_0_|     12.500ns|      1.839ns|          N/A|            0|            0|            0|            0|
| clkout1                       |             |             |             |             |             |             |             |
| TS_U_M_ClkCtrl_0_U_M_ClkPll_0_|      1.786ns|      1.409ns|          N/A|            0|            0|            0|            0|
| clkout0                       |             |             |             |             |             |             |             |
| TS_U_M_ClkCtrl_0_U_M_CtrlClkPl|      8.333ns|      8.034ns|          N/A|            0|            0|        11063|            0|
| l_0_clkout0                   |             |             |             |             |             |             |             |
| TS_U_M_ClkCtrl_0_U_M_CtrlClkPl|      1.190ns|      5.162ns|          N/A|            5|            0|            2|            0|
| l_0_clkout1                   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_CpSl_Clk_iP
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CpSl_Clk_iP                 |      5.000ns|      4.000ns|      3.625ns|            0|            0|          224|        93312|
| TS_U_M_DdrCtrl_0_freq_refclk  |      2.500ns|      1.072ns|      1.070ns|            0|            0|            0|           64|
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_iserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_iserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_iserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_iserdes_clk    |             |             |             |             |             |             |             |
| TS_U_M_DdrCtrl_0_u_ddr3_infras|     10.000ns|      4.000ns|      7.250ns|            0|            0|            0|        93078|
| tructure_pll_clk3             |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_ddr3_infra|     10.000ns|      7.250ns|          N/A|            0|            0|        93078|            0|
|  structure_clk_pll_i          |             |             |             |             |             |             |             |
| TS_U_M_DdrCtrl_0_sync_pulse   |     40.000ns|      8.560ns|          N/A|            0|            0|            0|            0|
| TS_U_M_DdrCtrl_0_mem_refclk   |      2.500ns|      1.091ns|      1.070ns|            0|            0|            2|          168|
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|     10.000ns|      2.126ns|          N/A|            0|            0|           40|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|     10.000ns|      2.126ns|          N/A|            0|            0|           48|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_B_dd|             |             |             |             |             |             |             |
|  r_byte_lane_B_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|     10.000ns|      2.126ns|          N/A|            0|            0|            8|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_B_dd|             |             |             |             |             |             |             |
|  r_byte_lane_B_oserdes_clkdiv |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ISERDES_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ISERDES_CLOCK               |      2.500ns|      1.070ns|      0.727ns|            0|            0|            0|           32|
| TS_MULTICYCLEPATH             |     15.000ns|      4.364ns|          N/A|            0|            0|           32|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 151 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 18 secs 
Total CPU time to PAR completion: 3 mins 19 secs 

Peak Memory Usage:  1428 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 8 errors found.

Number of error messages: 0
Number of warning messages: 155
Number of info messages: 1

Writing design to file M_Lcd4Top.ncd



PAR done!
