Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\ak82770\Documents\ele748\labo1\system.qsys --block-symbol-file --output-directory=C:\Users\ak82770\Documents\ele748\labo1\system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading labo1/system.qsys
Progress: Reading input file
Progress: Adding buttons [altera_avalon_pio 15.1]
Progress: Parameterizing module buttons
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 15.1]
Progress: Parameterizing module leds
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sseg_1_4 [altera_avalon_pio 15.1]
Progress: Parameterizing module sseg_1_4
Progress: Adding sseg_5_6 [altera_avalon_pio 15.1]
Progress: Parameterizing module sseg_5_6
Progress: Adding switches [altera_avalon_pio 15.1]
Progress: Parameterizing module switches
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Adding timer_0 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\ak82770\Documents\ele748\labo1\system.qsys --synthesis=VHDL --output-directory=C:\Users\ak82770\Documents\ele748\labo1\system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading labo1/system.qsys
Progress: Reading input file
Progress: Adding buttons [altera_avalon_pio 15.1]
Progress: Parameterizing module buttons
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 15.1]
Progress: Parameterizing module leds
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sseg_1_4 [altera_avalon_pio 15.1]
Progress: Parameterizing module sseg_1_4
Progress: Adding sseg_5_6 [altera_avalon_pio 15.1]
Progress: Parameterizing module sseg_5_6
Progress: Adding switches [altera_avalon_pio 15.1]
Progress: Parameterizing module switches
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Adding timer_0 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system.sysid: Time stamp will be automatically updated when this component is generated.
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: buttons: Starting RTL generation for module 'system_buttons'
Info: buttons:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_buttons --dir=C:/TEMP/alt7312_958530672807281190.dir/0001_buttons_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/TEMP/alt7312_958530672807281190.dir/0001_buttons_gen//system_buttons_component_configuration.pl  --do_build_sim=0  ]
Info: buttons: Done RTL generation for module 'system_buttons'
Info: buttons: "system" instantiated altera_avalon_pio "buttons"
Info: cpu: "system" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/TEMP/alt7312_958530672807281190.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/TEMP/alt7312_958530672807281190.dir/0002_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0: "system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: leds: Starting RTL generation for module 'system_leds'
Info: leds:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_leds --dir=C:/TEMP/alt7312_958530672807281190.dir/0003_leds_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/TEMP/alt7312_958530672807281190.dir/0003_leds_gen//system_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'system_leds'
Info: leds: "system" instantiated altera_avalon_pio "leds"
Info: onchip_mem: Starting RTL generation for module 'system_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_mem --dir=C:/TEMP/alt7312_958530672807281190.dir/0004_onchip_mem_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/TEMP/alt7312_958530672807281190.dir/0004_onchip_mem_gen//system_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'system_onchip_mem'
Info: onchip_mem: "system" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: sseg_1_4: Starting RTL generation for module 'system_sseg_1_4'
Info: sseg_1_4:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_sseg_1_4 --dir=C:/TEMP/alt7312_958530672807281190.dir/0005_sseg_1_4_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/TEMP/alt7312_958530672807281190.dir/0005_sseg_1_4_gen//system_sseg_1_4_component_configuration.pl  --do_build_sim=0  ]
Info: sseg_1_4: Done RTL generation for module 'system_sseg_1_4'
Info: sseg_1_4: "system" instantiated altera_avalon_pio "sseg_1_4"
Info: switches: Starting RTL generation for module 'system_switches'
Info: switches:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_switches --dir=C:/TEMP/alt7312_958530672807281190.dir/0006_switches_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/TEMP/alt7312_958530672807281190.dir/0006_switches_gen//system_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'system_switches'
Info: switches: "system" instantiated altera_avalon_pio "switches"
Info: sysid: "system" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer_0: Starting RTL generation for module 'system_timer_0'
Info: timer_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_timer_0 --dir=C:/TEMP/alt7312_958530672807281190.dir/0008_timer_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/TEMP/alt7312_958530672807281190.dir/0008_timer_0_gen//system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'system_timer_0'
Info: timer_0: "system" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'system_cpu_cpu'
Info: cpu:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_cpu_cpu --dir=C:/TEMP/alt7312_958530672807281190.dir/0011_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/TEMP/alt7312_958530672807281190.dir/0011_cpu_gen//system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.05.26 19:11:57 (*) Starting Nios II generation
Info: cpu: # 2017.05.26 19:11:57 (*)   Checking for plaintext license.
Info: cpu: # 2017.05.26 19:12:00 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/
Info: cpu: # 2017.05.26 19:12:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.05.26 19:12:10 (*)   Plaintext license not found.
Info: cpu: # 2017.05.26 19:12:10 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.05.26 19:12:10 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.05.26 19:12:10 (*)   Creating all objects for CPU
Info: cpu: # 2017.05.26 19:12:11 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.05.26 19:12:11 (*)   Creating plain-text RTL
Info: cpu: # 2017.05.26 19:12:13 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: sysid_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_control_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: sysid_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_control_slave_agent"
Info: sysid_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/ak82770/Documents/ele748/labo1/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/ak82770/Documents/ele748/labo1/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/ak82770/Documents/ele748/labo1/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: onchip_mem_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "onchip_mem_s1_cmd_width_adapter"
Info: Reusing file C:/Users/ak82770/Documents/ele748/labo1/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: system: Done "system" with 38 modules, 52 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
