Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Fri May 30 21:23:24 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/adpcm_main_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 3.737ns (57.337%)  route 2.781ns (42.663%))
  Logic Levels:           22  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1412_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.395     5.707    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y71         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     5.796 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_23/O
                         net (fo=4, routed)           0.164     5.960    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_23_n_20
    SLICE_X74Y70         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163     6.123 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_5/O
                         net (fo=1, routed)           0.243     6.366    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_5_n_20
    SLICE_X73Y70         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105     6.471 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.497    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151_reg[15]_i_1_n_20
    SLICE_X73Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.553 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.025     6.578    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_fu_1088_p2[16]
    SLICE_X73Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decode_fu_397/ap_clk
    SLICE_X73Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[16]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X73Y71         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[16]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 3.759ns (57.701%)  route 2.756ns (42.299%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1412_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.395     5.707    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y71         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     5.796 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_23/O
                         net (fo=4, routed)           0.164     5.960    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_23_n_20
    SLICE_X74Y70         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163     6.123 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_5/O
                         net (fo=1, routed)           0.243     6.366    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_5_n_20
    SLICE_X73Y70         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[7])
                                                      0.183     6.549 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.575    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_fu_1088_p2[15]
    SLICE_X73Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decode_fu_397/ap_clk
    SLICE_X73Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[15]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X73Y70         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[15]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 3.756ns (57.690%)  route 2.755ns (42.310%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1412_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.395     5.707    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y71         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     5.796 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_23/O
                         net (fo=4, routed)           0.164     5.960    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_23_n_20
    SLICE_X74Y70         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163     6.123 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_5/O
                         net (fo=1, routed)           0.243     6.366    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_5_n_20
    SLICE_X73Y70         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.180     6.546 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.025     6.571    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_fu_1088_p2[13]
    SLICE_X73Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decode_fu_397/ap_clk
    SLICE_X73Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[13]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X73Y70         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[13]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.571    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 3.744ns (57.603%)  route 2.756ns (42.397%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1412_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.395     5.707    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y71         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     5.796 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_23/O
                         net (fo=4, routed)           0.164     5.960    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_23_n_20
    SLICE_X74Y70         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163     6.123 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_5/O
                         net (fo=1, routed)           0.243     6.366    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_5_n_20
    SLICE_X73Y70         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[6])
                                                      0.168     6.534 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.026     6.560    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_fu_1088_p2[14]
    SLICE_X73Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decode_fu_397/ap_clk
    SLICE_X73Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[14]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X73Y70         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[14]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 3.728ns (57.405%)  route 2.766ns (42.595%))
  Logic Levels:           22  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1412_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.463     5.774    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     5.871 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_23/O
                         net (fo=4, routed)           0.052     5.923    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_23_n_20
    SLICE_X73Y73         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.141     6.064 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_5/O
                         net (fo=1, routed)           0.273     6.337    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_5_n_20
    SLICE_X72Y73         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110     6.447 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.473    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182_reg[15]_i_1_n_20
    SLICE_X72Y74         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.529 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.025     6.554    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_fu_1534_p2[16]
    SLICE_X72Y74         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_decode_fu_397/ap_clk
    SLICE_X72Y74         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[16]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y74         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[16]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 3.750ns (57.770%)  route 2.741ns (42.230%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1412_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.463     5.774    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     5.871 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_23/O
                         net (fo=4, routed)           0.052     5.923    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_23_n_20
    SLICE_X73Y73         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.141     6.064 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_5/O
                         net (fo=1, routed)           0.273     6.337    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_5_n_20
    SLICE_X72Y73         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[7])
                                                      0.188     6.525 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.551    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_fu_1534_p2[15]
    SLICE_X72Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_decode_fu_397/ap_clk
    SLICE_X72Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[15]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y73         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[15]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 3.748ns (57.766%)  route 2.740ns (42.234%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1412_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.463     5.774    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     5.871 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_23/O
                         net (fo=4, routed)           0.052     5.923    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_23_n_20
    SLICE_X73Y73         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.141     6.064 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_5/O
                         net (fo=1, routed)           0.273     6.337    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_5_n_20
    SLICE_X72Y73         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[5])
                                                      0.186     6.523 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.025     6.548    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_fu_1534_p2[13]
    SLICE_X72Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_decode_fu_397/ap_clk
    SLICE_X72Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[13]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y73         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[13]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 3.736ns (57.679%)  route 2.741ns (42.321%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1412_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.463     5.774    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     5.871 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_23/O
                         net (fo=4, routed)           0.052     5.923    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_23_n_20
    SLICE_X73Y73         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.141     6.064 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_5/O
                         net (fo=1, routed)           0.273     6.337    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_5_n_20
    SLICE_X72Y73         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[6])
                                                      0.174     6.511 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.026     6.537    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_fu_1534_p2[14]
    SLICE_X72Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_decode_fu_397/ap_clk
    SLICE_X72Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[14]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y73         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[14]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 3.721ns (57.461%)  route 2.755ns (42.539%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1412_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.395     5.707    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y71         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     5.796 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_23/O
                         net (fo=4, routed)           0.164     5.960    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_23_n_20
    SLICE_X74Y70         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163     6.123 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_5/O
                         net (fo=1, routed)           0.243     6.366    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_5_n_20
    SLICE_X73Y70         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.145     6.511 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.025     6.536    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_fu_1088_p2[12]
    SLICE_X73Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decode_fu_397/ap_clk
    SLICE_X73Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[12]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X73Y70         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[12]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 3.712ns (57.530%)  route 2.740ns (42.470%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1412_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.463     5.774    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     5.871 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_23/O
                         net (fo=4, routed)           0.052     5.923    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_23_n_20
    SLICE_X73Y73         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.141     6.064 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_5/O
                         net (fo=1, routed)           0.273     6.337    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182[15]_i_5_n_20
    SLICE_X72Y73         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[4])
                                                      0.150     6.487 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_8_reg_2182_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.025     6.512    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_fu_1534_p2[12]
    SLICE_X72Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_decode_fu_397/ap_clk
    SLICE_X72Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[12]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y73         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_8_reg_2182_reg[12]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                  1.498    




