Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 12 08:21:52 2024
| Host         : lap180903 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3001)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1366)
5. checking no_input_delay (6)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3001)
---------------------------
 There are 65 register/latch pins with no clock driven by root clock pin: CD0/count_reg[1]/Q (HIGH)

 There are 301 register/latch pins with no clock driven by root clock pin: CD2/count_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: music/btSpeedGen/PWM_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/ball_size_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/ball_size_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/ball_size_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/ball_size_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/ball_size_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/ball_size_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_0_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_1_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_2_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_3_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_4_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_5_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_6_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_7_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_8_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_9_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1366)
---------------------------------------------------
 There are 1366 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.215        0.000                      0                  244        0.079        0.000                      0                  244        4.500        0.000                       0                   205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.215        0.000                      0                  244        0.079        0.000                      0                  244        4.500        0.000                       0                   205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 3.213ns (55.091%)  route 2.619ns (44.909%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.627     5.148    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.668    music/btSpeedGen/count_reg[15]
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.124     6.792 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.792    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.456    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.613 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.616     9.229    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y49          LUT2 (Prop_lut2_I0_O)        0.329     9.558 r  music/btSpeedGen/count[4]_i_5/O
                         net (fo=1, routed)           0.000     9.558    music/btSpeedGen/count[4]_i_5_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.071 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.072    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.540 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.540    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.657 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.657    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.980 r  music/btSpeedGen/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.980    music/btSpeedGen/count_reg[28]_i_1_n_6
    SLICE_X2Y55          FDCE                                         r  music/btSpeedGen/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.509    14.850    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  music/btSpeedGen/count_reg[29]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y55          FDCE (Setup_fdce_C_D)        0.109    15.196    music/btSpeedGen/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 3.205ns (55.029%)  route 2.619ns (44.971%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.627     5.148    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.668    music/btSpeedGen/count_reg[15]
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.124     6.792 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.792    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.456    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.613 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.616     9.229    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y49          LUT2 (Prop_lut2_I0_O)        0.329     9.558 r  music/btSpeedGen/count[4]_i_5/O
                         net (fo=1, routed)           0.000     9.558    music/btSpeedGen/count[4]_i_5_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.071 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.072    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.540 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.540    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.657 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.657    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.972 r  music/btSpeedGen/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.972    music/btSpeedGen/count_reg[28]_i_1_n_4
    SLICE_X2Y55          FDCE                                         r  music/btSpeedGen/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.509    14.850    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  music/btSpeedGen/count_reg[31]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y55          FDCE (Setup_fdce_C_D)        0.109    15.196    music/btSpeedGen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 3.129ns (54.435%)  route 2.619ns (45.565%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.627     5.148    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.668    music/btSpeedGen/count_reg[15]
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.124     6.792 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.792    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.456    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.613 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.616     9.229    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y49          LUT2 (Prop_lut2_I0_O)        0.329     9.558 r  music/btSpeedGen/count[4]_i_5/O
                         net (fo=1, routed)           0.000     9.558    music/btSpeedGen/count[4]_i_5_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.071 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.072    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.540 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.540    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.657 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.657    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.896 r  music/btSpeedGen/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.896    music/btSpeedGen/count_reg[28]_i_1_n_5
    SLICE_X2Y55          FDCE                                         r  music/btSpeedGen/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.509    14.850    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  music/btSpeedGen/count_reg[30]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y55          FDCE (Setup_fdce_C_D)        0.109    15.196    music/btSpeedGen/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 3.109ns (54.276%)  route 2.619ns (45.724%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.627     5.148    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.668    music/btSpeedGen/count_reg[15]
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.124     6.792 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.792    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.456    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.613 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.616     9.229    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y49          LUT2 (Prop_lut2_I0_O)        0.329     9.558 r  music/btSpeedGen/count[4]_i_5/O
                         net (fo=1, routed)           0.000     9.558    music/btSpeedGen/count[4]_i_5_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.071 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.072    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.540 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.540    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.657 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.657    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.876 r  music/btSpeedGen/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.876    music/btSpeedGen/count_reg[28]_i_1_n_7
    SLICE_X2Y55          FDCE                                         r  music/btSpeedGen/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.509    14.850    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  music/btSpeedGen/count_reg[28]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y55          FDCE (Setup_fdce_C_D)        0.109    15.196    music/btSpeedGen/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 3.096ns (54.172%)  route 2.619ns (45.828%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.627     5.148    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.668    music/btSpeedGen/count_reg[15]
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.124     6.792 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.792    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.456    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.613 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.616     9.229    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y49          LUT2 (Prop_lut2_I0_O)        0.329     9.558 r  music/btSpeedGen/count[4]_i_5/O
                         net (fo=1, routed)           0.000     9.558    music/btSpeedGen/count[4]_i_5_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.071 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.072    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.540 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.540    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.863 r  music/btSpeedGen/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.863    music/btSpeedGen/count_reg[24]_i_1_n_6
    SLICE_X2Y54          FDCE                                         r  music/btSpeedGen/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.509    14.850    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  music/btSpeedGen/count_reg[25]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y54          FDCE (Setup_fdce_C_D)        0.109    15.196    music/btSpeedGen/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 3.088ns (54.108%)  route 2.619ns (45.893%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.627     5.148    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.668    music/btSpeedGen/count_reg[15]
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.124     6.792 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.792    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.456    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.613 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.616     9.229    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y49          LUT2 (Prop_lut2_I0_O)        0.329     9.558 r  music/btSpeedGen/count[4]_i_5/O
                         net (fo=1, routed)           0.000     9.558    music/btSpeedGen/count[4]_i_5_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.071 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.072    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.540 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.540    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.855 r  music/btSpeedGen/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.855    music/btSpeedGen/count_reg[24]_i_1_n_4
    SLICE_X2Y54          FDCE                                         r  music/btSpeedGen/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.509    14.850    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  music/btSpeedGen/count_reg[27]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y54          FDCE (Setup_fdce_C_D)        0.109    15.196    music/btSpeedGen/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 3.012ns (53.488%)  route 2.619ns (46.512%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.627     5.148    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.668    music/btSpeedGen/count_reg[15]
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.124     6.792 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.792    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.456    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.613 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.616     9.229    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y49          LUT2 (Prop_lut2_I0_O)        0.329     9.558 r  music/btSpeedGen/count[4]_i_5/O
                         net (fo=1, routed)           0.000     9.558    music/btSpeedGen/count[4]_i_5_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.071 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.072    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.540 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.540    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.779 r  music/btSpeedGen/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.779    music/btSpeedGen/count_reg[24]_i_1_n_5
    SLICE_X2Y54          FDCE                                         r  music/btSpeedGen/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.509    14.850    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  music/btSpeedGen/count_reg[26]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y54          FDCE (Setup_fdce_C_D)        0.109    15.196    music/btSpeedGen/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 2.992ns (53.322%)  route 2.619ns (46.678%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.627     5.148    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.668    music/btSpeedGen/count_reg[15]
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.124     6.792 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.792    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.456    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.613 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.616     9.229    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y49          LUT2 (Prop_lut2_I0_O)        0.329     9.558 r  music/btSpeedGen/count[4]_i_5/O
                         net (fo=1, routed)           0.000     9.558    music/btSpeedGen/count[4]_i_5_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.071 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.072    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.540 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.540    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.759 r  music/btSpeedGen/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.759    music/btSpeedGen/count_reg[24]_i_1_n_7
    SLICE_X2Y54          FDCE                                         r  music/btSpeedGen/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.509    14.850    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  music/btSpeedGen/count_reg[24]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y54          FDCE (Setup_fdce_C_D)        0.109    15.196    music/btSpeedGen/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 2.979ns (53.214%)  route 2.619ns (46.786%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.627     5.148    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.668    music/btSpeedGen/count_reg[15]
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.124     6.792 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.792    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.456    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.613 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.616     9.229    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y49          LUT2 (Prop_lut2_I0_O)        0.329     9.558 r  music/btSpeedGen/count[4]_i_5/O
                         net (fo=1, routed)           0.000     9.558    music/btSpeedGen/count[4]_i_5_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.071 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.072    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.746 r  music/btSpeedGen/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.746    music/btSpeedGen/count_reg[20]_i_1_n_6
    SLICE_X2Y53          FDCE                                         r  music/btSpeedGen/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.509    14.850    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  music/btSpeedGen/count_reg[21]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y53          FDCE (Setup_fdce_C_D)        0.109    15.196    music/btSpeedGen/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 2.971ns (53.147%)  route 2.619ns (46.853%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.627     5.148    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.668    music/btSpeedGen/count_reg[15]
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.124     6.792 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.792    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.342 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.456    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.613 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.616     9.229    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y49          LUT2 (Prop_lut2_I0_O)        0.329     9.558 r  music/btSpeedGen/count[4]_i_5/O
                         net (fo=1, routed)           0.000     9.558    music/btSpeedGen/count[4]_i_5_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.071 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.072    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.738 r  music/btSpeedGen/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.738    music/btSpeedGen/count_reg[20]_i_1_n_4
    SLICE_X2Y53          FDCE                                         r  music/btSpeedGen/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.509    14.850    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  music/btSpeedGen/count_reg[23]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y53          FDCE (Setup_fdce_C_D)        0.109    15.196    music/btSpeedGen/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  4.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 key_de/been_break_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.247%)  route 0.224ns (51.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.559     1.442    key_de/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  key_de/been_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  key_de/been_break_reg/Q
                         net (fo=2, routed)           0.224     1.830    key_de/been_break
    SLICE_X36Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.875 r  key_de/key[8]_i_1/O
                         net (fo=1, routed)           0.000     1.875    key_de/next_key0_in[8]
    SLICE_X36Y36         FDCE                                         r  key_de/key_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.827     1.954    key_de/clk_IBUF_BUFG
    SLICE_X36Y36         FDCE                                         r  key_de/key_reg[8]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y36         FDCE (Hold_fdce_C_D)         0.091     1.796    key_de/key_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 key_de/been_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/op/signal_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.875%)  route 0.243ns (62.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.558     1.441    key_de/clk_IBUF_BUFG
    SLICE_X34Y36         FDCE                                         r  key_de/been_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.148     1.589 r  key_de/been_ready_reg/Q
                         net (fo=3, routed)           0.243     1.832    key_de/op/been_ready
    SLICE_X39Y36         FDRE                                         r  key_de/op/signal_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.827     1.954    key_de/op/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  key_de/op/signal_delay_reg/C
                         clock pessimism             -0.249     1.705    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.017     1.722    key_de/op/signal_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 music/btSpeedGen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.371ns (69.589%)  route 0.162ns (30.411%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.596     1.479    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  music/btSpeedGen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     1.643 r  music/btSpeedGen/count_reg[7]/Q
                         net (fo=3, routed)           0.161     1.805    music/btSpeedGen/count_reg[7]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.850 r  music/btSpeedGen/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.850    music/btSpeedGen/count[4]_i_2_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.959 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.012 r  music/btSpeedGen/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.012    music/btSpeedGen/count_reg[8]_i_1_n_7
    SLICE_X2Y50          FDCE                                         r  music/btSpeedGen/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.864     1.992    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y50          FDCE                                         r  music/btSpeedGen/count_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134     1.882    music/btSpeedGen/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 music/btSpeedGen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.384ns (70.313%)  route 0.162ns (29.687%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.596     1.479    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  music/btSpeedGen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     1.643 r  music/btSpeedGen/count_reg[7]/Q
                         net (fo=3, routed)           0.161     1.805    music/btSpeedGen/count_reg[7]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.850 r  music/btSpeedGen/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.850    music/btSpeedGen/count[4]_i_2_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.959 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.025 r  music/btSpeedGen/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.025    music/btSpeedGen/count_reg[8]_i_1_n_5
    SLICE_X2Y50          FDCE                                         r  music/btSpeedGen/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.864     1.992    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y50          FDCE                                         r  music/btSpeedGen/count_reg[10]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134     1.882    music/btSpeedGen/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.555     1.438    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y30         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           0.077     1.656    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[6]
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.701 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.701    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1_n_0
    SLICE_X33Y30         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.822     1.949    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y30         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X33Y30         FDCE (Hold_fdce_C_D)         0.091     1.542    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 music/btSpeedGen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.407ns (71.513%)  route 0.162ns (28.487%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.596     1.479    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  music/btSpeedGen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     1.643 r  music/btSpeedGen/count_reg[7]/Q
                         net (fo=3, routed)           0.161     1.805    music/btSpeedGen/count_reg[7]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.850 r  music/btSpeedGen/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.850    music/btSpeedGen/count[4]_i_2_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.959 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.048 r  music/btSpeedGen/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.048    music/btSpeedGen/count_reg[8]_i_1_n_6
    SLICE_X2Y50          FDCE                                         r  music/btSpeedGen/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.864     1.992    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y50          FDCE                                         r  music/btSpeedGen/count_reg[9]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134     1.882    music/btSpeedGen/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 music/btSpeedGen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.409ns (71.612%)  route 0.162ns (28.388%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.596     1.479    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  music/btSpeedGen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     1.643 r  music/btSpeedGen/count_reg[7]/Q
                         net (fo=3, routed)           0.161     1.805    music/btSpeedGen/count_reg[7]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.850 r  music/btSpeedGen/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.850    music/btSpeedGen/count[4]_i_2_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.959 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.050 r  music/btSpeedGen/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.050    music/btSpeedGen/count_reg[8]_i_1_n_4
    SLICE_X2Y50          FDCE                                         r  music/btSpeedGen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.864     1.992    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y50          FDCE                                         r  music/btSpeedGen/count_reg[11]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134     1.882    music/btSpeedGen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 music/btSpeedGen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.411ns (71.711%)  route 0.162ns (28.289%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.596     1.479    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  music/btSpeedGen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     1.643 r  music/btSpeedGen/count_reg[7]/Q
                         net (fo=3, routed)           0.161     1.805    music/btSpeedGen/count_reg[7]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.850 r  music/btSpeedGen/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.850    music/btSpeedGen/count[4]_i_2_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.959 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.999 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.052 r  music/btSpeedGen/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.052    music/btSpeedGen/count_reg[12]_i_1_n_7
    SLICE_X2Y51          FDCE                                         r  music/btSpeedGen/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.864     1.992    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  music/btSpeedGen/count_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y51          FDCE (Hold_fdce_C_D)         0.134     1.882    music/btSpeedGen/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 key_de/been_extend_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.208ns (38.010%)  route 0.339ns (61.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.559     1.442    key_de/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  key_de/been_extend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  key_de/been_extend_reg/Q
                         net (fo=2, routed)           0.339     1.945    key_de/been_extend
    SLICE_X36Y36         LUT2 (Prop_lut2_I1_O)        0.044     1.989 r  key_de/key[9]_i_2/O
                         net (fo=1, routed)           0.000     1.989    key_de/next_key0_in[9]
    SLICE_X36Y36         FDCE                                         r  key_de/key_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.827     1.954    key_de/clk_IBUF_BUFG
    SLICE_X36Y36         FDCE                                         r  key_de/key_reg[9]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y36         FDCE (Hold_fdce_C_D)         0.107     1.812    key_de/key_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 music/btSpeedGen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.424ns (72.339%)  route 0.162ns (27.661%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.596     1.479    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  music/btSpeedGen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     1.643 r  music/btSpeedGen/count_reg[7]/Q
                         net (fo=3, routed)           0.161     1.805    music/btSpeedGen/count_reg[7]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.850 r  music/btSpeedGen/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.850    music/btSpeedGen/count[4]_i_2_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.959 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.999 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.065 r  music/btSpeedGen/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.065    music/btSpeedGen/count_reg[12]_i_1_n_5
    SLICE_X2Y51          FDCE                                         r  music/btSpeedGen/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.864     1.992    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  music/btSpeedGen/count_reg[14]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y51          FDCE (Hold_fdce_C_D)         0.134     1.882    music/btSpeedGen/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y54    music/btSpeedGen/PWM_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48    music/btSpeedGen/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y50    music/btSpeedGen/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y50    music/btSpeedGen/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y51    music/btSpeedGen/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y51    music/btSpeedGen/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y51    music/btSpeedGen/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y51    music/btSpeedGen/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y52    music/btSpeedGen/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85    music/toneGen/PWM_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CD0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CD0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   CD2/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   CD2/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   CD2/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   CD2/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CD2/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CD2/count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85    music/toneGen/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y54    music/btSpeedGen/PWM_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48    music/btSpeedGen/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48    music/btSpeedGen/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53    music/btSpeedGen/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53    music/btSpeedGen/count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53    music/btSpeedGen/count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53    music/btSpeedGen/count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    music/btSpeedGen/count_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    music/btSpeedGen/count_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    music/btSpeedGen/count_reg[26]/C



