
# This project

The aim of this repository is to generate
a complete Open Source software toolchain
for the compilation of Verilog to bitstreams for Spartan-6 FPGAs.

# Chapters

* [[FPGA compile flow]]
* [[Hardware]]

# Links
* Details about Spartan-6 bitstreams: https://vjordan.info/log/fpga/bitstream-analysis-code.html#id7
