
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.41+8 (git sha1 1a54e8d47, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)

-- Executing script file `run.ys' --

1. Executing Verilog-2005 frontend: ../../../partitions/adder.carry.sv
Parsing SystemVerilog input from `../../../partitions/adder.carry.sv' to AST representation.
Generating RTLIL representation for module `\miter'.
Generating RTLIL representation for module `\miter_cmp_prop'.
Generating RTLIL representation for module `\miter_def_prop'.
Generating RTLIL representation for module `\gold.adder.carry'.
Generating RTLIL representation for module `\gate.adder.carry'.
Successfully finished Verilog frontend.

2. Executing RTLIL frontend.
Input filename: ../../../partitions/adder.carry.il
Replacing existing blackbox module \gate.adder.carry.
Replacing existing blackbox module \gold.adder.carry.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \miter
Used module:     \miter_cmp_prop
Used module:     \gate.adder.carry
Used module:     \gold.adder.carry
Parameter 1 (\WIDTH) = 1
Parameter 2 (\TYPE) = 48'011000010111001101110011011001010111001001110100

3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\miter_cmp_prop'.
Parameter 1 (\WIDTH) = 1
Parameter 2 (\TYPE) = 48'011000010111001101110011011001010111001001110100
Generating RTLIL representation for module `$paramod$7c68cd0f50b67350b96c971f2e7bf39c83376225\miter_cmp_prop'.

3.3. Analyzing design hierarchy..
Top module:  \miter
Used module:     $paramod$7c68cd0f50b67350b96c971f2e7bf39c83376225\miter_cmp_prop
Used module:     \gate.adder.carry
Used module:     \gold.adder.carry

3.4. Analyzing design hierarchy..
Top module:  \miter
Used module:     $paramod$7c68cd0f50b67350b96c971f2e7bf39c83376225\miter_cmp_prop
Used module:     \gate.adder.carry
Used module:     \gold.adder.carry
Removing unused module `\miter_def_prop'.
Removing unused module `\miter_cmp_prop'.
Removed 2 unused modules.
Module $paramod$7c68cd0f50b67350b96c971f2e7bf39c83376225\miter_cmp_prop directly or indirectly contains formal properties -> setting "keep" attribute.
Module miter directly or indirectly contains formal properties -> setting "keep" attribute.
Mapping positional arguments of cell miter.__po_carry__assert ($paramod$7c68cd0f50b67350b96c971f2e7bf39c83376225\miter_cmp_prop).

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 3 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$7c68cd0f50b67350b96c971f2e7bf39c83376225\miter_cmp_prop.$proc$../../../partitions/adder.carry.sv:62$28'.
Creating decoders for process `$paramod$7c68cd0f50b67350b96c971f2e7bf39c83376225\miter_cmp_prop.$proc$../../../partitions/adder.carry.sv:56$23'.

4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$7c68cd0f50b67350b96c971f2e7bf39c83376225\miter_cmp_prop.\okay' from process `$paramod$7c68cd0f50b67350b96c971f2e7bf39c83376225\miter_cmp_prop.$proc$../../../partitions/adder.carry.sv:56$23'.
No latch inferred for signal `$paramod$7c68cd0f50b67350b96c971f2e7bf39c83376225\miter_cmp_prop.\i' from process `$paramod$7c68cd0f50b67350b96c971f2e7bf39c83376225\miter_cmp_prop.$proc$../../../partitions/adder.carry.sv:56$23'.

4.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$7c68cd0f50b67350b96c971f2e7bf39c83376225\miter_cmp_prop.$proc$../../../partitions/adder.carry.sv:62$28'.
Removing empty process `$paramod$7c68cd0f50b67350b96c971f2e7bf39c83376225\miter_cmp_prop.$proc$../../../partitions/adder.carry.sv:56$23'.
Cleaned up 0 empty switches.

4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module gate.adder.carry.
Optimizing module $paramod$7c68cd0f50b67350b96c971f2e7bf39c83376225\miter_cmp_prop.
<suppressed ~1 debug messages>
Optimizing module gold.adder.carry.
Optimizing module miter.

5. Executing ASYNC2SYNC pass.

6. Executing FORMALFF pass.

7. Executing SETUNDEF pass (replace undef values with defined constants).

8. Executing FLATTEN pass (flatten design).
Deleting now unused module gate.adder.carry.
Deleting now unused module $paramod$7c68cd0f50b67350b96c971f2e7bf39c83376225\miter_cmp_prop.
Deleting now unused module gold.adder.carry.
<suppressed ~3 debug messages>

9. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

10. Executing OPT_EXPR pass (perform const folding).
Optimizing module miter.
<suppressed ~1 debug messages>

11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \miter..
Removed 1 unused cells and 7 unused wires.
<suppressed ~2 debug messages>

12. Executing SAT pass (solving SAT problems in the circuit).

Setting up time step 1:
Final constraint equation: { } = { }
Import def constraint for this timestep: \__pi_a
Import def constraint for this timestep: \__pi_b
Imported 9 cells to SAT database.
Import proof for assert: \__po_carry__assert.okay when 1'1.

** Trying induction with length 1 **

Setting up time step 1:
Final constraint equation: { } = { }
Import def constraint for this timestep: \__pi_a
Import def constraint for this timestep: \__pi_b
Imported 9 cells to SAT database.
No constraints for initial state found.

Import proof for assert: \__po_carry__assert.okay when 1'1.
Import show expression: \__pi_a
Import show expression: \__pi_b
Import show expression: \__po_carry__assert.i
Import show expression: \__po_carry__assert.in_gate
Import show expression: \__po_carry__assert.in_gold
Import show expression: \__po_carry__assert.okay
Import show expression: \__po_carry__gate
Import show expression: \__po_carry__gold
Import show expression: \gate.__pi_a
Import show expression: \gate.__pi_b
Import show expression: \gate.__po_carry
Import show expression: \gate.a
Import show expression: \gate.b
Import show expression: \gate.carry
Import show expression: \gold.__pi_a
Import show expression: \gold.__pi_b
Import show expression: \gold.__po_carry
Import show expression: \gold.a
Import show expression: \gold.b
Import show expression: \gold.carry

[base case 1] Solving problem with 95 variables and 242 clauses..
Base case for induction length 1 proven.

Setting up time step 2:
Final constraint equation: { } = { }
Import def constraint for this timestep: \__pi_a
Import def constraint for this timestep: \__pi_b
Imported 9 cells to SAT database.
Import proof for assert: \__po_carry__assert.okay when 1'1.
Import show expression: \__pi_a
Import show expression: \__pi_b
Import show expression: \__po_carry__assert.i
Import show expression: \__po_carry__assert.in_gate
Import show expression: \__po_carry__assert.in_gold
Import show expression: \__po_carry__assert.okay
Import show expression: \__po_carry__gate
Import show expression: \__po_carry__gold
Import show expression: \gate.__pi_a
Import show expression: \gate.__pi_b
Import show expression: \gate.__po_carry
Import show expression: \gate.a
Import show expression: \gate.b
Import show expression: \gate.carry
Import show expression: \gold.__pi_a
Import show expression: \gold.__pi_b
Import show expression: \gold.__po_carry
Import show expression: \gold.a
Import show expression: \gold.b
Import show expression: \gold.carry

[induction step 1] Solving problem with 188 variables and 484 clauses..
Induction step proven: SUCCESS!

                  /$$$$$$      /$$$$$$$$     /$$$$$$$    
                 /$$__  $$    | $$_____/    | $$__  $$   
                | $$  \ $$    | $$          | $$  \ $$   
                | $$  | $$    | $$$$$       | $$  | $$   
                | $$  | $$    | $$__/       | $$  | $$   
                | $$/$$ $$    | $$          | $$  | $$   
                |  $$$$$$/ /$$| $$$$$$$$ /$$| $$$$$$$//$$
                 \____ $$$|__/|________/|__/|_______/|__/
                       \__/                              

End of script. Logfile hash: 24c7251b6c, CPU: user 0.01s system 0.00s, MEM: 11.88 MB peak
Yosys 0.41+8 (git sha1 1a54e8d47, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)
Time spent: 28% 1x sat (0 sec), 21% 2x opt_expr (0 sec), ...
