###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Wed May  4 16:32:57 2022
#  Design:            NextZ80
#  Command:           opt_design -pre_cts
###############################################################
Path 1: MET (0.718 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.682
            Slack:=          0.718
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.305   0.169    0.616  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.172   0.065    0.681  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.781  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.898  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.524    1.421  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.795   0.095    1.516  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91169/Q                                      -      B->Q  R     NA2X1           4  0.171   0.164    1.680  
  n_1754                                        -      -     -     (net)           4      -       -        -  
  g90950/Q                                      -      A->Q  F     NO2X1           1  0.207   0.051    1.731  
  CPU_REGS_regs_hi_n_32                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g7/Q       -      A->Q  F     OR2X1           1  0.084   0.151    1.882  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    1.882  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 2: MET (0.721 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.679
            Slack:=          0.721
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.305   0.169    0.616  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.172   0.065    0.681  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.781  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.897  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.524    1.421  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.795   0.095    1.516  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91169/Q                                      -      B->Q  R     NA2X1           4  0.171   0.164    1.680  
  n_1754                                        -      -     -     (net)           4      -       -        -  
  g90953/Q                                      -      A->Q  F     NO2X1           1  0.207   0.052    1.731  
  CPU_REGS_regs_hi_n_34                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g7/Q       -      A->Q  F     OR2X1           1  0.086   0.148    1.879  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    1.879  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 3: MET (0.725 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.674
            Slack:=          0.725
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.305   0.169    0.616  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.172   0.065    0.681  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.781  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.897  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.524    1.421  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.795   0.095    1.516  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91169/Q                                      -      B->Q  R     NA2X1           4  0.171   0.164    1.680  
  n_1754                                        -      -     -     (net)           4      -       -        -  
  g90951/Q                                      -      A->Q  F     NO2X1           1  0.207   0.046    1.726  
  CPU_REGS_regs_hi_n_16                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g7/Q       -      A->Q  F     OR2X1           1  0.060   0.148    1.875  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D  -      D     F     DLLQX1          1  0.062   0.000    1.875  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 4: MET (0.726 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.674
            Slack:=          0.726
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.305   0.169    0.616  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.172   0.065    0.681  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.781  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.898  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.524    1.421  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.795   0.095    1.516  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91169/Q                                      -      B->Q  R     NA2X1           4  0.171   0.164    1.679  
  n_1754                                        -      -     -     (net)           4      -       -        -  
  g90952/Q                                      -      A->Q  F     NO2X1           1  0.207   0.046    1.726  
  CPU_REGS_regs_hi_n_18                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g7/Q       -      A->Q  F     OR2X1           1  0.082   0.148    1.874  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    1.874  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 5: MET (0.732 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.668
            Slack:=          0.732
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.305   0.169    0.616  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.172   0.065    0.681  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.781  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.897  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.524    1.421  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.795   0.095    1.516  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91171/Q                                      -      B->Q  R     NA2X1           4  0.171   0.154    1.670  
  n_1752                                        -      -     -     (net)           4      -       -        -  
  g90948/Q                                      -      A->Q  F     NO2X1           1  0.190   0.047    1.717  
  CPU_REGS_regs_hi_n_14                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g7/Q       -      A->Q  F     OR2X1           1  0.083   0.151    1.868  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    1.868  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 6: MET (0.734 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.666
            Slack:=          0.734
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.305   0.169    0.616  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.172   0.065    0.681  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.781  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.897  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.524    1.421  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.795   0.095    1.516  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91171/Q                                      -      B->Q  R     NA2X1           4  0.171   0.154    1.670  
  n_1752                                        -      -     -     (net)           4      -       -        -  
  g90944/Q                                      -      A->Q  F     NO2X1           1  0.190   0.047    1.717  
  CPU_REGS_regs_hi_n_30                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g7/Q       -      A->Q  F     OR2X1           1  0.083   0.149    1.866  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.866  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 7: MET (0.739 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.661
            Slack:=          0.739
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.305   0.169    0.616  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.172   0.065    0.681  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.781  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.898  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.524    1.421  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.795   0.095    1.516  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91171/Q                                      -      B->Q  R     NA2X1           4  0.171   0.154    1.670  
  n_1752                                        -      -     -     (net)           4      -       -        -  
  g90943/Q                                      -      A->Q  F     NO2X1           1  0.190   0.044    1.714  
  CPU_REGS_regs_hi_n_28                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g7/Q       -      A->Q  F     OR2X1           1  0.078   0.147    1.861  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    1.861  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 8: MET (0.742 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.658
            Slack:=          0.742
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.305   0.169    0.616  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.172   0.065    0.681  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.781  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.897  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.524    1.421  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.795   0.095    1.516  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91171/Q                                      -      B->Q  R     NA2X1           4  0.171   0.154    1.670  
  n_1752                                        -      -     -     (net)           4      -       -        -  
  g90965/Q                                      -      A->Q  F     NO2X1           1  0.190   0.046    1.716  
  CPU_REGS_regs_hi_n_12                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g7/Q       -      A->Q  F     OR2X1           1  0.059   0.141    1.858  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    1.858  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 9: MET (0.811 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.589
            Slack:=          0.811
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.305   0.169    0.616  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.172   0.065    0.681  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.781  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.897  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.522    1.419  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91092/Q                                      -      C->Q  F     NO3X0           1  0.795   0.165    1.584  
  CPU_REGS_regs_hi_n_36                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g7/Q       -      A->Q  F     OR2X1           1  0.284   0.205    1.789  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D  -      D     F     DLLQX1          1  0.065   0.000    1.789  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 10: MET (0.860 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.540
            Slack:=          0.860
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.305   0.169    0.616  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.172   0.065    0.681  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.781  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.898  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.523    1.421  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91193/Q                                      -      C->Q  F     NO3X0           1  0.795   0.127    1.548  
  CPU_REGS_regs_hi_n_24                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g7/Q       -      A->Q  F     OR2X1           1  0.250   0.192    1.740  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    1.740  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 11: MET (0.892 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.508
            Slack:=          0.892
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.305   0.169    0.616  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.172   0.065    0.681  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.781  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.897  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.523    1.420  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91028/Q                                      -      C->Q  F     NO3X1           1  0.795   0.114    1.534  
  CPU_REGS_regs_hi_n_22                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g7/Q       -      A->Q  F     OR2X1           1  0.191   0.174    1.708  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    1.708  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 12: MET (0.894 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.506
            Slack:=          0.894
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.305   0.169    0.616  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.172   0.065    0.681  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.781  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.897  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.524    1.421  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91192/Q                                      -      C->Q  F     NO3X1           1  0.795   0.111    1.532  
  CPU_REGS_regs_hi_n_26                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g7/Q       -      A->Q  F     OR2X1           1  0.188   0.174    1.706  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    1.706  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 13: MET (0.938 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.462
            Slack:=          0.938
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.305   0.169    0.616  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.172   0.065    0.681  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.781  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.898  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.524    1.421  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g90847/Q                                      -      B->Q  F     NO2X1           1  0.795   0.076    1.497  
  CPU_REGS_regs_hi_n_20                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g7/Q       -      A->Q  F     OR2X1           1  0.157   0.165    1.662  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    1.662  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 14: MET (1.344 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.056
            Slack:=          1.344
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.305   0.380    0.826  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91172/Q                                      -      B->Q  R     OR2X1           4  0.537   0.230    1.056  
  n_1751                                        -      -     -     (net)           4      -       -        -  
  g90947/Q                                      -      A->Q  F     NO2X1           1  0.175   0.049    1.105  
  CPU_REGS_regs_lo_n_30                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g7/Q       -      A->Q  F     OR2X1           1  0.086   0.150    1.256  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.256  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 15: MET (1.345 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.055
            Slack:=          1.345
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.305   0.380    0.826  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91172/Q                                      -      B->Q  R     OR2X1           4  0.537   0.230    1.056  
  n_1751                                        -      -     -     (net)           4      -       -        -  
  g90946/Q                                      -      A->Q  F     NO2X1           1  0.175   0.049    1.105  
  CPU_REGS_regs_lo_n_28                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g7/Q       -      A->Q  F     OR2X1           1  0.083   0.150    1.255  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.255  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 16: MET (1.350 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.050
            Slack:=          1.350
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.305   0.380    0.826  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91172/Q                                      -      B->Q  R     OR2X1           4  0.537   0.230    1.056  
  n_1751                                        -      -     -     (net)           4      -       -        -  
  g90949/Q                                      -      A->Q  F     NO2X1           1  0.175   0.044    1.100  
  CPU_REGS_regs_lo_n_14                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g7/Q       -      A->Q  F     OR2X1           1  0.081   0.149    1.250  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.250  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 17: MET (1.351 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.049
            Slack:=          1.351
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.305   0.380    0.826  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91172/Q                                      -      B->Q  R     OR2X1           4  0.537   0.230    1.056  
  n_1751                                        -      -     -     (net)           4      -       -        -  
  g90945/Q                                      -      A->Q  F     NO2X1           1  0.175   0.048    1.104  
  CPU_REGS_regs_lo_n_12                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g7/Q       -      A->Q  F     OR2X1           1  0.061   0.145    1.249  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.249  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 18: MET (1.357 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.043
            Slack:=          1.357
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.305   0.380    0.826  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91170/Q                                      -      B->Q  R     OR2X1           4  0.537   0.217    1.043  
  n_1753                                        -      -     -     (net)           4      -       -        -  
  g90954/Q                                      -      A->Q  F     NO2X1           1  0.152   0.048    1.091  
  CPU_REGS_regs_lo_n_32                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g7/Q       -      A->Q  F     OR2X1           1  0.083   0.152    1.243  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D  -      D     F     DLLQX1          1  0.061   0.000    1.243  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 19: MET (1.360 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.040
            Slack:=          1.360
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.305   0.380    0.826  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91170/Q                                      -      B->Q  R     OR2X1           4  0.537   0.217    1.043  
  n_1753                                        -      -     -     (net)           4      -       -        -  
  g90955/Q                                      -      A->Q  F     NO2X1           1  0.152   0.046    1.089  
  CPU_REGS_regs_lo_n_18                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g7/Q       -      A->Q  F     OR2X1           1  0.084   0.151    1.240  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    1.240  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 20: MET (1.361 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.039
            Slack:=          1.361
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.305   0.380    0.826  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91170/Q                                      -      B->Q  R     OR2X1           4  0.537   0.217    1.043  
  n_1753                                        -      -     -     (net)           4      -       -        -  
  g90957/Q                                      -      A->Q  F     NO2X1           1  0.152   0.046    1.089  
  CPU_REGS_regs_lo_n_34                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g7/Q       -      A->Q  F     OR2X1           1  0.083   0.150    1.239  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.239  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 21: MET (1.364 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.036
            Slack:=          1.364
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.305   0.380    0.826  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91170/Q                                      -      B->Q  R     OR2X1           4  0.537   0.217    1.043  
  n_1753                                        -      -     -     (net)           4      -       -        -  
  g90956/Q                                      -      A->Q  F     NO2X1           1  0.152   0.048    1.091  
  CPU_REGS_regs_lo_n_16                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g7/Q       -      A->Q  F     OR2X1           1  0.062   0.145    1.236  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    1.236  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 22: MET (1.394 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.006
            Slack:=          1.394
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)       9  0.135   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  R     INX1           10  0.139   0.231    0.450  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  F     NA2X1           7  0.355   0.256    0.707  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91110/Q                                      -      B->Q  R     NO3X0           1  0.364   0.360    1.067  
  CPU_REGS_regs_lo_n_36                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g7/Q       -      A->Q  R     OR2X1           1  0.493   0.139    1.206  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D  -      D     R     DLLQX1          1  0.071   0.000    1.206  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 23: MET (1.495 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.905
            Slack:=          1.495
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.305   0.379    0.826  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91124/Q                                      -      C->Q  F     NO3X1           1  0.537   0.108    0.935  
  CPU_REGS_regs_lo_n_26                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g7/Q       -      A->Q  F     OR2X1           1  0.153   0.170    1.105  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D  -      D     F     DLLQX1          1  0.062   0.000    1.105  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 24: MET (1.497 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST8/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.903
            Slack:=          1.497
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                 -      -     -     (net)           9      -       -        -  
  g93017/Q                             -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                               -      -     -     (net)          10      -       -        -  
  g92416/Q                             -      B->Q  R     NA2X1           2  0.305   0.169    0.616  
  n_738                                -      -     -     (net)           2      -       -        -  
  g92342/Q                             -      A->Q  F     INX1            2  0.172   0.065    0.681  
  n_739                                -      -     -     (net)           2      -       -        -  
  g91461/Q                             -      F->Q  F     AO33X1          1  0.075   0.259    0.940  
  CPU_REGS_n_152                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g7/Q       -      A->Q  F     OR2X1           1  0.120   0.163    1.103  
  CPU_REGS_RC_CG_HIER_INST8/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/D  -      D     F     DLLQX1          1  0.063   0.000    1.103  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  CLK                                   -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                   -      -    -     (net)          73      -       -        -  
#--------------------------------------------------------------------------------------------------
Path 25: MET (1.498 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.902
            Slack:=          1.498
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.305   0.379    0.826  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91029/Q                                      -      C->Q  F     NO3X1           1  0.537   0.107    0.933  
  CPU_REGS_regs_lo_n_22                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g7/Q       -      A->Q  F     OR2X1           1  0.151   0.169    1.102  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D  -      D     F     DLLQX1          1  0.062   0.000    1.102  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 26: MET (1.499 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.901
            Slack:=          1.499
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.305   0.379    0.826  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91126/Q                                      -      C->Q  F     NO3X1           1  0.537   0.106    0.932  
  CPU_REGS_regs_lo_n_24                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g7/Q       -      A->Q  F     OR2X1           1  0.150   0.168    1.101  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    1.101  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 27: MET (1.533 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.867
            Slack:=          1.533
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.305   0.379    0.826  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g90848/Q                                      -      B->Q  F     NO2X1           1  0.537   0.076    0.903  
  CPU_REGS_regs_lo_n_20                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g7/Q       -      A->Q  F     OR2X1           1  0.124   0.164    1.067  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D  -      D     F     DLLQX1          1  0.063   0.000    1.067  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                            -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 28: MET (1.600 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST9/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.800
            Slack:=          1.600
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  F     (arrival)       9  0.135   0.020    0.220  
  WAIT                                 -      -     -     (net)           9      -       -        -  
  g91658/Q                             -      C->Q  R     AN211X0         1  0.139   0.426    0.646  
  n_1409                               -      -     -     (net)           1      -       -        -  
  g91537/Q                             -      C->Q  F     ON21X1          2  0.678   0.146    0.792  
  n_1509                               -      -     -     (net)           2      -       -        -  
  g91504/Q                             -      A->Q  R     NO2X1           1  0.208   0.091    0.882  
  CPU_REGS_n_151                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g7/Q       -      A->Q  R     OR2X1           1  0.101   0.117    1.000  
  CPU_REGS_RC_CG_HIER_INST9/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/D  -      D     R     DLLQX1          1  0.077   0.000    1.000  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  CLK                                   -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                   -      -    -     (net)          73      -       -        -  
#--------------------------------------------------------------------------------------------------
Path 29: MET (1.606 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.794
            Slack:=          1.606
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  F     (arrival)       9  0.135   0.020    0.220  
  WAIT                                 -      -     -     (net)           9      -       -        -  
  g91658/Q                             -      C->Q  R     AN211X0         1  0.139   0.426    0.646  
  n_1409                               -      -     -     (net)           1      -       -        -  
  g91537/Q                             -      C->Q  F     ON21X1          2  0.678   0.146    0.792  
  n_1509                               -      -     -     (net)           2      -       -        -  
  g91503/Q                             -      A->Q  R     NO2X1           1  0.208   0.094    0.886  
  CPU_REGS_n_143                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g7/Q       -      A->Q  R     OR2X1           1  0.106   0.108    0.994  
  CPU_REGS_RC_CG_HIER_INST7/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/D  -      D     R     DLLQX1          1  0.061   0.000    0.994  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  CLK                                   -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                   -      -    -     (net)          73      -       -        -  
#--------------------------------------------------------------------------------------------------
Path 30: MET (1.648 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST6/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.752
            Slack:=          1.648
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  F     (arrival)       9  0.135   0.019    0.219  
  WAIT                                 -      -     -     (net)           9      -       -        -  
  g93017/Q                             -      A->Q  R     INX1           10  0.139   0.231    0.450  
  n_2594                               -      -     -     (net)          10      -       -        -  
  g91491/Q                             -      C->Q  R     OA21X0          1  0.355   0.341    0.791  
  CPU_REGS_n_126                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g7/Q       -      A->Q  R     OR2X1           1  0.361   0.161    0.952  
  CPU_REGS_RC_CG_HIER_INST6/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/D  -      D     R     DLLQX1          1  0.109   0.000    0.952  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  CLK                                   -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                   -      -    -     (net)          73      -       -        -  
#--------------------------------------------------------------------------------------------------
Path 31: MET (1.654 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.746
            Slack:=          1.654
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                        -      -     -     (net)           9      -       -        -  
  g93017/Q                    -      A->Q  F     INX1           10  0.209   0.227    0.446  
  n_2594                      -      -     -     (net)          10      -       -        -  
  g92074/Q                    -      C->Q  F     OA21X1          1  0.305   0.169    0.615  
  n_1008                      -      -     -     (net)           1      -       -        -  
  g90225/Q                    -      C->Q  R     ON21X1          2  0.071   0.098    0.714  
  n_2479                      -      -     -     (net)           2      -       -        -  
  g90223/Q                    -      C->Q  F     ON21X1          1  0.205   0.079    0.793  
  n_2560                      -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST4/g7/Q       -      A->Q  F     OR2X1           1  0.088   0.153    0.946  
  RC_CG_HIER_INST4/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST4/enl_reg/D  -      D     F     DLLQX1          1  0.061   0.000    0.946  
#-----------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  CLK                          -      CLK  F     (arrival)      73  0.200       -    2.600  
  RC_CG_HIER_INST4/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                          -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------
Path 32: MET (1.667 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST5/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.733
            Slack:=          1.667
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                 -      -     -     (net)           9      -       -        -  
  g93017/Q                             -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                               -      -     -     (net)          10      -       -        -  
  g92416/Q                             -      B->Q  R     NA2X1           2  0.305   0.169    0.616  
  n_738                                -      -     -     (net)           2      -       -        -  
  g91464/Q                             -      D->Q  F     ON22X1          1  0.172   0.137    0.752  
  CPU_REGS_n_125                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g7/Q       -      A->Q  F     OR2X1           1  0.155   0.180    0.933  
  CPU_REGS_RC_CG_HIER_INST5/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/D  -      D     F     DLLQX1          1  0.073   0.000    0.933  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  CLK                                   -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                   -      -    -     (net)          73      -       -        -  
#--------------------------------------------------------------------------------------------------
Path 33: MET (1.692 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.708
            Slack:=          1.692
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                        -      -     -     (net)           9      -       -        -  
  g93017/Q                    -      A->Q  F     INX1           10  0.209   0.227    0.446  
  n_2594                      -      -     -     (net)          10      -       -        -  
  g92074/Q                    -      C->Q  F     OA21X1          1  0.305   0.169    0.615  
  n_1008                      -      -     -     (net)           1      -       -        -  
  g90225/Q                    -      C->Q  R     ON21X1          2  0.071   0.098    0.714  
  n_2479                      -      -     -     (net)           2      -       -        -  
  g90224/Q                    -      A->Q  F     INX1            1  0.205   0.047    0.760  
  n_2562                      -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST3/g7/Q       -      A->Q  F     OR2X1           1  0.059   0.148    0.908  
  RC_CG_HIER_INST3/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST3/enl_reg/D  -      D     F     DLLQX1          1  0.062   0.000    0.908  
#-----------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  CLK                          -      CLK  F     (arrival)      73  0.200       -    2.600  
  RC_CG_HIER_INST3/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                          -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------
Path 34: MET (1.821 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.579
            Slack:=          1.821
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                        -      -     -     (net)           9      -       -        -  
  g93017/Q                    -      A->Q  F     INX1           10  0.209   0.227    0.446  
  n_2594                      -      -     -     (net)          10      -       -        -  
  g91324/Q                    -      B->Q  F     AND2X1          1  0.305   0.191    0.638  
  n_2561                      -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/g7/Q       -      A->Q  F     OR2X1           1  0.052   0.141    0.779  
  RC_CG_HIER_INST2/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    0.779  
#-----------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  CLK                          -      CLK  F     (arrival)      73  0.200       -    2.600  
  RC_CG_HIER_INST2/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                          -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------
Path 35: MET (1.843 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST10/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.557
            Slack:=          1.843
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  WAIT                                  -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                  -      -     -     (net)           9      -       -        -  
  g93017/Q                              -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                                -      -     -     (net)          10      -       -        -  
  g91122/Q                              -      C->Q  F     OA21X1          1  0.305   0.161    0.609  
  CPU_REGS_n_131                        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g7/Q       -      A->Q  F     OR2X1           1  0.077   0.148    0.757  
  CPU_REGS_RC_CG_HIER_INST10/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    0.757  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                    -      CLK  F     (arrival)      73  0.200       -    2.600  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                                    -      -    -     (net)          73      -       -        -  
#---------------------------------------------------------------------------------------------------
Path 36: MET (1.948 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.451
            Slack:=          1.948
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                        -      -     -     (net)           9      -       -        -  
  g93017/Q                    -      A->Q  F     INX1           10  0.209   0.227    0.447  
  n_2594                      -      -     -     (net)          10      -       -        -  
  RC_CG_HIER_INST1/g7/Q       -      A->Q  F     OR2X1           1  0.305   0.205    0.651  
  RC_CG_HIER_INST1/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST1/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    0.651  
#-----------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  CLK                          -      CLK  F     (arrival)      73  0.200       -    2.600  
  RC_CG_HIER_INST1/enl_reg/GN  -      -    F     DLLQX1         73  0.200   0.000    2.600  
  CLK                          -      -    -     (net)          73      -       -        -  
#-----------------------------------------------------------------------------------------
Path 37: MET (4.105 ns) Setup Check with Pin CPU_REGS_r_reg[7]/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_r_reg[7]/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.403
    Required Time:=          4.797
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.492
            Slack:=          4.105
     Timing Path:

#-----------------------------------------------------------------------------------
# Timing Point          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  WAIT                  -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                  -      -     -     (net)           9      -       -        -  
  g93017/Q              -      A->Q  F     INX1           10  0.209   0.228    0.447  
  n_2594                -      -     -     (net)          10      -       -        -  
  g91211/Q              -      B->Q  F     AND2X1          1  0.305   0.201    0.649  
  CPU_REGS_n_138        -      -     -     (net)           1      -       -        -  
  g15234/Q              -      A->Q  R     INX1            1  0.063   0.044    0.692  
  n_9                   -      -     -     (net)           1      -       -        -  
  CPU_REGS_r_reg[7]/SE  -      SE    R     SDFRQX0         1  0.053   0.000    0.692  
#-----------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------
# Timing Point         Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                            (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------
  CLK                  -      CLK  R     (arrival)      73  0.200       -    5.200  
  CPU_REGS_r_reg[7]/C  -      -    R     SDFRQX0        73  0.200   0.000    5.200  
  CLK                  -      -    -     (net)          73      -       -        -  
#---------------------------------------------------------------------------------
Path 38: MET (4.157 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[3][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[3][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.698
            Slack:=          4.157
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.009    0.209  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.208   0.141    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.548    0.898  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[3][5]/D  -      D      R     DFRQX1         13  0.868   0.012    0.898  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      73  0.200   0.000    5.200  
  CLK                                       -      -     -     (net)          73      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/Q  -      A->Q  R     AND2X1          8  0.200   0.000    5.200  
  CPU_REGS_regs_hi_rc_gclk_2135             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[3][5]/C         -      C     R     DFRQX1          8  0.200   0.000    5.200  
#-------------------------------------------------------------------------------------------------------
Path 39: MET (4.157 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[7][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[7][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.698
            Slack:=          4.157
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.009    0.209  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.208   0.141    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.548    0.898  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[7][5]/D  -      D      R     DFRQX1         13  0.868   0.012    0.898  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      73  0.200   0.000    5.200  
  CLK                                       -      -     -     (net)          73      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/Q  -      A->Q  R     AND2X1          8  0.200   0.000    5.200  
  CPU_REGS_regs_hi_rc_gclk_2149             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[7][5]/C         -      C     R     DFRQX1          8  0.200   0.000    5.200  
#-------------------------------------------------------------------------------------------------------
Path 40: MET (4.157 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[6][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[6][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.698
            Slack:=          4.157
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.009    0.209  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.208   0.141    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.548    0.898  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[6][5]/D  -      D      R     DFRQX1         13  0.868   0.012    0.898  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      73  0.200   0.000    5.200  
  CLK                                       -      -     -     (net)          73      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/Q  -      A->Q  R     AND2X1          8  0.200   0.000    5.200  
  CPU_REGS_regs_hi_rc_gclk_2143             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[6][5]/C         -      C     R     DFRQX1          8  0.200   0.000    5.200  
#-------------------------------------------------------------------------------------------------------
Path 41: MET (4.157 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[0][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[0][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.698
            Slack:=          4.157
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.009    0.209  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.208   0.141    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.548    0.898  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[0][5]/D  -      D      R     DFRQX1         13  0.868   0.011    0.898  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      73  0.200   0.000    5.200  
  CLK                                       -      -     -     (net)          73      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/Q  -      A->Q  R     AND2X1          8  0.200   0.000    5.200  
  CPU_REGS_regs_hi_rc_gclk                  -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[0][5]/C         -      C     R     DFRQX1          8  0.200   0.000    5.200  
#-------------------------------------------------------------------------------------------------------
Path 42: MET (4.157 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[4][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[4][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.697
            Slack:=          4.157
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.009    0.209  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.208   0.141    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.548    0.897  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[4][5]/D  -      D      R     DFRQX1         13  0.868   0.011    0.897  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      73  0.200   0.000    5.200  
  CLK                                       -      -     -     (net)          73      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/Q  -      A->Q  R     AND2X1          8  0.200   0.000    5.200  
  CPU_REGS_regs_hi_rc_gclk_2139             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[4][5]/C         -      C     R     DFRQX1          8  0.200   0.000    5.200  
#-------------------------------------------------------------------------------------------------------
Path 43: MET (4.158 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[11][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[11][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.697
            Slack:=          4.158
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[5]                               -      DI[5]  R     (arrival)       3  0.207   0.009    0.209  
  DI[5]                               -      -      -     (net)           3      -       -        -  
  g15058/Q                            -      AN->Q  R     NO2I1X1         2  0.208   0.141    0.350  
  n_109                               -      -      -     (net)           2      -       -        -  
  g15033/Q                            -      C->Q   R     AO21X1         13  0.160   0.547    0.897  
  n_135                               -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[11][5]/D  -      D      R     DFRQX1         13  0.868   0.011    0.897  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      73  0.200   0.000    5.200  
  CLK                                       -      -     -     (net)          73      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/Q  -      A->Q  R     AND2X1          8  0.200   0.000    5.200  
  CPU_REGS_regs_hi_rc_gclk_2145             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[11][5]/C        -      C     R     DFRQX1          8  0.200   0.000    5.200  
#-------------------------------------------------------------------------------------------------------
Path 44: MET (4.158 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[2][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[2][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.697
            Slack:=          4.158
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.009    0.209  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.208   0.141    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.547    0.897  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[2][5]/D  -      D      R     DFRQX1         13  0.868   0.010    0.897  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      73  0.200   0.000    5.200  
  CLK                                       -      -     -     (net)          73      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/Q  -      A->Q  R     AND2X1          8  0.200   0.000    5.200  
  CPU_REGS_regs_hi_rc_gclk_2133             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[2][5]/C         -      C     R     DFRQX1          8  0.200   0.000    5.200  
#-------------------------------------------------------------------------------------------------------
Path 45: MET (4.159 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[9][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[9][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.696
            Slack:=          4.159
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.009    0.209  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.208   0.141    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.546    0.896  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[9][5]/D  -      D      R     DFRQX1         13  0.868   0.010    0.896  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      73  0.200   0.000    5.200  
  CLK                                       -      -     -     (net)          73      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/Q  -      A->Q  R     AND2X1          8  0.200   0.000    5.200  
  CPU_REGS_regs_hi_rc_gclk_2153             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[9][5]/C         -      C     R     DFRQX1          8  0.200   0.000    5.200  
#-------------------------------------------------------------------------------------------------------
Path 46: MET (4.159 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[10][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[10][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.696
            Slack:=          4.159
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[5]                               -      DI[5]  R     (arrival)       3  0.207   0.009    0.209  
  DI[5]                               -      -      -     (net)           3      -       -        -  
  g15058/Q                            -      AN->Q  R     NO2I1X1         2  0.208   0.141    0.350  
  n_109                               -      -      -     (net)           2      -       -        -  
  g15033/Q                            -      C->Q   R     AO21X1         13  0.160   0.546    0.896  
  n_135                               -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[10][5]/D  -      D      R     DFRQX1         13  0.868   0.010    0.896  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      73  0.200   0.000    5.200  
  CLK                                       -      -     -     (net)          73      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/Q  -      A->Q  R     AND2X1          8  0.200   0.000    5.200  
  CPU_REGS_regs_hi_rc_gclk_2129             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[10][5]/C        -      C     R     DFRQX1          8  0.200   0.000    5.200  
#-------------------------------------------------------------------------------------------------------
Path 47: MET (4.159 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[8][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[8][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.695
            Slack:=          4.159
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.009    0.209  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.208   0.141    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.545    0.895  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[8][5]/D  -      D      R     DFRQX1         13  0.868   0.009    0.895  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      73  0.200   0.000    5.200  
  CLK                                       -      -     -     (net)          73      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/Q  -      A->Q  R     AND2X1          8  0.200   0.000    5.200  
  CPU_REGS_regs_hi_rc_gclk_2151             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[8][5]/C         -      C     R     DFRQX1          8  0.200   0.000    5.200  
#-------------------------------------------------------------------------------------------------------
Path 48: MET (4.160 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[12][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[12][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.695
            Slack:=          4.160
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[5]                               -      DI[5]  R     (arrival)       3  0.207   0.009    0.209  
  DI[5]                               -      -      -     (net)           3      -       -        -  
  g15058/Q                            -      AN->Q  R     NO2I1X1         2  0.208   0.141    0.350  
  n_109                               -      -      -     (net)           2      -       -        -  
  g15033/Q                            -      C->Q   R     AO21X1         13  0.160   0.545    0.895  
  n_135                               -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[12][5]/D  -      D      R     DFRQX1         13  0.868   0.008    0.895  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      73  0.200   0.000    5.200  
  CLK                                       -      -     -     (net)          73      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/Q  -      A->Q  R     AND2X1          8  0.200   0.000    5.200  
  CPU_REGS_regs_hi_rc_gclk_2131             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[12][5]/C        -      C     R     DFRQX1          8  0.200   0.000    5.200  
#-------------------------------------------------------------------------------------------------------
Path 49: MET (4.160 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[5][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[5][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.694
            Slack:=          4.160
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.009    0.209  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.208   0.141    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.545    0.894  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[5][5]/D  -      D      R     DFRQX1         13  0.868   0.008    0.894  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      73  0.200   0.000    5.200  
  CLK                                       -      -     -     (net)          73      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/Q  -      A->Q  R     AND2X1          8  0.200   0.000    5.200  
  CPU_REGS_regs_hi_rc_gclk_2141             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[5][5]/C         -      C     R     DFRQX1          8  0.200   0.000    5.200  
#-------------------------------------------------------------------------------------------------------
Path 50: MET (4.160 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[1][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[1][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.694
            Slack:=          4.160
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.009    0.209  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.208   0.141    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.545    0.894  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[1][5]/D  -      D      R     DFRQX1         13  0.868   0.008    0.894  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      73  0.200   0.000    5.200  
  CLK                                       -      -     -     (net)          73      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/Q  -      A->Q  R     AND2X1          8  0.200   0.000    5.200  
  CPU_REGS_regs_hi_rc_gclk_2157             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[1][5]/C         -      C     R     DFRQX1          8  0.200   0.000    5.200  
#-------------------------------------------------------------------------------------------------------

