{:input (genetic.crossover/dumb-crossover 116417654 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))) (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_12 , wire1_18, wire2_21, \\wire:missing_edge , \\wire28_:missing , wire29_41);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_12 ;\n  wire \\wire0_:missing_12 ;\n  wire wire11_13;\n  wire \\wire14_15_:missing_17 ;\n  wire \\wire14_15_:missing_18 ;\n  wire \\wire14_:missing ;\n  wire wire19;\n  input wire1_18;\n  wire wire1_18;\n  wire wire21_11;\n  wire wire22;\n  wire wire23;\n  wire wire26;\n  wire wire27;\n  input \\wire28_:missing ;\n  wire \\wire28_:missing ;\n  output wire29_41;\n  wire wire29_41;\n  output wire2_21;\n  wire wire2_21;\n  wire \\wire30_39_:missing ;\n  wire wire31_11;\n  wire \\wire31_:missing ;\n  wire wire32_11_45;\n  wire wire35_37;\n  wire wire38;\n  wire wire42_10;\n  wire wire42_13;\n  wire wire42_16;\n  wire \\wire42_33_:missing ;\n  wire \\wire42_33_:missing_36 ;\n  wire \\wire42_34_:missing_36 ;\n  wire wire42_35;\n  wire \\wire42_38_:missing ;\n  wire wire42_40;\n  wire \\wire42_:missing ;\n  wire \\wire42_:missing_22_25 ;\n  wire wire44;\n  wire \\wire4_:missing_23_26_27 ;\n  wire wire5;\n  wire wire6_11;\n  wire wire7_11;\n  wire wire8_11;\n  wire \\wire9_16_:missing ;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_16_39 ;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_24 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_7 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire6_11 = 2'h1 >> wire6_11;\n  assign \\wire:missing_15  = 4'h8 >> { \\wire14_15_:missing_18 , \\wire14_15_:missing_17  };\n  assign \\wire9_16_:missing  = 4'h8 >> { \\wire:missing_16_39 , wire42_16 };\n  assign \\wire:missing_7  = 2'h1 >> wire7_11;\n  assign wire26 = 2'hx >> \\wire4_:missing_23_26_27 ;\n  assign wire27 = 2'hx >> \\wire4_:missing_23_26_27 ;\n  assign \\wire31_:missing  = 2'h1 >> wire31_11;\n  assign \\wire:missing_edge  = 2'h1 >> wire32_11_45;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire42_33_:missing_36 , \\wire42_33_:missing  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire42_34_:missing_36 , \\wire:missing_edge  };\n  assign wire35_37 = 4'h8 >> { \\wire:missing_edge , wire42_35 };\n  assign \\wire:missing_36  = 4'h8 >> { \\wire42_34_:missing_36 , \\wire42_33_:missing_36  };\n  assign \\wire:missing_37  = 4'h8 >> { \\wire:missing_edge , wire35_37 };\n  assign \\wire:missing_edge  = 2'h1 >> wire8_11;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire9_16_:missing ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire:missing_edge , wire42_10 };\n  assign wire6_11 = 4'h8 >> { \\wire:missing_edge , wire6_11 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire0_:missing_12  };\n  assign \\wire:missing_13  = 4'h8 >> { wire42_13, wire11_13 };\n  assign \\wire14_:missing  = 4'h2 >> { \\wire14_15_:missing_18 , \\wire14_15_:missing_17  };\n  assign \\wire4_:missing_23_26_27  = 1'h1;\n  assign wire5 = 1'h0;\n  assign \\wire30_39_:missing  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire32_11_45;\n  assign wire44 = \\wire:missing_edge ;\n  assign \\wire:missing_43  = \\wire:missing_edge ;\n  assign \\wire42_:missing  = \\wire42_38_:missing ;\n  assign wire29_41 = \\wire:missing_edge ;\n  assign \\wire:missing_40  = wire42_40;\n  assign \\wire:missing_16_39  = \\wire30_39_:missing ;\n  assign wire38 = \\wire42_38_:missing ;\n  assign \\wire:missing_edge  = \\wire42_:missing_22_25 ;\n  assign \\wire:missing_24  = \\wire:missing_edge ;\n  assign wire23 = \\wire4_:missing_23_26_27 ;\n  assign wire22 = \\wire42_:missing_22_25 ;\n  assign wire2_21 = wire21_11;\n  assign \\wire:missing_20  = \\wire:missing_edge ;\n  assign wire19 = \\wire:missing_edge ;\n  assign \\wire14_15_:missing_18  = wire1_18;\n  assign \\wire14_15_:missing_17  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:3.1-102.10\" *)\nmodule postsynth(\\wire0_:missing_12 , wire1_18, wire2_21, \\wire:missing_edge , \\wire28_:missing , wire29_41);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:5.9-5.27\" *)\n  input \\wire0_:missing_12 ;\n  wire \\wire0_:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:8.8-8.30\" *)\n  wire \\wire14_15_:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:9.8-9.30\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire14_15_:missing_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:11.8-11.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:12.9-12.17\" *)\n  input wire1_18;\n  wire wire1_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:14.8-14.17\" *)\n  wire wire21_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:15.8-15.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:16.8-16.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:17.8-17.14\" *)\n  wire wire26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:18.8-18.14\" *)\n  wire wire27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:19.9-19.25\" *)\n  input \\wire28_:missing ;\n  wire \\wire28_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:21.10-21.19\" *)\n  output wire29_41;\n  wire wire29_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:23.10-23.18\" *)\n  output wire2_21;\n  wire wire2_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:25.8-25.27\" *)\n  wire \\wire30_39_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:28.8-28.20\" *)\n  wire wire32_11_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:31.8-31.17\" *)\n  wire wire42_10;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:33.8-33.17\" *)\n  wire wire42_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:34.8-34.27\" *)\n  wire \\wire42_33_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:35.8-35.30\" *)\n  wire \\wire42_33_:missing_36 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:36.8-36.30\" *)\n  wire \\wire42_34_:missing_36 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:41.8-41.30\" *)\n  wire \\wire42_:missing_22_25 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:42.8-42.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:43.8-43.32\" *)\n  wire \\wire4_:missing_23_26_27 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:44.8-44.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:47.8-47.16\" *)\n  wire wire8_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:48.8-48.26\" *)\n  wire \\wire9_16_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:51.8-51.27\" *)\n  wire \\wire:missing_16_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:52.8-52.24\" *)\n  wire \\wire:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:53.8-53.24\" *)\n  wire \\wire:missing_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:57.8-57.24\" *)\n  wire \\wire:missing_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/104DAB11.v:59.10-59.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire14_15_:missing_17  = 1'hx;\n  assign \\wire14_15_:missing_18  = wire1_18;\n  assign wire19 = 1'hx;\n  assign wire21_11 = 1'hx;\n  assign wire22 = 1'hx;\n  assign wire23 = 1'h1;\n  assign wire26 = 1'hx;\n  assign wire27 = 1'hx;\n  assign wire29_41 = 1'hx;\n  assign wire2_21 = 1'hx;\n  assign \\wire30_39_:missing  = 1'h1;\n  assign wire32_11_45 = 1'hx;\n  assign wire42_10 = 1'hx;\n  assign wire42_16 = 1'hx;\n  assign \\wire42_33_:missing  = 1'hx;\n  assign \\wire42_33_:missing_36  = 1'hx;\n  assign \\wire42_34_:missing_36  = 1'hx;\n  assign \\wire42_:missing_22_25  = 1'hx;\n  assign wire44 = 1'hx;\n  assign \\wire4_:missing_23_26_27  = 1'h1;\n  assign wire5 = 1'h0;\n  assign wire8_11 = 1'hx;\n  assign \\wire9_16_:missing  = 1'hx;\n  assign \\wire:missing_16_39  = 1'h1;\n  assign \\wire:missing_20  = 1'hx;\n  assign \\wire:missing_24  = 1'hx;\n  assign \\wire:missing_43  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  2:40:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i/src/top.v'.\nSBY  2:40:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] Copy '/tmp/fuzzmount2DDF5D8C/104DAB11.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i/src/104DAB11.v'.\nSBY  2:40:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] Copy '/tmp/fuzzmount2DDF5D8C/104DAB11.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i/src/104DAB11.post.v'.\nSBY  2:40:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] engine_0: abc pdr\nSBY  2:40:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:68$30 ($shr)\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:69$31 ($shr)\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:70$32 ($shr)\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:74$36 ($shr)\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:75$37 ($shr)\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:76$38 ($shr)\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:78$40 ($shr)\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: Warning: Wire presynth.\\wire2_21 is used but has no driver.\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: Warning: Wire presynth.\\wire42_10 is used but has no driver.\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: Warning: Wire presynth.\\wire8_11 is used but has no driver.\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: Warning: Wire presynth.\\wire42_34_:missing_36 is used but has no driver.\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: Warning: Wire presynth.\\wire42_33_:missing_36 is used but has no driver.\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: Warning: Wire presynth.\\wire42_33_:missing is used but has no driver.\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: Warning: Wire presynth.\\wire42_16 is used but has no driver.\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: Warning: found logic loop in module presynth:\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:68$30 ($shr)\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: wire \\wire:missing_edge\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: Warning: found logic loop in module presynth:\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:70$32 ($shr)\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: wire \\wire:missing_edge\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: Warning: found logic loop in module presynth:\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:76$38 ($shr)\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: wire \\wire:missing_edge\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: Warning: found logic loop in module presynth:\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:78$40 ($shr)\nSBY  2:40:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: wire \\wire:missing_edge\nSBY  2:40:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] base: finished (returncode=0)\nSBY  2:40:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:68$30 ($shr)\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:69$31 ($shr)\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:70$32 ($shr)\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:74$36 ($shr)\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:75$37 ($shr)\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:76$38 ($shr)\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:78$40 ($shr)\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: Warning: Wire presynth.\\wire2_21 is used but has no driver.\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: Warning: Wire presynth.\\wire42_10 is used but has no driver.\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: Warning: Wire presynth.\\wire8_11 is used but has no driver.\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: Warning: Wire presynth.\\wire42_34_:missing_36 is used but has no driver.\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: Warning: Wire presynth.\\wire42_33_:missing_36 is used but has no driver.\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: Warning: Wire presynth.\\wire42_33_:missing is used but has no driver.\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: Warning: Wire presynth.\\wire42_16 is used but has no driver.\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: Warning: found logic loop in module presynth:\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:68$30 ($shr)\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: wire \\wire:missing_edge\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: Warning: found logic loop in module presynth:\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:70$32 ($shr)\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: wire \\wire:missing_edge\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: Warning: found logic loop in module presynth:\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:76$38 ($shr)\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: wire \\wire:missing_edge\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: Warning: found logic loop in module presynth:\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/104DAB11.v:78$40 ($shr)\nSBY  2:40:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: wire \\wire:missing_edge\nSBY  2:40:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] aig: finished (returncode=0)\nSBY  2:40:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:40:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:40:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] engine_0: Warning: The network has no constraints.\nSBY  2:40:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:40:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] engine_0: finished (returncode=0)\nSBY  2:40:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] engine_0: Status returned by engine: FAIL\nSBY  2:40:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:07 (7)\nSBY  2:40:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  2:40:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:40:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i'.\nSBY  2:40:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7f9mfl8i] DONE (FAIL, rc=2)\n", :err ""}}}