////////////////////////////////////////////////////////////////
//	TITLE : Main Control
//	FILE : MainControl.v	
//	ORGANIZATION : Kwangwoon Univ. Computer Engineering
//	STUDENT ID : 2010720092, 2010720117
//	STUDENT NAME : Hyunjae Lee, Seongjoong Kim		
//	PLATFORM : Windows 7
//	SIMULATOR : ModelSim PE Student Edition 10.3	
//	COMPILER : ModelSim PE Student Edition 10.3	
//	DESCRIPTION : This module defines Main Control.	
//								Use case function, operate each module.
//	LAST UPDATE : 05.14, 2014
////////////////////////////////////////////////////////////////
module MainControl(op,RegDst,Branch,MemRead,MemtoReg,ALUOp,MemWrite,ALUSrc,RegWrite);
	input [5:0] op;
	output reg RegDst,Branch,MemRead,MemtoReg,MemWrite,ALUSrc,RegWrite;
	output reg [1:0] ALUOp;
	
	// five instruction opcode
	parameter R_format = 6'b000000;
	parameter lw = 6'b100011;
	parameter sw = 6'b101011;
	parameter beq = 6'b000100;
	parameter addi = 6'b001000;
	
	// Use case function, operate each module by opcode.
	always@(op)
	begin
	case(op)
		R_format : // instruction is R-format 
		begin
			RegDst<=1'b1;
			ALUSrc<=1'b0;
			MemtoReg<=1'b0;
			RegWrite<=1'b1;
			MemRead<=1'b0;
			MemWrite<=1'b0;
			Branch<=1'b0;
			ALUOp<=2'b10;
		end

		lw : // instruction is lw
		begin
			RegDst<=1'b0;
			ALUSrc<=1'b1;
			MemtoReg<=1'b1;
			RegWrite<=1'b1;
			MemRead<=1'b1;
			MemWrite<=1'b0;
			Branch<=1'b0;
			ALUOp<=2'b00;
		end

		sw : // instruction is sw
		begin
			RegDst<=1'bx;
			ALUSrc<=1'b1;
			MemtoReg<=1'bx;
			RegWrite<=1'b0;
			MemRead<=1'b0;
			MemWrite<=1'b1;
			Branch<=1'b0;
			ALUOp<=2'b00;
		end

		beq : // instruction is beq
		begin
			RegDst<=1'bx;
			ALUSrc<=1'b0;
			MemtoReg<=1'bx;
			RegWrite<=1'b0;
			MemRead<=1'b0;
			MemWrite<=1'b0;
			Branch<=1'b1;
			ALUOp<=2'b01;
		end

		addi : // instruction is addi
		begin
			RegDst<=1'b0;
			ALUSrc<=1'b1;
			MemtoReg<=1'b0;
			RegWrite<=1'b1;
			MemRead<=1'b0;
			MemWrite<=1'b0;
			Branch<=1'b0;
			ALUOp<=2'b00;
		end

		default : // else
		begin
			RegDst<=1'b0;
			ALUSrc<=1'b0;
			MemtoReg<=1'b0;
			RegWrite<=1'b0;
			MemRead<=1'b0;
			MemWrite<=1'b0;
			Branch<=1'b0;
			ALUOp<=2'b00;
		end
	endcase
	end
	
endmodule //end of module