part=xcvu9p-flga2104-2-i

[hls]
clock=75MHz
flow_target=vivado
syn.file=example.cpp
syn.top=example
tb.file=example_test.cpp
syn.interface.m_axi_alignment_byte_size=64
syn.interface.m_axi_max_widen_bitwidth=256
package.output.format=ip_catalog
package.output.syn=false

