vendor_name = ModelSim
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/NoisyTriangSignal_ROM_256x8.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/AddressGenerator.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/AddressGenerator.vwf
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeBCDDisplay.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin7SegDecoder.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/DebounceUnit.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vwf
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/PulseGeneratorN.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/FilterSignal_RAM_256x8.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/DelayLineRegister.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/DelayLineRegister.vwf
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/ArithmeticUnit.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/ArithmeticUnit.vwf
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vwf
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/TimerN.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/TimerN.vwf
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/ControlUnitFSM.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/ControlUnitFSM_Tb.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/HoldData.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga_config.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/clock_generator.vhd
source_file = 1, c:/quartu_prime_lite/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/quartu_prime_lite/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/quartu_prime_lite/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/quartu_prime_lite/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/Signal_Filter.cbx.xml
design_name = ArithmeticUnit
instance = comp, \result[0]~output\, result[0]~output, ArithmeticUnit, 1
instance = comp, \result[1]~output\, result[1]~output, ArithmeticUnit, 1
instance = comp, \result[2]~output\, result[2]~output, ArithmeticUnit, 1
instance = comp, \result[3]~output\, result[3]~output, ArithmeticUnit, 1
instance = comp, \result[4]~output\, result[4]~output, ArithmeticUnit, 1
instance = comp, \result[5]~output\, result[5]~output, ArithmeticUnit, 1
instance = comp, \result[6]~output\, result[6]~output, ArithmeticUnit, 1
instance = comp, \result[7]~output\, result[7]~output, ArithmeticUnit, 1
instance = comp, \dataIn1[2]~input\, dataIn1[2]~input, ArithmeticUnit, 1
instance = comp, \dataIn0[2]~input\, dataIn0[2]~input, ArithmeticUnit, 1
instance = comp, \dataIn1[1]~input\, dataIn1[1]~input, ArithmeticUnit, 1
instance = comp, \dataIn0[1]~input\, dataIn0[1]~input, ArithmeticUnit, 1
instance = comp, \dataIn1[0]~input\, dataIn1[0]~input, ArithmeticUnit, 1
instance = comp, \dataIn0[0]~input\, dataIn0[0]~input, ArithmeticUnit, 1
instance = comp, \Add0~0\, Add0~0, ArithmeticUnit, 1
instance = comp, \Add0~2\, Add0~2, ArithmeticUnit, 1
instance = comp, \Add0~4\, Add0~4, ArithmeticUnit, 1
instance = comp, \dataIn3[2]~input\, dataIn3[2]~input, ArithmeticUnit, 1
instance = comp, \dataIn2[2]~input\, dataIn2[2]~input, ArithmeticUnit, 1
instance = comp, \dataIn3[1]~input\, dataIn3[1]~input, ArithmeticUnit, 1
instance = comp, \dataIn2[1]~input\, dataIn2[1]~input, ArithmeticUnit, 1
instance = comp, \dataIn3[0]~input\, dataIn3[0]~input, ArithmeticUnit, 1
instance = comp, \dataIn2[0]~input\, dataIn2[0]~input, ArithmeticUnit, 1
instance = comp, \Add1~0\, Add1~0, ArithmeticUnit, 1
instance = comp, \Add1~2\, Add1~2, ArithmeticUnit, 1
instance = comp, \Add1~4\, Add1~4, ArithmeticUnit, 1
instance = comp, \Add2~0\, Add2~0, ArithmeticUnit, 1
instance = comp, \Add2~2\, Add2~2, ArithmeticUnit, 1
instance = comp, \Add2~4\, Add2~4, ArithmeticUnit, 1
instance = comp, \filterEnb~input\, filterEnb~input, ArithmeticUnit, 1
instance = comp, \zeroForce~input\, zeroForce~input, ArithmeticUnit, 1
instance = comp, \Add2~6\, Add2~6, ArithmeticUnit, 1
instance = comp, \byteSelect[0]~input\, byteSelect[0]~input, ArithmeticUnit, 1
instance = comp, \byteSelect[1]~input\, byteSelect[1]~input, ArithmeticUnit, 1
instance = comp, \s_result~0\, s_result~0, ArithmeticUnit, 1
instance = comp, \s_result~1\, s_result~1, ArithmeticUnit, 1
instance = comp, \Add3~0\, Add3~0, ArithmeticUnit, 1
instance = comp, \round[1]~input\, round[1]~input, ArithmeticUnit, 1
instance = comp, \Add3~1\, Add3~1, ArithmeticUnit, 1
instance = comp, \Add3~2\, Add3~2, ArithmeticUnit, 1
instance = comp, \s_sum[0]~0\, s_sum[0]~0, ArithmeticUnit, 1
instance = comp, \Add2~7\, Add2~7, ArithmeticUnit, 1
instance = comp, \Add2~8\, Add2~8, ArithmeticUnit, 1
instance = comp, \round[0]~input\, round[0]~input, ArithmeticUnit, 1
instance = comp, \Add3~4\, Add3~4, ArithmeticUnit, 1
instance = comp, \Add3~6\, Add3~6, ArithmeticUnit, 1
instance = comp, \Add3~7\, Add3~7, ArithmeticUnit, 1
instance = comp, \Add3~9\, Add3~9, ArithmeticUnit, 1
instance = comp, \dataIn1[3]~input\, dataIn1[3]~input, ArithmeticUnit, 1
instance = comp, \dataIn0[3]~input\, dataIn0[3]~input, ArithmeticUnit, 1
instance = comp, \Add0~6\, Add0~6, ArithmeticUnit, 1
instance = comp, \dataIn3[3]~input\, dataIn3[3]~input, ArithmeticUnit, 1
instance = comp, \dataIn2[3]~input\, dataIn2[3]~input, ArithmeticUnit, 1
instance = comp, \Add1~6\, Add1~6, ArithmeticUnit, 1
instance = comp, \Add2~9\, Add2~9, ArithmeticUnit, 1
instance = comp, \Add2~11\, Add2~11, ArithmeticUnit, 1
instance = comp, \s_result~2\, s_result~2, ArithmeticUnit, 1
instance = comp, \s_result~3\, s_result~3, ArithmeticUnit, 1
instance = comp, \Add3~10\, Add3~10, ArithmeticUnit, 1
instance = comp, \Add3~11\, Add3~11, ArithmeticUnit, 1
instance = comp, \Add3~13\, Add3~13, ArithmeticUnit, 1
instance = comp, \dataIn1[4]~input\, dataIn1[4]~input, ArithmeticUnit, 1
instance = comp, \dataIn0[4]~input\, dataIn0[4]~input, ArithmeticUnit, 1
instance = comp, \Add0~8\, Add0~8, ArithmeticUnit, 1
instance = comp, \dataIn3[4]~input\, dataIn3[4]~input, ArithmeticUnit, 1
instance = comp, \dataIn2[4]~input\, dataIn2[4]~input, ArithmeticUnit, 1
instance = comp, \Add1~8\, Add1~8, ArithmeticUnit, 1
instance = comp, \Add2~12\, Add2~12, ArithmeticUnit, 1
instance = comp, \Add2~14\, Add2~14, ArithmeticUnit, 1
instance = comp, \s_result~4\, s_result~4, ArithmeticUnit, 1
instance = comp, \s_result~5\, s_result~5, ArithmeticUnit, 1
instance = comp, \Add3~14\, Add3~14, ArithmeticUnit, 1
instance = comp, \Add3~15\, Add3~15, ArithmeticUnit, 1
instance = comp, \Add3~17\, Add3~17, ArithmeticUnit, 1
instance = comp, \dataIn1[5]~input\, dataIn1[5]~input, ArithmeticUnit, 1
instance = comp, \dataIn0[5]~input\, dataIn0[5]~input, ArithmeticUnit, 1
instance = comp, \Add0~10\, Add0~10, ArithmeticUnit, 1
instance = comp, \dataIn3[5]~input\, dataIn3[5]~input, ArithmeticUnit, 1
instance = comp, \dataIn2[5]~input\, dataIn2[5]~input, ArithmeticUnit, 1
instance = comp, \Add1~10\, Add1~10, ArithmeticUnit, 1
instance = comp, \Add2~15\, Add2~15, ArithmeticUnit, 1
instance = comp, \Add2~17\, Add2~17, ArithmeticUnit, 1
instance = comp, \s_result~6\, s_result~6, ArithmeticUnit, 1
instance = comp, \s_result~7\, s_result~7, ArithmeticUnit, 1
instance = comp, \Add3~18\, Add3~18, ArithmeticUnit, 1
instance = comp, \Add3~19\, Add3~19, ArithmeticUnit, 1
instance = comp, \Add3~21\, Add3~21, ArithmeticUnit, 1
instance = comp, \dataIn1[6]~input\, dataIn1[6]~input, ArithmeticUnit, 1
instance = comp, \dataIn0[6]~input\, dataIn0[6]~input, ArithmeticUnit, 1
instance = comp, \Add0~12\, Add0~12, ArithmeticUnit, 1
instance = comp, \dataIn3[6]~input\, dataIn3[6]~input, ArithmeticUnit, 1
instance = comp, \dataIn2[6]~input\, dataIn2[6]~input, ArithmeticUnit, 1
instance = comp, \Add1~12\, Add1~12, ArithmeticUnit, 1
instance = comp, \Add2~18\, Add2~18, ArithmeticUnit, 1
instance = comp, \Add2~20\, Add2~20, ArithmeticUnit, 1
instance = comp, \s_result~8\, s_result~8, ArithmeticUnit, 1
instance = comp, \s_result~9\, s_result~9, ArithmeticUnit, 1
instance = comp, \Add3~22\, Add3~22, ArithmeticUnit, 1
instance = comp, \Add3~23\, Add3~23, ArithmeticUnit, 1
instance = comp, \Add3~25\, Add3~25, ArithmeticUnit, 1
instance = comp, \dataIn1[7]~input\, dataIn1[7]~input, ArithmeticUnit, 1
instance = comp, \dataIn0[7]~input\, dataIn0[7]~input, ArithmeticUnit, 1
instance = comp, \Add0~14\, Add0~14, ArithmeticUnit, 1
instance = comp, \dataIn3[7]~input\, dataIn3[7]~input, ArithmeticUnit, 1
instance = comp, \dataIn2[7]~input\, dataIn2[7]~input, ArithmeticUnit, 1
instance = comp, \Add1~14\, Add1~14, ArithmeticUnit, 1
instance = comp, \Add2~21\, Add2~21, ArithmeticUnit, 1
instance = comp, \Add2~23\, Add2~23, ArithmeticUnit, 1
instance = comp, \s_result~10\, s_result~10, ArithmeticUnit, 1
instance = comp, \s_result~11\, s_result~11, ArithmeticUnit, 1
instance = comp, \Add3~26\, Add3~26, ArithmeticUnit, 1
instance = comp, \Add3~27\, Add3~27, ArithmeticUnit, 1
instance = comp, \Add3~29\, Add3~29, ArithmeticUnit, 1
instance = comp, \Add0~16\, Add0~16, ArithmeticUnit, 1
instance = comp, \Add1~16\, Add1~16, ArithmeticUnit, 1
instance = comp, \Add2~24\, Add2~24, ArithmeticUnit, 1
instance = comp, \Add2~26\, Add2~26, ArithmeticUnit, 1
instance = comp, \s_result~12\, s_result~12, ArithmeticUnit, 1
instance = comp, \s_result~13\, s_result~13, ArithmeticUnit, 1
instance = comp, \Add3~30\, Add3~30, ArithmeticUnit, 1
instance = comp, \Add3~31\, Add3~31, ArithmeticUnit, 1
instance = comp, \Add3~33\, Add3~33, ArithmeticUnit, 1
instance = comp, \Add0~18\, Add0~18, ArithmeticUnit, 1
instance = comp, \Add2~27\, Add2~27, ArithmeticUnit, 1
instance = comp, \Add2~29\, Add2~29, ArithmeticUnit, 1
instance = comp, \s_result~14\, s_result~14, ArithmeticUnit, 1
instance = comp, \s_result~15\, s_result~15, ArithmeticUnit, 1
instance = comp, \Add3~34\, Add3~34, ArithmeticUnit, 1
instance = comp, \Add3~35\, Add3~35, ArithmeticUnit, 1
instance = comp, \Add3~37\, Add3~37, ArithmeticUnit, 1
