Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Feb  5 12:42:45 2026
| Host         : ISCN5CG2381TGX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file C:/Users/Posimsetty/Desktop/SAL_TaskAssignment/reports/impl_timing_summary.txt -max_paths 10
| Design       : TopModule
| Device       : xa7a12t-cpg238
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  69          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (37)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (37)
-------------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.004        0.000                      0                  306        0.132        0.000                      0                  306        4.500        0.000                       0                   238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               3.004        0.000                      0                  306        0.132        0.000                      0                  306        4.500        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 MemReg_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 3.043ns (43.558%)  route 3.943ns (56.442%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.176ns = ( 14.176 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.542     4.535    i_clk_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  MemReg_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     5.053 r  MemReg_reg[1][27]/Q
                         net (fo=20, routed)          1.375     6.427    MAC_UNIT/prod_r_reg[3]0__59_carry__1_0[27]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.551 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.698     7.250    MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_3_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.124     7.374 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.374    MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_7_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.924 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.924    MAC_UNIT/prod_r_reg[3]0__0_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.258 r  MAC_UNIT/prod_r_reg[3]0__0_carry__1/O[1]
                         net (fo=2, routed)           1.010     9.268    MAC_UNIT/prod_r_reg[3]0__0_carry__1_n_6
    SLICE_X9Y23          LUT3 (Prop_lut3_I2_O)        0.329     9.597 r  MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_2/O
                         net (fo=2, routed)           0.860    10.457    MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_2_n_0
    SLICE_X9Y23          LUT4 (Prop_lut4_I0_O)        0.332    10.789 r  MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.789    MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.187 r  MAC_UNIT/prod_r_reg[3]0__85_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.187    MAC_UNIT/prod_r_reg[3]0__85_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.521 r  MAC_UNIT/prod_r_reg[3]0__85_carry__1/O[1]
                         net (fo=1, routed)           0.000    11.521    MAC_UNIT/prod_r_reg[3]0[13]
    SLICE_X9Y24          FDRE                                         r  MAC_UNIT/prod_r_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.425    14.176    MAC_UNIT/CLK
    SLICE_X9Y24          FDRE                                         r  MAC_UNIT/prod_r_reg[3][13]/C
                         clock pessimism              0.322    14.498    
                         clock uncertainty           -0.035    14.462    
    SLICE_X9Y24          FDRE (Setup_fdre_C_D)        0.062    14.524    MAC_UNIT/prod_r_reg[3][13]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -11.521    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 MemReg_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.965ns  (logic 3.022ns (43.388%)  route 3.943ns (56.612%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.176ns = ( 14.176 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.542     4.535    i_clk_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  MemReg_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     5.053 r  MemReg_reg[1][27]/Q
                         net (fo=20, routed)          1.375     6.427    MAC_UNIT/prod_r_reg[3]0__59_carry__1_0[27]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.551 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.698     7.250    MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_3_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.124     7.374 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.374    MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_7_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.924 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.924    MAC_UNIT/prod_r_reg[3]0__0_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.258 r  MAC_UNIT/prod_r_reg[3]0__0_carry__1/O[1]
                         net (fo=2, routed)           1.010     9.268    MAC_UNIT/prod_r_reg[3]0__0_carry__1_n_6
    SLICE_X9Y23          LUT3 (Prop_lut3_I2_O)        0.329     9.597 r  MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_2/O
                         net (fo=2, routed)           0.860    10.457    MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_2_n_0
    SLICE_X9Y23          LUT4 (Prop_lut4_I0_O)        0.332    10.789 r  MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.789    MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.187 r  MAC_UNIT/prod_r_reg[3]0__85_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.187    MAC_UNIT/prod_r_reg[3]0__85_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.500 r  MAC_UNIT/prod_r_reg[3]0__85_carry__1/O[3]
                         net (fo=1, routed)           0.000    11.500    MAC_UNIT/prod_r_reg[3]0[15]
    SLICE_X9Y24          FDRE                                         r  MAC_UNIT/prod_r_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.425    14.176    MAC_UNIT/CLK
    SLICE_X9Y24          FDRE                                         r  MAC_UNIT/prod_r_reg[3][15]/C
                         clock pessimism              0.322    14.498    
                         clock uncertainty           -0.035    14.462    
    SLICE_X9Y24          FDRE (Setup_fdre_C_D)        0.062    14.524    MAC_UNIT/prod_r_reg[3][15]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 MemReg_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 2.948ns (42.780%)  route 3.943ns (57.220%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.176ns = ( 14.176 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.542     4.535    i_clk_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  MemReg_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     5.053 r  MemReg_reg[1][27]/Q
                         net (fo=20, routed)          1.375     6.427    MAC_UNIT/prod_r_reg[3]0__59_carry__1_0[27]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.551 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.698     7.250    MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_3_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.124     7.374 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.374    MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_7_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.924 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.924    MAC_UNIT/prod_r_reg[3]0__0_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.258 r  MAC_UNIT/prod_r_reg[3]0__0_carry__1/O[1]
                         net (fo=2, routed)           1.010     9.268    MAC_UNIT/prod_r_reg[3]0__0_carry__1_n_6
    SLICE_X9Y23          LUT3 (Prop_lut3_I2_O)        0.329     9.597 r  MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_2/O
                         net (fo=2, routed)           0.860    10.457    MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_2_n_0
    SLICE_X9Y23          LUT4 (Prop_lut4_I0_O)        0.332    10.789 r  MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.789    MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.187 r  MAC_UNIT/prod_r_reg[3]0__85_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.187    MAC_UNIT/prod_r_reg[3]0__85_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.426 r  MAC_UNIT/prod_r_reg[3]0__85_carry__1/O[2]
                         net (fo=1, routed)           0.000    11.426    MAC_UNIT/prod_r_reg[3]0[14]
    SLICE_X9Y24          FDRE                                         r  MAC_UNIT/prod_r_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.425    14.176    MAC_UNIT/CLK
    SLICE_X9Y24          FDRE                                         r  MAC_UNIT/prod_r_reg[3][14]/C
                         clock pessimism              0.322    14.498    
                         clock uncertainty           -0.035    14.462    
    SLICE_X9Y24          FDRE (Setup_fdre_C_D)        0.062    14.524    MAC_UNIT/prod_r_reg[3][14]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 MemReg_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 2.932ns (42.647%)  route 3.943ns (57.353%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.176ns = ( 14.176 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.542     4.535    i_clk_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  MemReg_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     5.053 r  MemReg_reg[1][27]/Q
                         net (fo=20, routed)          1.375     6.427    MAC_UNIT/prod_r_reg[3]0__59_carry__1_0[27]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.551 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.698     7.250    MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_3_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.124     7.374 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.374    MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_7_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.924 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.924    MAC_UNIT/prod_r_reg[3]0__0_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.258 r  MAC_UNIT/prod_r_reg[3]0__0_carry__1/O[1]
                         net (fo=2, routed)           1.010     9.268    MAC_UNIT/prod_r_reg[3]0__0_carry__1_n_6
    SLICE_X9Y23          LUT3 (Prop_lut3_I2_O)        0.329     9.597 r  MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_2/O
                         net (fo=2, routed)           0.860    10.457    MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_2_n_0
    SLICE_X9Y23          LUT4 (Prop_lut4_I0_O)        0.332    10.789 r  MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.789    MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.187 r  MAC_UNIT/prod_r_reg[3]0__85_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.187    MAC_UNIT/prod_r_reg[3]0__85_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.410 r  MAC_UNIT/prod_r_reg[3]0__85_carry__1/O[0]
                         net (fo=1, routed)           0.000    11.410    MAC_UNIT/prod_r_reg[3]0[12]
    SLICE_X9Y24          FDRE                                         r  MAC_UNIT/prod_r_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.425    14.176    MAC_UNIT/CLK
    SLICE_X9Y24          FDRE                                         r  MAC_UNIT/prod_r_reg[3][12]/C
                         clock pessimism              0.322    14.498    
                         clock uncertainty           -0.035    14.462    
    SLICE_X9Y24          FDRE (Setup_fdre_C_D)        0.062    14.524    MAC_UNIT/prod_r_reg[3][12]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 MemReg_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 2.599ns (39.252%)  route 4.022ns (60.748%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.542     4.535    i_clk_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  MemReg_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     5.053 r  MemReg_reg[1][27]/Q
                         net (fo=20, routed)          1.375     6.427    MAC_UNIT/prod_r_reg[3]0__59_carry__1_0[27]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.551 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.698     7.250    MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_3_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.124     7.374 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.374    MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_7_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.954 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0/O[2]
                         net (fo=2, routed)           1.172     9.126    MAC_UNIT/prod_r_reg[3]0__0_carry__0_n_5
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.331     9.457 r  MAC_UNIT/prod_r_reg[3]0__85_carry_i_1/O
                         net (fo=2, routed)           0.777    10.234    MAC_UNIT/prod_r_reg[3]0__85_carry_i_1_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    10.822 r  MAC_UNIT/prod_r_reg[3]0__85_carry/CO[3]
                         net (fo=1, routed)           0.000    10.822    MAC_UNIT/prod_r_reg[3]0__85_carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.156 r  MAC_UNIT/prod_r_reg[3]0__85_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.156    MAC_UNIT/prod_r_reg[3]0[9]
    SLICE_X9Y23          FDRE                                         r  MAC_UNIT/prod_r_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.427    14.178    MAC_UNIT/CLK
    SLICE_X9Y23          FDRE                                         r  MAC_UNIT/prod_r_reg[3][9]/C
                         clock pessimism              0.322    14.500    
                         clock uncertainty           -0.035    14.464    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.062    14.526    MAC_UNIT/prod_r_reg[3][9]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 MemReg_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 2.663ns (40.312%)  route 3.943ns (59.688%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.542     4.535    i_clk_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  MemReg_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     5.053 r  MemReg_reg[1][27]/Q
                         net (fo=20, routed)          1.375     6.427    MAC_UNIT/prod_r_reg[3]0__59_carry__1_0[27]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.551 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.698     7.250    MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_3_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.124     7.374 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.374    MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_7_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.924 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.924    MAC_UNIT/prod_r_reg[3]0__0_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.258 r  MAC_UNIT/prod_r_reg[3]0__0_carry__1/O[1]
                         net (fo=2, routed)           1.010     9.268    MAC_UNIT/prod_r_reg[3]0__0_carry__1_n_6
    SLICE_X9Y23          LUT3 (Prop_lut3_I2_O)        0.329     9.597 r  MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_2/O
                         net (fo=2, routed)           0.860    10.457    MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_2_n_0
    SLICE_X9Y23          LUT4 (Prop_lut4_I0_O)        0.332    10.789 r  MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.789    MAC_UNIT/prod_r_reg[3]0__85_carry__0_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.141 r  MAC_UNIT/prod_r_reg[3]0__85_carry__0/O[3]
                         net (fo=1, routed)           0.000    11.141    MAC_UNIT/prod_r_reg[3]0[11]
    SLICE_X9Y23          FDRE                                         r  MAC_UNIT/prod_r_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.427    14.178    MAC_UNIT/CLK
    SLICE_X9Y23          FDRE                                         r  MAC_UNIT/prod_r_reg[3][11]/C
                         clock pessimism              0.322    14.500    
                         clock uncertainty           -0.035    14.464    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.062    14.526    MAC_UNIT/prod_r_reg[3][11]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 MemReg_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 2.792ns (42.222%)  route 3.821ns (57.778%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns = ( 14.182 - 10.000 ) 
    Source Clock Delay      (SCD):    4.540ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.547     4.540    i_clk_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  MemReg_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     4.996 r  MemReg_reg[1][20]/Q
                         net (fo=18, routed)          1.478     6.473    MAC_UNIT/prod_r_reg[3]0__59_carry__1_0[20]
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124     6.597 r  MAC_UNIT/prod_r_reg[2]0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.666     7.264    MAC_UNIT/prod_r_reg[2]0__0_carry__0_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.388 r  MAC_UNIT/prod_r_reg[2]0__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.388    MAC_UNIT/prod_r_reg[2]0__0_carry__0_i_6_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.768 r  MAC_UNIT/prod_r_reg[2]0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    MAC_UNIT/prod_r_reg[2]0__0_carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.091 r  MAC_UNIT/prod_r_reg[2]0__0_carry__1/O[1]
                         net (fo=2, routed)           0.817     8.908    MAC_UNIT/prod_r_reg[2]0__0_carry__1_n_6
    SLICE_X12Y19         LUT3 (Prop_lut3_I2_O)        0.334     9.242 r  MAC_UNIT/prod_r_reg[2]0__85_carry__0_i_2/O
                         net (fo=2, routed)           0.859    10.101    MAC_UNIT/prod_r_reg[2]0__85_carry__0_i_2_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.348    10.449 r  MAC_UNIT/prod_r_reg[2]0__85_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.449    MAC_UNIT/prod_r_reg[2]0__85_carry__0_i_6_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.829 r  MAC_UNIT/prod_r_reg[2]0__85_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.829    MAC_UNIT/prod_r_reg[2]0__85_carry__0_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.152 r  MAC_UNIT/prod_r_reg[2]0__85_carry__1/O[1]
                         net (fo=1, routed)           0.000    11.152    MAC_UNIT/prod_r_reg[2]0[13]
    SLICE_X12Y20         FDRE                                         r  MAC_UNIT/prod_r_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.431    14.182    MAC_UNIT/CLK
    SLICE_X12Y20         FDRE                                         r  MAC_UNIT/prod_r_reg[2][13]/C
                         clock pessimism              0.336    14.518    
                         clock uncertainty           -0.035    14.482    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)        0.109    14.591    MAC_UNIT/prod_r_reg[2][13]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 MemReg_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 2.784ns (42.152%)  route 3.821ns (57.848%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns = ( 14.182 - 10.000 ) 
    Source Clock Delay      (SCD):    4.540ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.547     4.540    i_clk_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  MemReg_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     4.996 r  MemReg_reg[1][20]/Q
                         net (fo=18, routed)          1.478     6.473    MAC_UNIT/prod_r_reg[3]0__59_carry__1_0[20]
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124     6.597 r  MAC_UNIT/prod_r_reg[2]0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.666     7.264    MAC_UNIT/prod_r_reg[2]0__0_carry__0_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.388 r  MAC_UNIT/prod_r_reg[2]0__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.388    MAC_UNIT/prod_r_reg[2]0__0_carry__0_i_6_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.768 r  MAC_UNIT/prod_r_reg[2]0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    MAC_UNIT/prod_r_reg[2]0__0_carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.091 r  MAC_UNIT/prod_r_reg[2]0__0_carry__1/O[1]
                         net (fo=2, routed)           0.817     8.908    MAC_UNIT/prod_r_reg[2]0__0_carry__1_n_6
    SLICE_X12Y19         LUT3 (Prop_lut3_I2_O)        0.334     9.242 r  MAC_UNIT/prod_r_reg[2]0__85_carry__0_i_2/O
                         net (fo=2, routed)           0.859    10.101    MAC_UNIT/prod_r_reg[2]0__85_carry__0_i_2_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.348    10.449 r  MAC_UNIT/prod_r_reg[2]0__85_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.449    MAC_UNIT/prod_r_reg[2]0__85_carry__0_i_6_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.829 r  MAC_UNIT/prod_r_reg[2]0__85_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.829    MAC_UNIT/prod_r_reg[2]0__85_carry__0_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.144 r  MAC_UNIT/prod_r_reg[2]0__85_carry__1/O[3]
                         net (fo=1, routed)           0.000    11.144    MAC_UNIT/prod_r_reg[2]0[15]
    SLICE_X12Y20         FDRE                                         r  MAC_UNIT/prod_r_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.431    14.182    MAC_UNIT/CLK
    SLICE_X12Y20         FDRE                                         r  MAC_UNIT/prod_r_reg[2][15]/C
                         clock pessimism              0.336    14.518    
                         clock uncertainty           -0.035    14.482    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)        0.109    14.591    MAC_UNIT/prod_r_reg[2][15]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.465ns  (required time - arrival time)
  Source:                 MemReg_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 2.504ns (38.368%)  route 4.022ns (61.632%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.542     4.535    i_clk_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  MemReg_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     5.053 r  MemReg_reg[1][27]/Q
                         net (fo=20, routed)          1.375     6.427    MAC_UNIT/prod_r_reg[3]0__59_carry__1_0[27]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.551 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.698     7.250    MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_3_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.124     7.374 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.374    MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_7_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.954 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0/O[2]
                         net (fo=2, routed)           1.172     9.126    MAC_UNIT/prod_r_reg[3]0__0_carry__0_n_5
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.331     9.457 r  MAC_UNIT/prod_r_reg[3]0__85_carry_i_1/O
                         net (fo=2, routed)           0.777    10.234    MAC_UNIT/prod_r_reg[3]0__85_carry_i_1_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    10.822 r  MAC_UNIT/prod_r_reg[3]0__85_carry/CO[3]
                         net (fo=1, routed)           0.000    10.822    MAC_UNIT/prod_r_reg[3]0__85_carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.061 r  MAC_UNIT/prod_r_reg[3]0__85_carry__0/O[2]
                         net (fo=1, routed)           0.000    11.061    MAC_UNIT/prod_r_reg[3]0[10]
    SLICE_X9Y23          FDRE                                         r  MAC_UNIT/prod_r_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.427    14.178    MAC_UNIT/CLK
    SLICE_X9Y23          FDRE                                         r  MAC_UNIT/prod_r_reg[3][10]/C
                         clock pessimism              0.322    14.500    
                         clock uncertainty           -0.035    14.464    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.062    14.526    MAC_UNIT/prod_r_reg[3][10]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  3.465    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 MemReg_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 2.488ns (38.217%)  route 4.022ns (61.783%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.542     4.535    i_clk_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  MemReg_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     5.053 r  MemReg_reg[1][27]/Q
                         net (fo=20, routed)          1.375     6.427    MAC_UNIT/prod_r_reg[3]0__59_carry__1_0[27]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.551 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.698     7.250    MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_3_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.124     7.374 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.374    MAC_UNIT/prod_r_reg[3]0__0_carry__0_i_7_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.954 r  MAC_UNIT/prod_r_reg[3]0__0_carry__0/O[2]
                         net (fo=2, routed)           1.172     9.126    MAC_UNIT/prod_r_reg[3]0__0_carry__0_n_5
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.331     9.457 r  MAC_UNIT/prod_r_reg[3]0__85_carry_i_1/O
                         net (fo=2, routed)           0.777    10.234    MAC_UNIT/prod_r_reg[3]0__85_carry_i_1_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    10.822 r  MAC_UNIT/prod_r_reg[3]0__85_carry/CO[3]
                         net (fo=1, routed)           0.000    10.822    MAC_UNIT/prod_r_reg[3]0__85_carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.045 r  MAC_UNIT/prod_r_reg[3]0__85_carry__0/O[0]
                         net (fo=1, routed)           0.000    11.045    MAC_UNIT/prod_r_reg[3]0[8]
    SLICE_X9Y23          FDRE                                         r  MAC_UNIT/prod_r_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.427    14.178    MAC_UNIT/CLK
    SLICE_X9Y23          FDRE                                         r  MAC_UNIT/prod_r_reg[3][8]/C
                         clock pessimism              0.322    14.500    
                         clock uncertainty           -0.035    14.464    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.062    14.526    MAC_UNIT/prod_r_reg[3][8]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                  3.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MemReg_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_rd_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.346%)  route 0.299ns (61.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.554     1.371    i_clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  MemReg_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     1.512 r  MemReg_reg[3][10]/Q
                         net (fo=1, routed)           0.299     1.811    MemReg_reg[3][10]
    SLICE_X16Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.856 r  o_rd_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.856    o_rd_data[10]_i_1_n_0
    SLICE_X16Y20         FDRE                                         r  o_rd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.820     1.882    i_clk_IBUF_BUFG
    SLICE_X16Y20         FDRE                                         r  o_rd_data_reg[10]/C
                         clock pessimism             -0.250     1.632    
    SLICE_X16Y20         FDRE (Hold_fdre_C_D)         0.092     1.724    o_rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mac_status_reg/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemReg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.557     1.374    i_clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  mac_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     1.515 r  mac_status_reg/Q
                         net (fo=2, routed)           0.067     1.582    mac_status_reg_n_0
    SLICE_X13Y17         FDRE                                         r  MemReg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.824     1.886    i_clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  MemReg_reg[0][0]/C
                         clock pessimism             -0.512     1.374    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.075     1.449    MemReg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MemReg_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_rd_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.334%)  route 0.299ns (61.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.555     1.372    i_clk_IBUF_BUFG
    SLICE_X15Y19         FDRE                                         r  MemReg_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     1.513 r  MemReg_reg[3][8]/Q
                         net (fo=1, routed)           0.299     1.812    MemReg_reg[3][8]
    SLICE_X16Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.857 r  o_rd_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.857    o_rd_data[8]_i_1_n_0
    SLICE_X16Y19         FDRE                                         r  o_rd_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.821     1.883    i_clk_IBUF_BUFG
    SLICE_X16Y19         FDRE                                         r  o_rd_data_reg[8]/C
                         clock pessimism             -0.250     1.633    
    SLICE_X16Y19         FDRE (Hold_fdre_C_D)         0.091     1.724    o_rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 MAC_UNIT/sum_r_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/res_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.251ns (45.904%)  route 0.296ns (54.096%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.551     1.368    MAC_UNIT/CLK
    SLICE_X17Y20         FDRE                                         r  MAC_UNIT/sum_r_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.141     1.509 r  MAC_UNIT/sum_r_reg[0][2]/Q
                         net (fo=1, routed)           0.296     1.804    MAC_UNIT/sum_r_reg_n_0_[0][2]
    SLICE_X14Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  MAC_UNIT/res_r[3]_i_3/O
                         net (fo=1, routed)           0.000     1.849    MAC_UNIT/res_r[3]_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.914 r  MAC_UNIT/res_r_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    MAC_UNIT/res_r0[2]
    SLICE_X14Y20         FDRE                                         r  MAC_UNIT/res_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.821     1.883    MAC_UNIT/CLK
    SLICE_X14Y20         FDRE                                         r  MAC_UNIT/res_r_reg[2]/C
                         clock pessimism             -0.250     1.633    
    SLICE_X14Y20         FDRE (Hold_fdre_C_D)         0.134     1.767    MAC_UNIT/res_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 MAC_UNIT/sum_r_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/res_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.251ns (45.904%)  route 0.296ns (54.096%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.550     1.367    MAC_UNIT/CLK
    SLICE_X17Y21         FDRE                                         r  MAC_UNIT/sum_r_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_fdre_C_Q)         0.141     1.508 r  MAC_UNIT/sum_r_reg[0][6]/Q
                         net (fo=1, routed)           0.296     1.803    MAC_UNIT/sum_r_reg_n_0_[0][6]
    SLICE_X14Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.848 r  MAC_UNIT/res_r[7]_i_3/O
                         net (fo=1, routed)           0.000     1.848    MAC_UNIT/res_r[7]_i_3_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.913 r  MAC_UNIT/res_r_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    MAC_UNIT/res_r0[6]
    SLICE_X14Y21         FDRE                                         r  MAC_UNIT/res_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.820     1.882    MAC_UNIT/CLK
    SLICE_X14Y21         FDRE                                         r  MAC_UNIT/res_r_reg[6]/C
                         clock pessimism             -0.250     1.632    
    SLICE_X14Y21         FDRE (Hold_fdre_C_D)         0.134     1.766    MAC_UNIT/res_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MAC_UNIT/sum_r_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/res_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.251ns (45.904%)  route 0.296ns (54.096%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.550     1.367    MAC_UNIT/CLK
    SLICE_X17Y22         FDRE                                         r  MAC_UNIT/sum_r_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.141     1.508 r  MAC_UNIT/sum_r_reg[0][10]/Q
                         net (fo=1, routed)           0.296     1.803    MAC_UNIT/sum_r_reg_n_0_[0][10]
    SLICE_X14Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.848 r  MAC_UNIT/res_r[11]_i_3/O
                         net (fo=1, routed)           0.000     1.848    MAC_UNIT/res_r[11]_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.913 r  MAC_UNIT/res_r_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    MAC_UNIT/res_r0[10]
    SLICE_X14Y22         FDRE                                         r  MAC_UNIT/res_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.819     1.881    MAC_UNIT/CLK
    SLICE_X14Y22         FDRE                                         r  MAC_UNIT/res_r_reg[10]/C
                         clock pessimism             -0.250     1.631    
    SLICE_X14Y22         FDRE (Hold_fdre_C_D)         0.134     1.765    MAC_UNIT/res_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MAC_UNIT/sum_r_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/res_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.251ns (45.904%)  route 0.296ns (54.096%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.548     1.365    MAC_UNIT/CLK
    SLICE_X17Y23         FDRE                                         r  MAC_UNIT/sum_r_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y23         FDRE (Prop_fdre_C_Q)         0.141     1.506 r  MAC_UNIT/sum_r_reg[0][14]/Q
                         net (fo=1, routed)           0.296     1.801    MAC_UNIT/sum_r_reg_n_0_[0][14]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.846 r  MAC_UNIT/res_r[15]_i_3/O
                         net (fo=1, routed)           0.000     1.846    MAC_UNIT/res_r[15]_i_3_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.911 r  MAC_UNIT/res_r_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    MAC_UNIT/res_r0[14]
    SLICE_X14Y23         FDRE                                         r  MAC_UNIT/res_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.817     1.879    MAC_UNIT/CLK
    SLICE_X14Y23         FDRE                                         r  MAC_UNIT/res_r_reg[14]/C
                         clock pessimism             -0.250     1.629    
    SLICE_X14Y23         FDRE (Hold_fdre_C_D)         0.134     1.763    MAC_UNIT/res_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MAC_UNIT/res_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemReg_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.804%)  route 0.336ns (67.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.551     1.368    MAC_UNIT/CLK
    SLICE_X14Y23         FDRE                                         r  MAC_UNIT/res_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.532 r  MAC_UNIT/res_r_reg[15]/Q
                         net (fo=1, routed)           0.336     1.868    res_r[15]
    SLICE_X16Y22         FDRE                                         r  MemReg_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.818     1.880    i_clk_IBUF_BUFG
    SLICE_X16Y22         FDRE                                         r  MemReg_reg[3][15]/C
                         clock pessimism             -0.250     1.630    
    SLICE_X16Y22         FDRE (Hold_fdre_C_D)         0.066     1.696    MemReg_reg[3][15]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MAC_UNIT/sum_r_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/res_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.287ns (49.245%)  route 0.296ns (50.755%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.551     1.368    MAC_UNIT/CLK
    SLICE_X17Y20         FDRE                                         r  MAC_UNIT/sum_r_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.141     1.509 r  MAC_UNIT/sum_r_reg[0][2]/Q
                         net (fo=1, routed)           0.296     1.804    MAC_UNIT/sum_r_reg_n_0_[0][2]
    SLICE_X14Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  MAC_UNIT/res_r[3]_i_3/O
                         net (fo=1, routed)           0.000     1.849    MAC_UNIT/res_r[3]_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.950 r  MAC_UNIT/res_r_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    MAC_UNIT/res_r0[3]
    SLICE_X14Y20         FDRE                                         r  MAC_UNIT/res_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.821     1.883    MAC_UNIT/CLK
    SLICE_X14Y20         FDRE                                         r  MAC_UNIT/res_r_reg[3]/C
                         clock pessimism             -0.250     1.633    
    SLICE_X14Y20         FDRE (Hold_fdre_C_D)         0.134     1.767    MAC_UNIT/res_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MAC_UNIT/sum_r_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/res_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.287ns (49.245%)  route 0.296ns (50.755%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.550     1.367    MAC_UNIT/CLK
    SLICE_X17Y21         FDRE                                         r  MAC_UNIT/sum_r_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_fdre_C_Q)         0.141     1.508 r  MAC_UNIT/sum_r_reg[0][6]/Q
                         net (fo=1, routed)           0.296     1.803    MAC_UNIT/sum_r_reg_n_0_[0][6]
    SLICE_X14Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.848 r  MAC_UNIT/res_r[7]_i_3/O
                         net (fo=1, routed)           0.000     1.848    MAC_UNIT/res_r[7]_i_3_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.949 r  MAC_UNIT/res_r_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    MAC_UNIT/res_r0[7]
    SLICE_X14Y21         FDRE                                         r  MAC_UNIT/res_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.820     1.882    MAC_UNIT/CLK
    SLICE_X14Y21         FDRE                                         r  MAC_UNIT/res_r_reg[7]/C
                         clock pessimism             -0.250     1.632    
    SLICE_X14Y21         FDRE (Hold_fdre_C_D)         0.134     1.766    MAC_UNIT/res_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y17   MemReg_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y14   MemReg_reg[0][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y13   MemReg_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y18   MemReg_reg[1][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y21   MemReg_reg[1][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X20Y19   MemReg_reg[1][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y18   MemReg_reg[1][13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y19   MemReg_reg[1][14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y21   MemReg_reg[1][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y17   MemReg_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y17   MemReg_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y14   MemReg_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y14   MemReg_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y13   MemReg_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y13   MemReg_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y18   MemReg_reg[1][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y18   MemReg_reg[1][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y21   MemReg_reg[1][11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y21   MemReg_reg[1][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y17   MemReg_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y17   MemReg_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y14   MemReg_reg[0][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y14   MemReg_reg[0][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y13   MemReg_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y13   MemReg_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y18   MemReg_reg[1][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y18   MemReg_reg[1][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y21   MemReg_reg[1][11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y21   MemReg_reg[1][11]/C



