// Seed: 139994656
module module_0;
  assign id_1 = id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri0 id_3;
  wor  id_4;
  assign id_4 = 1;
  assign id_3 = 1;
  assign id_3 = 1;
  assign id_3 = id_4;
  tri id_5;
  always @* begin : LABEL_0
    id_2 = 1'b0 == id_1;
  end
  assign id_5 = {1, id_1};
  module_0 modCall_1 ();
  assign id_5 = id_2;
  initial begin : LABEL_0
    id_3 = id_5;
  end
endmodule
module module_2;
  tri0 id_2;
  tri  id_4;
  assign id_2 = 1 ? id_1 * id_2 : id_2;
  assign id_1 = 1;
  assign id_3 = !id_4 - "";
  assign id_1 = 1;
  wire id_5;
  wire id_6;
  always @(posedge 1 or negedge 1) begin : LABEL_0
    disable id_7;
  end
endmodule
