{"Source Block": ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1472:1482@HdlStmAssign", "    .up_ready (up_ch_ready_11),\n    .up_rdata_out (up_ch_rdata_11_s),\n    .up_ready_out (up_ch_ready_11_s));\n\n  assign up_cm_sel_12 = up_cm_sel;\n  assign up_cm_enb_12 = up_cm_enb;\n  assign up_cm_addr_12 = up_cm_addr;\n  assign up_cm_wr_12 = up_cm_wr;\n  assign up_cm_wdata_12 = up_cm_wdata;\n\n  axi_adxcvr_mdrp #(\n"], "Clone Blocks": [["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@933:943", "    .up_rdata (up_ch_rdata_3),\n    .up_ready (up_ch_ready_3),\n    .up_rdata_out (up_ch_rdata_3_s),\n    .up_ready_out (up_ch_ready_3_s));\n\n  assign up_cm_sel_4 = up_cm_sel;\n  assign up_cm_enb_4 = up_cm_enb;\n  assign up_cm_addr_4 = up_cm_addr;\n  assign up_cm_wr_4 = up_cm_wr;\n  assign up_cm_wdata_4 = up_cm_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1202:1212", "    .up_rdata (up_ch_rdata_7),\n    .up_ready (up_ch_ready_7),\n    .up_rdata_out (up_ch_rdata_7_s),\n    .up_ready_out (up_ch_ready_7_s));\n\n  assign up_cm_sel_8 = up_cm_sel;\n  assign up_cm_enb_8 = up_cm_enb;\n  assign up_cm_addr_8 = up_cm_addr;\n  assign up_cm_wr_8 = up_cm_wr;\n  assign up_cm_wdata_8 = up_cm_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1474:1484", "    .up_ready_out (up_ch_ready_11_s));\n\n  assign up_cm_sel_12 = up_cm_sel;\n  assign up_cm_enb_12 = up_cm_enb;\n  assign up_cm_addr_12 = up_cm_addr;\n  assign up_cm_wr_12 = up_cm_wr;\n  assign up_cm_wdata_12 = up_cm_wdata;\n\n  axi_adxcvr_mdrp #(\n    .XCVR_ID (12),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1471:1481", "    .up_rdata (up_ch_rdata_11),\n    .up_ready (up_ch_ready_11),\n    .up_rdata_out (up_ch_rdata_11_s),\n    .up_ready_out (up_ch_ready_11_s));\n\n  assign up_cm_sel_12 = up_cm_sel;\n  assign up_cm_enb_12 = up_cm_enb;\n  assign up_cm_addr_12 = up_cm_addr;\n  assign up_cm_wr_12 = up_cm_wr;\n  assign up_cm_wdata_12 = up_cm_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1473:1483", "    .up_rdata_out (up_ch_rdata_11_s),\n    .up_ready_out (up_ch_ready_11_s));\n\n  assign up_cm_sel_12 = up_cm_sel;\n  assign up_cm_enb_12 = up_cm_enb;\n  assign up_cm_addr_12 = up_cm_addr;\n  assign up_cm_wr_12 = up_cm_wr;\n  assign up_cm_wdata_12 = up_cm_wdata;\n\n  axi_adxcvr_mdrp #(\n    .XCVR_ID (12),\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@934:944", "    .up_ready (up_ch_ready_3),\n    .up_rdata_out (up_ch_rdata_3_s),\n    .up_ready_out (up_ch_ready_3_s));\n\n  assign up_cm_sel_4 = up_cm_sel;\n  assign up_cm_enb_4 = up_cm_enb;\n  assign up_cm_addr_4 = up_cm_addr;\n  assign up_cm_wr_4 = up_cm_wr;\n  assign up_cm_wdata_4 = up_cm_wdata;\n\n  axi_adxcvr_mdrp #(\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1203:1213", "    .up_ready (up_ch_ready_7),\n    .up_rdata_out (up_ch_rdata_7_s),\n    .up_ready_out (up_ch_ready_7_s));\n\n  assign up_cm_sel_8 = up_cm_sel;\n  assign up_cm_enb_8 = up_cm_enb;\n  assign up_cm_addr_8 = up_cm_addr;\n  assign up_cm_wr_8 = up_cm_wr;\n  assign up_cm_wdata_8 = up_cm_wdata;\n\n  axi_adxcvr_mdrp #(\n"]], "Diff Content": {"Delete": [[1477, "  assign up_cm_enb_12 = up_cm_enb;\n"]], "Add": []}}