{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659094277903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659094277904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 08:31:17 2022 " "Processing started: Fri Jul 29 08:31:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659094277904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094277904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ElevadorFinal -c ElevadorFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ElevadorFinal -c ElevadorFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094277904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659094278376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659094278376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elevador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ELEVADOR-behavioral " "Found design unit 1: ELEVADOR-behavioral" {  } { { "Elevador.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Elevador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288412 ""} { "Info" "ISGN_ENTITY_NAME" "1 ELEVADOR " "Found entity 1: ELEVADOR" {  } { { "Elevador.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Elevador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "me_elevador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file me_elevador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ME_ELEVADOR-BEHAVIORAL " "Found design unit 1: ME_ELEVADOR-BEHAVIORAL" {  } { { "ME_Elevador.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/ME_Elevador.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288444 ""} { "Info" "ISGN_ENTITY_NAME" "1 ME_ELEVADOR " "Found entity 1: ME_ELEVADOR" {  } { { "ME_Elevador.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/ME_Elevador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-BEHAVIORAL " "Found design unit 1: TIMER-BEHAVIORAL" {  } { { "Timer.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Timer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288464 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "Timer.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARADOR-behavioral " "Found design unit 1: COMPARADOR-behavioral" {  } { { "Comparador.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Comparador.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288472 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPARADOR " "Found entity 1: COMPARADOR" {  } { { "Comparador.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Comparador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compara_destinos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compara_destinos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARA_DESTINOS-behavioral " "Found design unit 1: COMPARA_DESTINOS-behavioral" {  } { { "Compara_destinos.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Compara_destinos.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288530 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPARA_DESTINOS " "Found entity 1: COMPARA_DESTINOS" {  } { { "Compara_destinos.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Compara_destinos.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_7SEG-BEHAVIORAL " "Found design unit 1: BCD_7SEG-BEHAVIORAL" {  } { { "BCD_7SEG.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/BCD_7SEG.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288608 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_7SEG " "Found entity 1: BCD_7SEG" {  } { { "BCD_7SEG.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/BCD_7SEG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file separador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Separador-BEHAVORIAL " "Found design unit 1: Separador-BEHAVORIAL" {  } { { "Separador.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Separador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288623 ""} { "Info" "ISGN_ENTITY_NAME" "1 Separador " "Found entity 1: Separador" {  } { { "Separador.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Separador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seleciona_destino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seleciona_destino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SELECIONA_DESTINO-BEHAVORIAL " "Found design unit 1: SELECIONA_DESTINO-BEHAVORIAL" {  } { { "Seleciona_destino.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Seleciona_destino.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288639 ""} { "Info" "ISGN_ENTITY_NAME" "1 SELECIONA_DESTINO " "Found entity 1: SELECIONA_DESTINO" {  } { { "Seleciona_destino.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Seleciona_destino.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR-behavioral " "Found design unit 1: REGISTRADOR-behavioral" {  } { { "Registrador.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Registrador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288645 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR " "Found entity 1: REGISTRADOR" {  } { { "Registrador.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Registrador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROJETO-behavioral " "Found design unit 1: PROJETO-behavioral" {  } { { "Projeto.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Projeto.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288654 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROJETO " "Found entity 1: PROJETO" {  } { { "Projeto.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Projeto.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobe_desce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sobe_desce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOBE_DESCE-behavioral " "Found design unit 1: SOBE_DESCE-behavioral" {  } { { "Sobe_desce.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Sobe_desce.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288661 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOBE_DESCE " "Found entity 1: SOBE_DESCE" {  } { { "Sobe_desce.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Sobe_desce.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLADOR-BEHAVIORAL " "Found design unit 1: CONTROLADOR-BEHAVIORAL" {  } { { "Controlador.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Controlador.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288675 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLADOR " "Found entity 1: CONTROLADOR" {  } { { "Controlador.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Controlador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mede_distancia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mede_distancia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEDE_DISTANCIA-BEHAVORIAL " "Found design unit 1: MEDE_DISTANCIA-BEHAVORIAL" {  } { { "Mede_distancia.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Mede_distancia.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288684 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEDE_DISTANCIA " "Found entity 1: MEDE_DISTANCIA" {  } { { "Mede_distancia.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Mede_distancia.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_projeto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_projeto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_projeto-BEHAVORIAL " "Found design unit 1: TB_projeto-BEHAVORIAL" {  } { { "TB_Projeto.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TB_Projeto.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288709 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_projeto " "Found entity 1: TB_projeto" {  } { { "TB_Projeto.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TB_Projeto.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_andar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seletor_andar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SELETOR_ANDAR-BEHAVORIAL " "Found design unit 1: SELETOR_ANDAR-BEHAVORIAL" {  } { { "Seletor_andar.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Seletor_andar.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288726 ""} { "Info" "ISGN_ENTITY_NAME" "1 SELETOR_ANDAR " "Found entity 1: SELETOR_ANDAR" {  } { { "Seletor_andar.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Seletor_andar.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_Controlador-BEHAVORIAL " "Found design unit 1: TB_Controlador-BEHAVORIAL" {  } { { "TB_CONTROLADOR.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TB_CONTROLADOR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288740 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_Controlador " "Found entity 1: TB_Controlador" {  } { { "TB_CONTROLADOR.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TB_CONTROLADOR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_elevador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_elevador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_ELEVADOR-BEHAVIORAL " "Found design unit 1: TB_ELEVADOR-BEHAVIORAL" {  } { { "TB_ELEVADOR.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TB_ELEVADOR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288755 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_ELEVADOR " "Found entity 1: TB_ELEVADOR" {  } { { "TB_ELEVADOR.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TB_ELEVADOR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_TIMER-BEHAVIORAL " "Found design unit 1: TB_TIMER-BEHAVIORAL" {  } { { "TB_TIMER.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TB_TIMER.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288769 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_TIMER " "Found entity 1: TB_TIMER" {  } { { "TB_TIMER.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TB_TIMER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_separador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_separador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_SEparador-BEHAVORIAL " "Found design unit 1: TB_SEparador-BEHAVORIAL" {  } { { "Tb_SEPARADOR.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Tb_SEPARADOR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288784 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_Separador " "Found entity 1: TB_Separador" {  } { { "Tb_SEPARADOR.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Tb_SEPARADOR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_seletor_andar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_seletor_andar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_SELETOR_ANDAR-BEHAVORIAL " "Found design unit 1: TB_SELETOR_ANDAR-BEHAVORIAL" {  } { { "TB_SELETOR_ANDAR.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TB_SELETOR_ANDAR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288790 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_SELETOR_ANDAR " "Found entity 1: TB_SELETOR_ANDAR" {  } { { "TB_SELETOR_ANDAR.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TB_SELETOR_ANDAR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_seleciona_destino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_seleciona_destino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_SELECIONA_DESTINO-BEHAVORIAL " "Found design unit 1: TB_SELECIONA_DESTINO-BEHAVORIAL" {  } { { "TB_SELECIONA_DESTINO.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TB_SELECIONA_DESTINO.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288797 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_SELECIONA_DESTINO " "Found entity 1: TB_SELECIONA_DESTINO" {  } { { "TB_SELECIONA_DESTINO.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TB_SELECIONA_DESTINO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mede_distancia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mede_distancia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_mede_distancia-BEHAVORIAL " "Found design unit 1: TB_mede_distancia-BEHAVORIAL" {  } { { "TB_MEDE_DISTANCIA.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TB_MEDE_DISTANCIA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288816 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_mede_distancia " "Found entity 1: TB_mede_distancia" {  } { { "TB_MEDE_DISTANCIA.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TB_MEDE_DISTANCIA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_intel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_intel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_intel-SYN " "Found design unit 1: pll_intel-SYN" {  } { { "PLL_INTEL.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/PLL_INTEL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288818 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_INTEL " "Found entity 1: PLL_INTEL" {  } { { "PLL_INTEL.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/PLL_INTEL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_projeto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_projeto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_PROJETO-behavioral " "Found design unit 1: TOP_PROJETO-behavioral" {  } { { "TOP_Projeto.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TOP_Projeto.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288820 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_PROJETO " "Found entity 1: TOP_PROJETO" {  } { { "TOP_Projeto.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TOP_Projeto.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659094288820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094288820 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_Projeto " "Elaborating entity \"TOP_Projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659094289050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROJETO PROJETO:U02 " "Elaborating entity \"PROJETO\" for hierarchy \"PROJETO:U02\"" {  } { { "TOP_Projeto.vhd" "U02" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TOP_Projeto.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659094289121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ELEVADOR PROJETO:U02\|ELEVADOR:ELEVADOR_ESQUERDO " "Elaborating entity \"ELEVADOR\" for hierarchy \"PROJETO:U02\|ELEVADOR:ELEVADOR_ESQUERDO\"" {  } { { "Projeto.vhd" "ELEVADOR_ESQUERDO" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Projeto.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659094289154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARADOR PROJETO:U02\|ELEVADOR:ELEVADOR_ESQUERDO\|COMPARADOR:COMP " "Elaborating entity \"COMPARADOR\" for hierarchy \"PROJETO:U02\|ELEVADOR:ELEVADOR_ESQUERDO\|COMPARADOR:COMP\"" {  } { { "Elevador.vhd" "COMP" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Elevador.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659094289165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARA_DESTINOS PROJETO:U02\|ELEVADOR:ELEVADOR_ESQUERDO\|COMPARADOR:COMP\|COMPARA_DESTINOS:U001 " "Elaborating entity \"COMPARA_DESTINOS\" for hierarchy \"PROJETO:U02\|ELEVADOR:ELEVADOR_ESQUERDO\|COMPARADOR:COMP\|COMPARA_DESTINOS:U001\"" {  } { { "Comparador.vhd" "U001" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Comparador.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659094289210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOBE_DESCE PROJETO:U02\|ELEVADOR:ELEVADOR_ESQUERDO\|COMPARADOR:COMP\|SOBE_DESCE:U002 " "Elaborating entity \"SOBE_DESCE\" for hierarchy \"PROJETO:U02\|ELEVADOR:ELEVADOR_ESQUERDO\|COMPARADOR:COMP\|SOBE_DESCE:U002\"" {  } { { "Comparador.vhd" "U002" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Comparador.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659094289220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ME_ELEVADOR PROJETO:U02\|ELEVADOR:ELEVADOR_ESQUERDO\|ME_ELEVADOR:MAQ_ESTADOS " "Elaborating entity \"ME_ELEVADOR\" for hierarchy \"PROJETO:U02\|ELEVADOR:ELEVADOR_ESQUERDO\|ME_ELEVADOR:MAQ_ESTADOS\"" {  } { { "Elevador.vhd" "MAQ_ESTADOS" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Elevador.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659094289233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER PROJETO:U02\|ELEVADOR:ELEVADOR_ESQUERDO\|TIMER:U003 " "Elaborating entity \"TIMER\" for hierarchy \"PROJETO:U02\|ELEVADOR:ELEVADOR_ESQUERDO\|TIMER:U003\"" {  } { { "Elevador.vhd" "U003" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Elevador.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659094289595 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA Timer.vhd(29) " "VHDL Process Statement warning at Timer.vhd(29): signal \"i_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Timer.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659094289618 "|PROJETO|ELEVADOR:ELEVADOR_ESQUERDO|TIMER:U003"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR PROJETO:U02\|ELEVADOR:ELEVADOR_ESQUERDO\|REGISTRADOR:REGISTRADOR_ANDAR_ATUAL " "Elaborating entity \"REGISTRADOR\" for hierarchy \"PROJETO:U02\|ELEVADOR:ELEVADOR_ESQUERDO\|REGISTRADOR:REGISTRADOR_ANDAR_ATUAL\"" {  } { { "Elevador.vhd" "REGISTRADOR_ANDAR_ATUAL" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Elevador.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659094289619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLADOR PROJETO:U02\|CONTROLADOR:U_CONTROLADOR " "Elaborating entity \"CONTROLADOR\" for hierarchy \"PROJETO:U02\|CONTROLADOR:U_CONTROLADOR\"" {  } { { "Projeto.vhd" "U_CONTROLADOR" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Projeto.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659094289640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELETOR_ANDAR PROJETO:U02\|CONTROLADOR:U_CONTROLADOR\|SELETOR_ANDAR:U001 " "Elaborating entity \"SELETOR_ANDAR\" for hierarchy \"PROJETO:U02\|CONTROLADOR:U_CONTROLADOR\|SELETOR_ANDAR:U001\"" {  } { { "Controlador.vhd" "U001" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Controlador.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659094289651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECIONA_DESTINO PROJETO:U02\|CONTROLADOR:U_CONTROLADOR\|SELECIONA_DESTINO:U002 " "Elaborating entity \"SELECIONA_DESTINO\" for hierarchy \"PROJETO:U02\|CONTROLADOR:U_CONTROLADOR\|SELECIONA_DESTINO:U002\"" {  } { { "Controlador.vhd" "U002" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Controlador.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659094289733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEDE_DISTANCIA PROJETO:U02\|CONTROLADOR:U_CONTROLADOR\|MEDE_DISTANCIA:U003 " "Elaborating entity \"MEDE_DISTANCIA\" for hierarchy \"PROJETO:U02\|CONTROLADOR:U_CONTROLADOR\|MEDE_DISTANCIA:U003\"" {  } { { "Controlador.vhd" "U003" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Controlador.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659094289744 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_andar_E Mede_distancia.vhd(37) " "VHDL Process Statement warning at Mede_distancia.vhd(37): signal \"i_andar_E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mede_distancia.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Mede_distancia.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659094289746 "|TOP_Projeto|PROJETO:U02|CONTROLADOR:U_CONTROLADOR|MEDE_DISTANCIA:U003"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_andar_E Mede_distancia.vhd(38) " "VHDL Process Statement warning at Mede_distancia.vhd(38): signal \"i_andar_E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mede_distancia.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Mede_distancia.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659094289746 "|TOP_Projeto|PROJETO:U02|CONTROLADOR:U_CONTROLADOR|MEDE_DISTANCIA:U003"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_andar_D Mede_distancia.vhd(40) " "VHDL Process Statement warning at Mede_distancia.vhd(40): signal \"i_andar_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mede_distancia.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Mede_distancia.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659094289746 "|TOP_Projeto|PROJETO:U02|CONTROLADOR:U_CONTROLADOR|MEDE_DISTANCIA:U003"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_andar_D Mede_distancia.vhd(41) " "VHDL Process Statement warning at Mede_distancia.vhd(41): signal \"i_andar_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mede_distancia.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Mede_distancia.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659094289746 "|TOP_Projeto|PROJETO:U02|CONTROLADOR:U_CONTROLADOR|MEDE_DISTANCIA:U003"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Separador PROJETO:U02\|CONTROLADOR:U_CONTROLADOR\|Separador:U004 " "Elaborating entity \"Separador\" for hierarchy \"PROJETO:U02\|CONTROLADOR:U_CONTROLADOR\|Separador:U004\"" {  } { { "Controlador.vhd" "U004" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Controlador.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659094289774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7SEG PROJETO:U02\|BCD_7SEG:BCD_ESQUERDO " "Elaborating entity \"BCD_7SEG\" for hierarchy \"PROJETO:U02\|BCD_7SEG:BCD_ESQUERDO\"" {  } { { "Projeto.vhd" "BCD_ESQUERDO" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Projeto.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659094289781 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Timer.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Timer.vhd" 26 -1 0 } } { "Separador.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Separador.vhd" 15 -1 0 } } { "Separador.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Separador.vhd" 14 -1 0 } } { "Mede_distancia.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/Mede_distancia.vhd" 42 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1659094291131 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1659094291131 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_BCD_E_B GND " "Pin \"o_BCD_E_B\" is stuck at GND" {  } { { "TOP_Projeto.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TOP_Projeto.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659094291405 "|TOP_PROJETO|o_BCD_E_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_BCD_D_B GND " "Pin \"o_BCD_D_B\" is stuck at GND" {  } { { "TOP_Projeto.vhd" "" { Text "D:/felip/Documents/Estudos/Trabalho_01_VHDL/Trabalho_Final/ElevadorFinal/TOP_Projeto.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659094291405 "|TOP_PROJETO|o_BCD_D_B"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1659094291405 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659094291535 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659094293067 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659094293067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "393 " "Implemented 393 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659094293863 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659094293863 ""} { "Info" "ICUT_CUT_TM_LCELLS" "365 " "Implemented 365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659094293863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659094293863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659094293888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 08:31:33 2022 " "Processing ended: Fri Jul 29 08:31:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659094293888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659094293888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659094293888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659094293888 ""}
