

================================================================
== Vitis HLS Report for 'filter_kernel'
================================================================
* Date:           Wed Feb 26 23:19:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |                                                                                    |                                                                         |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
        |                                      Instance                                      |                                  Module                                 |   min   |   max   |    min    |    max   | min | max |                      Type                      |
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907                                   |filter_kernel_Pipeline_VITIS_LOOP_48_1                                   |       11|       11|   0.110 us|  0.110 us|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922  |filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4  |        ?|        ?|          ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939     |filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9     |        ?|        ?|          ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955               |filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11               |        ?|        ?|          ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970                                 |filter_kernel_Pipeline_VITIS_LOOP_147_14                                 |        ?|        ?|          ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                                 |filter_kernel_Pipeline_VITIS_LOOP_160_15                                 |        ?|        ?|          ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032                                |filter_kernel_Pipeline_VITIS_LOOP_222_20                                 |        3|       33|  30.000 ns|  0.330 us|    1|   31|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041                                |filter_kernel_Pipeline_VITIS_LOOP_237_21                                 |        3|        ?|  30.000 ns|         ?|    2|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049                                |filter_kernel_Pipeline_VITIS_LOOP_188_18                                 |        3|       33|  30.000 ns|  0.330 us|    1|   31|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060                                |filter_kernel_Pipeline_VITIS_LOOP_204_19                                 |        3|        ?|  30.000 ns|         ?|    2|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+---------------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  |      Trip     |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  |     Count     | Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+---------------+----------+
        |- process_rows                        |        ?|        ?|         ?|          -|          -|              ?|        no|
        | + process_cols                       |        ?|        ?|         ?|          -|          -|              ?|        no|
        |  ++ VITIS_LOOP_89_5_VITIS_LOOP_90_6  |        ?|        ?|         ?|          -|          -|              6|        no|
        |   +++ VITIS_LOOP_91_7                |        ?|        ?|         1|          -|          -|              ?|        no|
        |  ++ read_line                        |        ?|        ?|        13|          -|          -|  1 ~ 268435456|        no|
        |  ++ VITIS_LOOP_135_12                |        ?|        ?|         ?|          -|          -|              3|        no|
        |   +++ VITIS_LOOP_136_13              |        ?|        ?|         1|          -|          -|              ?|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+---------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   3871|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       38|   79|   10171|  22815|    -|
|Memory           |        9|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|   1455|    -|
|Register         |        -|    -|    5356|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       47|   79|   15527|  28141|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       16|   35|      14|     52|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                      Instance                                      |                                  Module                                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+------+------+-----+
    |control_r_s_axi_U                                                                   |control_r_s_axi                                                          |        0|   0|   170|   296|    0|
    |control_s_axi_U                                                                     |control_s_axi                                                            |        0|   0|   332|   371|    0|
    |grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955               |filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11               |        0|   7|  1258|  2124|    0|
    |grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970                                 |filter_kernel_Pipeline_VITIS_LOOP_147_14                                 |        0|   0|    28|   114|    0|
    |grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                                 |filter_kernel_Pipeline_VITIS_LOOP_160_15                                 |        0|  45|  4605|  7471|    0|
    |grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049                                |filter_kernel_Pipeline_VITIS_LOOP_188_18                                 |        0|   0|   163|  2464|    0|
    |grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060                                |filter_kernel_Pipeline_VITIS_LOOP_204_19                                 |        0|   0|   192|  1100|    0|
    |grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032                                |filter_kernel_Pipeline_VITIS_LOOP_222_20                                 |        0|   0|   220|  3301|    0|
    |grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041                                |filter_kernel_Pipeline_VITIS_LOOP_237_21                                 |        0|   0|   199|  1776|    0|
    |grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907                                   |filter_kernel_Pipeline_VITIS_LOOP_48_1                                   |        0|   0|   306|   147|    0|
    |grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922  |filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4  |        0|   0|   234|   589|    0|
    |grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939     |filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9     |        0|   0|   389|   888|    0|
    |gmem0_m_axi_U                                                                       |gmem0_m_axi                                                              |       15|   0|   776|   869|    0|
    |gmem1_m_axi_U                                                                       |gmem1_m_axi                                                              |       23|   0|   937|   946|    0|
    |mul_31ns_31ns_62_1_1_U167                                                           |mul_31ns_31ns_62_1_1                                                     |        0|   4|     0|    24|    0|
    |mul_32ns_31ns_63_1_1_U168                                                           |mul_32ns_31ns_63_1_1                                                     |        0|   4|     0|    21|    0|
    |mul_32s_32s_32_1_1_U169                                                             |mul_32s_32s_32_1_1                                                       |        0|   3|     0|    21|    0|
    |mul_64ns_64ns_128_3_1_U170                                                          |mul_64ns_64ns_128_3_1                                                    |        0|  16|   362|   194|    0|
    |sparsemux_7_2_8_1_1_U171                                                            |sparsemux_7_2_8_1_1                                                      |        0|   0|     0|     9|    0|
    |sparsemux_7_2_8_1_1_U172                                                            |sparsemux_7_2_8_1_1                                                      |        0|   0|     0|     9|    0|
    |sparsemux_7_2_8_1_1_U173                                                            |sparsemux_7_2_8_1_1                                                      |        0|   0|     0|     9|    0|
    |sparsemux_7_2_8_1_1_U174                                                            |sparsemux_7_2_8_1_1                                                      |        0|   0|     0|     9|    0|
    |sparsemux_7_2_8_1_1_U175                                                            |sparsemux_7_2_8_1_1                                                      |        0|   0|     0|     9|    0|
    |sparsemux_7_2_8_1_1_U176                                                            |sparsemux_7_2_8_1_1                                                      |        0|   0|     0|     9|    0|
    |sparsemux_7_2_8_1_1_U177                                                            |sparsemux_7_2_8_1_1                                                      |        0|   0|     0|     9|    0|
    |sparsemux_7_2_8_1_1_U178                                                            |sparsemux_7_2_8_1_1                                                      |        0|   0|     0|     9|    0|
    |sparsemux_7_2_8_1_1_U179                                                            |sparsemux_7_2_8_1_1                                                      |        0|   0|     0|     9|    0|
    |sparsemux_7_2_8_1_1_U180                                                            |sparsemux_7_2_8_1_1                                                      |        0|   0|     0|     9|    0|
    |sparsemux_7_2_8_1_1_U181                                                            |sparsemux_7_2_8_1_1                                                      |        0|   0|     0|     9|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                               |                                                                         |       38|  79| 10171| 22815|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buffer_U    |line_buffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    |line_buffer_1_U  |line_buffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    |line_buffer_2_U  |line_buffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    |line_buffer_3_U  |line_buffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    |line_buffer_4_U  |line_buffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    |line_buffer_5_U  |line_buffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    |line_buffer_6_U  |line_buffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    |line_buffer_7_U  |line_buffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    |line_buffer_8_U  |line_buffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                           |        9|  0|   0|    0| 17280|   72|     9|       138240|
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln114_1_fu_1948_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln114_2_fu_1953_p2                |         +|   0|  0|  70|          63|          63|
    |add_ln114_3_fu_1958_p2                |         +|   0|  0|  39|          32|           6|
    |add_ln114_4_fu_1964_p2                |         +|   0|  0|  39|          32|           6|
    |add_ln114_fu_1942_p2                  |         +|   0|  0|  39|          32|           5|
    |add_ln115_fu_1931_p2                  |         +|   0|  0|  39|          32|          32|
    |add_ln116_fu_2086_p2                  |         +|   0|  0|  71|          64|          64|
    |add_ln119_2_fu_2005_p2                |         +|   0|  0|  33|          33|          33|
    |add_ln119_fu_1936_p2                  |         +|   0|  0|  39|          32|          32|
    |add_ln135_fu_2129_p2                  |         +|   0|  0|  10|           2|           1|
    |add_ln136_fu_2180_p2                  |         +|   0|  0|  38|          31|           1|
    |add_ln186_fu_2849_p2                  |         +|   0|  0|  71|          64|          64|
    |add_ln188_fu_2892_p2                  |         +|   0|  0|  14|           6|           6|
    |add_ln200_fu_2927_p2                  |         +|   0|  0|  39|          32|          32|
    |add_ln202_1_fu_2958_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln202_fu_2941_p2                  |         +|   0|  0|  36|          29|           1|
    |add_ln219_fu_2617_p2                  |         +|   0|  0|  71|          64|          64|
    |add_ln220_fu_2632_p2                  |         +|   0|  0|  71|          64|          64|
    |add_ln222_fu_2676_p2                  |         +|   0|  0|  14|           6|           6|
    |add_ln232_fu_2711_p2                  |         +|   0|  0|  39|          32|          32|
    |add_ln234_1_fu_2742_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln234_fu_2725_p2                  |         +|   0|  0|  36|          29|           1|
    |add_ln235_fu_2757_p2                  |         +|   0|  0|  71|          64|          64|
    |add_ln85_1_fu_1467_p2                 |         +|   0|  0|  39|          32|          32|
    |add_ln85_fu_1481_p2                   |         +|   0|  0|  38|          31|           1|
    |add_ln89_1_fu_1537_p2                 |         +|   0|  0|  11|           3|           1|
    |add_ln89_fu_1547_p2                   |         +|   0|  0|  10|           2|           1|
    |add_ln91_fu_1614_p2                   |         +|   0|  0|  10|           2|           1|
    |grp_fu_1161_p2                        |         +|   0|  0|  39|          32|          32|
    |indvars_iv_next122_fu_1513_p2         |         +|   0|  0|  38|          31|           1|
    |remaining_channels_1_fu_2983_p2       |         +|   0|  0|  38|          31|           6|
    |remaining_channels_fu_2792_p2         |         +|   0|  0|  38|          31|           6|
    |sub192_fu_1363_p2                     |         +|   0|  0|  39|          32|           2|
    |sub_fu_1358_p2                        |         +|   0|  0|  39|          32|           2|
    |grp_fu_1229_p2                        |         -|   0|  0|  39|           1|          32|
    |grp_fu_1245_p2                        |         -|   0|  0|  35|           1|          28|
    |sub342_fu_2989_p2                     |         -|   0|  0|  14|           6|           5|
    |sub_ln114_fu_1925_p2                  |         -|   0|  0|  71|          64|          64|
    |sub_ln119_fu_2026_p2                  |         -|   0|  0|  33|          33|          33|
    |sub_ln183_fu_2824_p2                  |         -|   0|  0|  13|           1|           5|
    |sub_ln188_fu_2918_p2                  |         -|   0|  0|  13|           1|           5|
    |sub_ln217_fu_2592_p2                  |         -|   0|  0|  13|           1|           5|
    |sub_ln222_fu_2702_p2                  |         -|   0|  0|  13|           1|           5|
    |sub_ln58_fu_1314_p2                   |         -|   0|  0|  71|          64|          64|
    |sub_ln85_1_fu_1377_p2                 |         -|   0|  0|  40|           1|          33|
    |sub_ln85_2_fu_1430_p2                 |         -|   0|  0|  32|           3|          32|
    |sub_ln85_3_fu_1451_p2                 |         -|   0|  0|  32|          32|          32|
    |sub_ln85_fu_1368_p2                   |         -|   0|  0|  39|           1|          32|
    |and_ln155_1_fu_2529_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln155_2_fu_2524_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln155_fu_1498_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln89_fu_1565_p2                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_on_subcall_done      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op722_writeresp_state68  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op725_writeresp_state68  |       and|   0|  0|   2|           1|           1|
    |sel_tmp13_fu_2165_p2                  |       and|   0|  0|   2|           1|           1|
    |sel_tmp14_fu_2302_p2                  |       and|   0|  0|   2|           1|           1|
    |sel_tmp22_fu_2315_p2                  |       and|   0|  0|   2|           1|           1|
    |sel_tmp30_fu_2346_p2                  |       and|   0|  0|   2|           1|           1|
    |sel_tmp38_fu_2397_p2                  |       and|   0|  0|   2|           1|           1|
    |sel_tmp46_fu_2410_p2                  |       and|   0|  0|   2|           1|           1|
    |sel_tmp50_fu_2423_p2                  |       and|   0|  0|   2|           1|           1|
    |sel_tmp54_fu_2436_p2                  |       and|   0|  0|   2|           1|           1|
    |tmp62_fu_2340_p2                      |       and|   0|  0|   2|           1|           1|
    |cmp155_fu_1487_p2                     |      icmp|   0|  0|  39|          32|          32|
    |cmp193_fu_1970_p2                     |      icmp|   0|  0|  39|          32|          32|
    |cmp237_fu_1492_p2                     |      icmp|   0|  0|  38|          31|           1|
    |cmp2538_fu_1259_p2                    |      icmp|   0|  0|  39|          32|           1|
    |empty_50_fu_1265_p2                   |      icmp|   0|  0|  39|          32|           1|
    |empty_52_fu_2032_p2                   |      icmp|   0|  0|  71|          64|          64|
    |empty_54_fu_2383_p2                   |      icmp|   0|  0|  38|          31|           1|
    |empty_56_fu_2906_p2                   |      icmp|   0|  0|  40|          33|          33|
    |empty_58_fu_2690_p2                   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln114_1_fu_1878_p2               |      icmp|   0|  0|  40|          33|          33|
    |icmp_ln114_2_fu_1907_p2               |      icmp|   0|  0|  70|          63|           5|
    |icmp_ln114_3_fu_1989_p2               |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln114_4_fu_2010_p2               |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln114_fu_1891_p2                 |      icmp|   0|  0|  40|          33|          33|
    |icmp_ln135_fu_2123_p2                 |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln136_fu_2175_p2                 |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln155_fu_2518_p2                 |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln200_fu_2935_p2                 |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln232_fu_2719_p2                 |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln85_fu_1476_p2                  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln87_fu_1508_p2                  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln89_fu_1531_p2                  |      icmp|   0|  0|  11|           3|           3|
    |icmp_ln90_fu_1553_p2                  |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln91_fu_1609_p2                  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln99_fu_1599_p2                  |      icmp|   0|  0|  38|          31|           1|
    |sel_tmp11_fu_2153_p2                  |      icmp|   0|  0|  10|           2|           1|
    |sel_tmp12_fu_2159_p2                  |      icmp|   0|  0|  10|           2|           1|
    |sel_tmp1_fu_2141_p2                   |      icmp|   0|  0|  10|           2|           1|
    |sel_tmp27_fu_2328_p2                  |      icmp|   0|  0|  38|          31|           1|
    |sel_tmp29_fu_2334_p2                  |      icmp|   0|  0|  38|          31|           1|
    |sel_tmp2_fu_2271_p2                   |      icmp|   0|  0|  38|          31|           1|
    |sel_tmp3_fu_2277_p2                   |      icmp|   0|  0|  38|          31|           1|
    |sel_tmp_fu_2135_p2                    |      icmp|   0|  0|  10|           2|           1|
    |ap_block_state32_io                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state40                      |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done       |        or|   0|  0|   2|           1|           1|
    |ap_block_state68                      |        or|   0|  0|   2|           1|           1|
    |cond292_fu_1593_p2                    |        or|   0|  0|   2|           1|           1|
    |empty_53_fu_2359_p2                   |        or|   0|  0|   2|           2|           2|
    |sel_tmp6_fu_2289_p2                   |        or|   0|  0|   2|           1|           1|
    |tmp60_fu_2147_p2                      |        or|   0|  0|   2|           1|           1|
    |tmp61_fu_2283_p2                      |        or|   0|  0|   2|           1|           1|
    |axie4_idx_1_fu_2806_p3                |    select|   0|  0|  28|           1|          28|
    |axie4_idx_fu_2574_p3                  |    select|   0|  0|  28|           1|          28|
    |byte_offset_1_fu_2830_p3              |    select|   0|  0|   5|           1|           5|
    |byte_offset_fu_2598_p3                |    select|   0|  0|   5|           1|           5|
    |indvars_iv_next62_fu_1579_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln114_1_fu_1913_p3             |    select|   0|  0|  62|           1|          62|
    |select_ln114_2_fu_1993_p3             |    select|   0|  0|  64|           1|          64|
    |select_ln114_3_fu_2015_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln114_fu_1896_p3               |    select|   0|  0|  31|           1|          31|
    |select_ln115_fu_2066_p3               |    select|   0|  0|  28|           1|          28|
    |select_ln85_fu_1407_p3                |    select|   0|  0|  32|           1|          32|
    |select_ln89_1_fu_1571_p3              |    select|   0|  0|   2|           1|           2|
    |smax105_fu_1443_p3                    |    select|   0|  0|  32|           1|           2|
    |smax26_fu_1271_p3                     |    select|   0|  0|  31|           1|          31|
    |smax_fu_1289_p3                       |    select|   0|  0|  31|           1|          31|
    |storemerge325_fu_2441_p3              |    select|   0|  0|   8|           1|           8|
    |storemerge328_fu_2428_p3              |    select|   0|  0|   8|           1|           8|
    |storemerge331_fu_2415_p3              |    select|   0|  0|   8|           1|           8|
    |storemerge335_fu_2402_p3              |    select|   0|  0|   8|           1|           8|
    |storemerge338_fu_2389_p3              |    select|   0|  0|   8|           1|           8|
    |storemerge341_fu_2351_p3              |    select|   0|  0|   8|           1|           8|
    |storemerge343_fu_2320_p3              |    select|   0|  0|   8|           1|           8|
    |storemerge346_fu_2307_p3              |    select|   0|  0|   8|           1|           8|
    |storemerge349_fu_2294_p3              |    select|   0|  0|   8|           1|           8|
    |storemerge_fu_2264_p3                 |    select|   0|  0|   8|           1|           8|
    |umax106_fu_2036_p3                    |    select|   0|  0|  64|           1|          64|
    |umax1_fu_2911_p3                      |    select|   0|  0|   5|           1|           5|
    |umax_fu_2695_p3                       |    select|   0|  0|   5|           1|           5|
    |window_18_fu_1761_p2                  |    select|   0|  0|   8|           1|           8|
    |window_18_fu_1761_p4                  |    select|   0|  0|   8|           1|           8|
    |window_18_fu_1761_p6                  |    select|   0|  0|   8|           1|           8|
    |j_1_cast_not_fu_1587_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln114_fu_1999_p2                  |       xor|   0|  0|  64|          64|           2|
    |xor_ln119_fu_2042_p2                  |       xor|   0|  0|  64|          64|           2|
    |xor_ln85_fu_1402_p2                   |       xor|   0|  0|  32|          32|           2|
    |xor_ln89_fu_1559_p2                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0|3871|        2560|        2320|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  531|        107|    1|        107|
    |ap_sig_allocacmp_window_10_load    |    9|          2|    8|         16|
    |ap_sig_allocacmp_window_11_load    |    9|          2|    8|         16|
    |ap_sig_allocacmp_window_9_load     |    9|          2|    8|         16|
    |axie4_data300_0_lcssa_reg_897      |    9|          2|  128|        256|
    |col_reg_753                        |    9|          2|   31|         62|
    |gmem0_0_ARADDR                     |   17|          4|   64|        256|
    |gmem0_blk_n_AR                     |    9|          2|    1|          2|
    |gmem0_blk_n_R                      |    9|          2|    1|          2|
    |gmem1_0_ARADDR                     |   21|          5|   64|        320|
    |gmem1_0_AWADDR                     |   21|          5|   64|        320|
    |gmem1_0_WDATA                      |   21|          5|  128|        640|
    |gmem1_blk_n_AR                     |    9|          2|    1|          2|
    |gmem1_blk_n_AW                     |    9|          2|    1|          2|
    |gmem1_blk_n_B                      |    9|          2|    1|          2|
    |gmem1_blk_n_R                      |    9|          2|    1|          2|
    |gmem1_blk_n_W                      |    9|          2|    1|          2|
    |grp_fu_1078_p0                     |   13|          3|   32|         96|
    |grp_load_fu_1134_p1                |   13|          3|    8|         24|
    |grp_load_fu_1139_p1                |   13|          3|    8|         24|
    |grp_load_fu_1144_p1                |   13|          3|    8|         24|
    |i_2_reg_864                        |    9|          2|    2|          4|
    |i_reg_776                          |    9|          2|    2|          4|
    |indvar_flatten55_reg_765           |    9|          2|    3|          6|
    |indvars_iv5_reg_853                |    9|          2|   64|        128|
    |j_1_reg_831                        |    9|          2|   32|         64|
    |j_reg_787                          |    9|          2|    2|          4|
    |k_1_reg_798                        |    9|          2|    2|          4|
    |k_5_reg_876                        |    9|          2|   31|         62|
    |line_buffer_1_address0             |   13|          3|   11|         33|
    |line_buffer_1_ce0                  |   13|          3|    1|          3|
    |line_buffer_1_d0                   |   13|          3|    8|         24|
    |line_buffer_1_we0                  |   13|          3|    1|          3|
    |line_buffer_2_address0             |   13|          3|   11|         33|
    |line_buffer_2_ce0                  |   13|          3|    1|          3|
    |line_buffer_2_d0                   |   13|          3|    8|         24|
    |line_buffer_2_we0                  |   13|          3|    1|          3|
    |line_buffer_3_address0             |   13|          3|   11|         33|
    |line_buffer_3_address0_local       |   13|          3|   11|         33|
    |line_buffer_3_ce0                  |   13|          3|    1|          3|
    |line_buffer_3_d0                   |   13|          3|    8|         24|
    |line_buffer_3_we0                  |   13|          3|    1|          3|
    |line_buffer_4_address0             |   13|          3|   11|         33|
    |line_buffer_4_address0_local       |   13|          3|   11|         33|
    |line_buffer_4_ce0                  |   13|          3|    1|          3|
    |line_buffer_4_d0                   |   13|          3|    8|         24|
    |line_buffer_4_we0                  |   13|          3|    1|          3|
    |line_buffer_5_address0             |   13|          3|   11|         33|
    |line_buffer_5_address0_local       |   13|          3|   11|         33|
    |line_buffer_5_ce0                  |   13|          3|    1|          3|
    |line_buffer_5_d0                   |   13|          3|    8|         24|
    |line_buffer_5_we0                  |   13|          3|    1|          3|
    |line_buffer_6_address0             |   17|          4|   11|         44|
    |line_buffer_6_ce0                  |   17|          4|    1|          4|
    |line_buffer_6_d0                   |   13|          3|    8|         24|
    |line_buffer_6_we0                  |   13|          3|    1|          3|
    |line_buffer_7_address0             |   17|          4|   11|         44|
    |line_buffer_7_ce0                  |   17|          4|    1|          4|
    |line_buffer_7_d0                   |   13|          3|    8|         24|
    |line_buffer_7_we0                  |   13|          3|    1|          3|
    |line_buffer_8_address0             |   17|          4|   11|         44|
    |line_buffer_8_ce0                  |   17|          4|    1|          4|
    |line_buffer_8_d0                   |   13|          3|    8|         24|
    |line_buffer_8_we0                  |   13|          3|    1|          3|
    |line_buffer_address0               |   13|          3|   11|         33|
    |line_buffer_ce0                    |   13|          3|    1|          3|
    |line_buffer_d0                     |   13|          3|    8|         24|
    |line_buffer_we0                    |   13|          3|    1|          3|
    |output_axie4_data_0_lcssa_reg_887  |    9|          2|  128|        256|
    |phi_ln114_1_reg_842                |    9|          2|   63|        126|
    |phi_ln114_reg_809                  |    9|          2|   32|         64|
    |phi_mul_fu_236                     |    9|          2|   32|         64|
    |row_fu_240                         |    9|          2|   31|         62|
    |tripcount_iv_reg_820               |    9|          2|   32|         64|
    |window_10_fu_432                   |    9|          2|    8|         16|
    |window_11_fu_436                   |    9|          2|    8|         16|
    |window_9_fu_428                    |    9|          2|    8|         16|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              | 1455|        319| 1269|       3853|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                               Name                                              |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln114_1_reg_3612                                                                             |   64|   0|   64|          0|
    |add_ln114_2_reg_3617                                                                             |   63|   0|   63|          0|
    |add_ln114_3_reg_3622                                                                             |   32|   0|   32|          0|
    |add_ln114_4_reg_3627                                                                             |   32|   0|   32|          0|
    |add_ln114_reg_3607                                                                               |   32|   0|   32|          0|
    |add_ln115_reg_3596                                                                               |   32|   0|   32|          0|
    |add_ln119_reg_3601                                                                               |   32|   0|   32|          0|
    |add_ln135_reg_3762                                                                               |    2|   0|    2|          0|
    |add_ln85_1_reg_3483                                                                              |   32|   0|   32|          0|
    |add_ln85_reg_3491                                                                                |   31|   0|   31|          0|
    |add_ln89_1_reg_3531                                                                              |    3|   0|    3|          0|
    |and_ln155_1_reg_3814                                                                             |    1|   0|    1|          0|
    |and_ln155_reg_3501                                                                               |    1|   0|    1|          0|
    |and_ln89_reg_3536                                                                                |    1|   0|    1|          0|
    |ap_CS_fsm                                                                                        |  106|   0|  106|          0|
    |axie4_data300_0_lcssa_reg_897                                                                    |  128|   0|  128|          0|
    |axie4_data_3_loc_fu_292                                                                          |  128|   0|  128|          0|
    |axie4_data_4_reg_4078                                                                            |  128|   0|  128|          0|
    |axie4_data_reg_3724                                                                              |  128|   0|  128|          0|
    |axie4_idx_1_reg_4053                                                                             |   28|   0|   28|          0|
    |axie4_idx_reg_3931                                                                               |   28|   0|   28|          0|
    |bound67_reg_3461                                                                                 |   63|   0|   63|          0|
    |byte_offset_1_reg_4058                                                                           |    5|   0|    5|          0|
    |byte_offset_reg_3936                                                                             |    5|   0|    5|          0|
    |channels_read_reg_3067                                                                           |   32|   0|   32|          0|
    |cmp155_reg_3496                                                                                  |    1|   0|    1|          0|
    |cmp193_reg_3632                                                                                  |    1|   0|    1|          0|
    |cmp2538_reg_3353                                                                                 |    1|   0|    1|          0|
    |col_reg_753                                                                                      |   31|   0|   31|          0|
    |cond292_reg_3554                                                                                 |    1|   0|    1|          0|
    |empty_49_reg_3121                                                                                |   31|   0|   31|          0|
    |empty_50_reg_3359                                                                                |    1|   0|    1|          0|
    |filter_divisor_read_reg_3101                                                                     |   32|   0|   32|          0|
    |gmem1_addr_1_reg_4071                                                                            |   64|   0|   64|          0|
    |gmem1_addr_2_reg_4020                                                                            |   64|   0|   64|          0|
    |gmem1_addr_3_reg_4125                                                                            |   64|   0|   64|          0|
    |gmem1_addr_reg_3959                                                                              |   64|   0|   64|          0|
    |grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_start_reg               |    1|   0|    1|          0|
    |grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_start_reg                                 |    1|   0|    1|          0|
    |grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_start_reg                                 |    1|   0|    1|          0|
    |grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_start_reg                                |    1|   0|    1|          0|
    |grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_start_reg                                |    1|   0|    1|          0|
    |grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_start_reg                                |    1|   0|    1|          0|
    |grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_start_reg                                |    1|   0|    1|          0|
    |grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_ap_start_reg                                   |    1|   0|    1|          0|
    |grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_ap_start_reg  |    1|   0|    1|          0|
    |grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_ap_start_reg     |    1|   0|    1|          0|
    |height_read_reg_3086                                                                             |   32|   0|   32|          0|
    |i_2_reg_864                                                                                      |    2|   0|    2|          0|
    |i_reg_776                                                                                        |    2|   0|    2|          0|
    |icmp_ln200_reg_4116                                                                              |    1|   0|    1|          0|
    |icmp_ln232_reg_4000                                                                              |    1|   0|    1|          0|
    |icmp_ln99_reg_3558                                                                               |    1|   0|    1|          0|
    |indvar_flatten55_reg_765                                                                         |    3|   0|    3|          0|
    |indvars_iv5_reg_853                                                                              |   64|   0|   64|          0|
    |indvars_iv_next122_reg_3515                                                                      |   31|   0|   31|          0|
    |indvars_iv_next62_reg_3549                                                                       |    2|   0|    2|          0|
    |input_axie4_data_reg_3966                                                                        |  128|   0|  128|          0|
    |input_image_read_reg_3114                                                                        |   64|   0|   64|          0|
    |j_1_reg_831                                                                                      |   32|   0|   32|          0|
    |j_reg_787                                                                                        |    2|   0|    2|          0|
    |k_1_reg_798                                                                                      |    2|   0|    2|          0|
    |k_5_reg_876                                                                                      |   31|   0|   31|          0|
    |line_buffer_1_load_reg_3734                                                                      |    8|   0|    8|          0|
    |line_buffer_2_load_reg_3739                                                                      |    8|   0|    8|          0|
    |line_buffer_6_load_reg_3744                                                                      |    8|   0|    8|          0|
    |line_buffer_7_load_reg_3749                                                                      |    8|   0|    8|          0|
    |line_buffer_8_load_reg_3754                                                                      |    8|   0|    8|          0|
    |line_buffer_load_reg_3729                                                                        |    8|   0|    8|          0|
    |mul_ln114_reg_3719                                                                               |  128|   0|  128|          0|
    |mul_ln58_reg_3370                                                                                |   62|   0|   62|          0|
    |next_axie4_data_reg_4132                                                                         |  128|   0|  128|          0|
    |next_input_axie4_data_reg_4027                                                                   |  128|   0|  128|          0|
    |next_output_axie4_data_reg_4032                                                                  |  128|   0|  128|          0|
    |output_axie4_data_0_lcssa_reg_887                                                                |  128|   0|  128|          0|
    |output_axie4_data_2_loc_fu_284                                                                   |  128|   0|  128|          0|
    |output_axie4_data_reg_3971                                                                       |  128|   0|  128|          0|
    |output_image_read_reg_3106                                                                       |   64|   0|   64|          0|
    |phi_ln114_1_reg_842                                                                              |   63|   0|   63|          0|
    |phi_ln114_reg_809                                                                                |   32|   0|   32|          0|
    |phi_mul_fu_236                                                                                   |   32|   0|   32|          0|
    |phi_mul_load_reg_3477                                                                            |   32|   0|   32|          0|
    |reg_1183                                                                                         |   32|   0|   32|          0|
    |reg_1187                                                                                         |    8|   0|    8|          0|
    |reg_1192                                                                                         |    8|   0|    8|          0|
    |reg_1197                                                                                         |    8|   0|    8|          0|
    |reg_1202                                                                                         |    8|   0|    8|          0|
    |reg_1208                                                                                         |    8|   0|    8|          0|
    |reg_1214                                                                                         |    8|   0|    8|          0|
    |reg_1220                                                                                         |   32|   0|   32|          0|
    |reg_1225                                                                                         |   28|   0|   28|          0|
    |remaining_channels_1_reg_4137                                                                    |   31|   0|   31|          0|
    |remaining_channels_reg_4037                                                                      |   31|   0|   31|          0|
    |row_fu_240                                                                                       |   31|   0|   31|          0|
    |sel_tmp13_reg_3785                                                                               |    1|   0|    1|          0|
    |sel_tmp1_reg_3773                                                                                |    1|   0|    1|          0|
    |sel_tmp_reg_3767                                                                                 |    1|   0|    1|          0|
    |select_ln114_reg_3583                                                                            |   31|   0|   31|          0|
    |select_ln89_1_reg_3543                                                                           |    2|   0|    2|          0|
    |sext_ln114_reg_3570                                                                              |   33|   0|   33|          0|
    |sext_ln182_reg_4093                                                                              |   29|   0|   29|          0|
    |sext_ln183_reg_4098                                                                              |   32|   0|   32|          0|
    |sext_ln216_reg_3977                                                                              |   29|   0|   29|          0|
    |sext_ln217_reg_3982                                                                              |   32|   0|   32|          0|
    |sext_ln75_1_reg_3409                                                                             |   33|   0|   33|          0|
    |sext_ln85_1_reg_3450                                                                             |   59|   0|   63|          4|
    |sext_ln85_2_reg_3455                                                                             |   64|   0|   64|          0|
    |sext_ln85_reg_3445                                                                               |   60|   0|   64|          4|
    |smax26_reg_3364                                                                                  |   31|   0|   31|          0|
    |sub192_reg_3420                                                                                  |   32|   0|   32|          0|
    |sub342_reg_4142                                                                                  |    5|   0|    5|          0|
    |sub_ln114_reg_3588                                                                               |   64|   0|   64|          0|
    |sub_ln119_reg_3688                                                                               |   33|   0|   33|          0|
    |sub_ln188_reg_4103                                                                               |    5|   0|    5|          0|
    |sub_ln222_reg_3987                                                                               |    5|   0|    5|          0|
    |sub_ln58_reg_3377                                                                                |   64|   0|   64|          0|
    |sub_ln85_1_reg_3435                                                                              |   33|   0|   33|          0|
    |sub_ln85_3_cast_reg_3471                                                                         |   64|   0|   64|          0|
    |sub_ln85_reg_3425                                                                                |   32|   0|   32|          0|
    |sub_reg_3415                                                                                     |   32|   0|   32|          0|
    |tmp60_reg_3780                                                                                   |    1|   0|    1|          0|
    |tmp_16_reg_4042                                                                                  |    1|   0|    1|          0|
    |tmp_19_reg_3920                                                                                  |    1|   0|    1|          0|
    |tmp_s_reg_3466                                                                                   |   63|   0|   64|          1|
    |tripcount_iv_reg_820                                                                             |   32|   0|   32|          0|
    |trunc_ln114_reg_3578                                                                             |   31|   0|   31|          0|
    |trunc_ln183_reg_4048                                                                             |    4|   0|    4|          0|
    |trunc_ln1_reg_3948                                                                               |   60|   0|   60|          0|
    |trunc_ln200_reg_4111                                                                             |   31|   0|   31|          0|
    |trunc_ln217_reg_3926                                                                             |    4|   0|    4|          0|
    |trunc_ln232_reg_3995                                                                             |   31|   0|   31|          0|
    |trunc_ln2_reg_4120                                                                               |   60|   0|   60|          0|
    |trunc_ln3_reg_3698                                                                               |   60|   0|   60|          0|
    |trunc_ln4_reg_4004                                                                               |   60|   0|   60|          0|
    |trunc_ln5_reg_4009                                                                               |   60|   0|   60|          0|
    |trunc_ln85_1_reg_3440                                                                            |    5|   0|    5|          0|
    |trunc_ln85_reg_3430                                                                              |    5|   0|    5|          0|
    |trunc_ln9_reg_3943                                                                               |   60|   0|   60|          0|
    |trunc_ln_reg_4066                                                                                |   60|   0|   60|          0|
    |width_read_reg_3092                                                                              |   32|   0|   32|          0|
    |window_10_fu_432                                                                                 |    8|   0|    8|          0|
    |window_11_fu_436                                                                                 |    8|   0|    8|          0|
    |window_12_fu_440                                                                                 |    8|   0|    8|          0|
    |window_13_fu_444                                                                                 |    8|   0|    8|          0|
    |window_14_fu_448                                                                                 |    8|   0|    8|          0|
    |window_15_0128_fu_256                                                                            |    8|   0|    8|          0|
    |window_15_0128_load_1_reg_3833                                                                   |    8|   0|    8|          0|
    |window_15_fu_452                                                                                 |    8|   0|    8|          0|
    |window_15_load_1_reg_3905                                                                        |    8|   0|    8|          0|
    |window_16_0129_fu_260                                                                            |    8|   0|    8|          0|
    |window_16_0129_load_1_reg_3838                                                                   |    8|   0|    8|          0|
    |window_16_fu_456                                                                                 |    8|   0|    8|          0|
    |window_16_load_1_reg_3910                                                                        |    8|   0|    8|          0|
    |window_17_0130_fu_264                                                                            |    8|   0|    8|          0|
    |window_17_0130_load_1_reg_3843                                                                   |    8|   0|    8|          0|
    |window_17_fu_460                                                                                 |    8|   0|    8|          0|
    |window_17_load_1_reg_3915                                                                        |    8|   0|    8|          0|
    |window_1_fu_396                                                                                  |    8|   0|    8|          0|
    |window_24_0131_fu_268                                                                            |    8|   0|    8|          0|
    |window_24_0131_load_1_reg_3848                                                                   |    8|   0|    8|          0|
    |window_25_0132_fu_272                                                                            |    8|   0|    8|          0|
    |window_25_0132_load_1_reg_3853                                                                   |    8|   0|    8|          0|
    |window_26_0133_fu_276                                                                            |    8|   0|    8|          0|
    |window_26_0133_load_1_reg_3858                                                                   |    8|   0|    8|          0|
    |window_2_fu_400                                                                                  |    8|   0|    8|          0|
    |window_3_fu_404                                                                                  |    8|   0|    8|          0|
    |window_3_load_1_reg_3890                                                                         |    8|   0|    8|          0|
    |window_4_fu_408                                                                                  |    8|   0|    8|          0|
    |window_4_load_1_reg_3895                                                                         |    8|   0|    8|          0|
    |window_5_fu_412                                                                                  |    8|   0|    8|          0|
    |window_5_load_1_reg_3900                                                                         |    8|   0|    8|          0|
    |window_6_0125_fu_244                                                                             |    8|   0|    8|          0|
    |window_6_0125_load_1_reg_3818                                                                    |    8|   0|    8|          0|
    |window_6_fu_416                                                                                  |    8|   0|    8|          0|
    |window_7_0126_fu_248                                                                             |    8|   0|    8|          0|
    |window_7_0126_load_1_reg_3823                                                                    |    8|   0|    8|          0|
    |window_7_fu_420                                                                                  |    8|   0|    8|          0|
    |window_8_0127_fu_252                                                                             |    8|   0|    8|          0|
    |window_8_0127_load_1_reg_3828                                                                    |    8|   0|    8|          0|
    |window_8_fu_424                                                                                  |    8|   0|    8|          0|
    |window_9_fu_428                                                                                  |    8|   0|    8|          0|
    |window_fu_392                                                                                    |    8|   0|    8|          0|
    |xor_ln114_reg_3683                                                                               |   64|   0|   64|          0|
    |xor_ln119_reg_3693                                                                               |   64|   0|   64|          0|
    |zext_ln87_1_reg_3506                                                                             |   31|   0|   32|          1|
    |zext_ln87_reg_3521                                                                               |   31|   0|   64|         33|
    +-------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                            | 5356|   0| 5399|         43|
    +-------------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|        control|         array|
|s_axi_control_AWREADY    |  out|    1|       s_axi|        control|         array|
|s_axi_control_AWADDR     |   in|    7|       s_axi|        control|         array|
|s_axi_control_WVALID     |   in|    1|       s_axi|        control|         array|
|s_axi_control_WREADY     |  out|    1|       s_axi|        control|         array|
|s_axi_control_WDATA      |   in|   32|       s_axi|        control|         array|
|s_axi_control_WSTRB      |   in|    4|       s_axi|        control|         array|
|s_axi_control_ARVALID    |   in|    1|       s_axi|        control|         array|
|s_axi_control_ARREADY    |  out|    1|       s_axi|        control|         array|
|s_axi_control_ARADDR     |   in|    7|       s_axi|        control|         array|
|s_axi_control_RVALID     |  out|    1|       s_axi|        control|         array|
|s_axi_control_RREADY     |   in|    1|       s_axi|        control|         array|
|s_axi_control_RDATA      |  out|   32|       s_axi|        control|         array|
|s_axi_control_RRESP      |  out|    2|       s_axi|        control|         array|
|s_axi_control_BVALID     |  out|    1|       s_axi|        control|         array|
|s_axi_control_BREADY     |   in|    1|       s_axi|        control|         array|
|s_axi_control_BRESP      |  out|    2|       s_axi|        control|         array|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    6|       s_axi|      control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|      control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|      control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    6|       s_axi|      control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|      control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|      control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|      control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  filter_kernel|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|  filter_kernel|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|  filter_kernel|  return value|
|m_axi_gmem0_AWVALID      |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWREADY      |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWADDR       |  out|   64|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWID         |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWLEN        |  out|    8|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWSIZE       |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWBURST      |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWLOCK       |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWCACHE      |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWPROT       |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWQOS        |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWREGION     |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWUSER       |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WVALID       |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WREADY       |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WDATA        |  out|  128|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WSTRB        |  out|   16|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WLAST        |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WID          |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WUSER        |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARVALID      |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARREADY      |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARADDR       |  out|   64|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARID         |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARLEN        |  out|    8|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARSIZE       |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARBURST      |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARLOCK       |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARCACHE      |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARPROT       |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARQOS        |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARREGION     |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARUSER       |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RVALID       |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RREADY       |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RDATA        |   in|  128|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RLAST        |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RID          |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RUSER        |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RRESP        |   in|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BVALID       |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BREADY       |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BRESP        |   in|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BID          |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BUSER        |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem1_AWVALID      |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWREADY      |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWADDR       |  out|   64|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWID         |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWLEN        |  out|    8|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWSIZE       |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWBURST      |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWLOCK       |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWCACHE      |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWPROT       |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWQOS        |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWREGION     |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWUSER       |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WVALID       |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WREADY       |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WDATA        |  out|  128|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WSTRB        |  out|   16|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WLAST        |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WID          |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WUSER        |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARVALID      |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARREADY      |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARADDR       |  out|   64|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARID         |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARLEN        |  out|    8|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARSIZE       |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARBURST      |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARLOCK       |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARCACHE      |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARPROT       |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARQOS        |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARREGION     |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARUSER       |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RVALID       |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RREADY       |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RDATA        |   in|  128|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RLAST        |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RID          |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RUSER        |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RRESP        |   in|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_BVALID       |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_BREADY       |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_BRESP        |   in|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_BID          |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_BUSER        |   in|    1|       m_axi|          gmem1|       pointer|
+-------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 106
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 6 
8 --> 9 10 
9 --> 9 8 
10 --> 11 
11 --> 12 24 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 11 
24 --> 25 
25 --> 27 26 
26 --> 26 25 
27 --> 28 
28 --> 29 
29 --> 30 69 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 44 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 68 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 7 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 83 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 68 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 68 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 107 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [filter_kernel.cpp:85]   --->   Operation 108 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%window_6_0125 = alloca i32 1"   --->   Operation 109 'alloca' 'window_6_0125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%window_7_0126 = alloca i32 1"   --->   Operation 110 'alloca' 'window_7_0126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%window_8_0127 = alloca i32 1"   --->   Operation 111 'alloca' 'window_8_0127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%window_15_0128 = alloca i32 1"   --->   Operation 112 'alloca' 'window_15_0128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%window_16_0129 = alloca i32 1"   --->   Operation 113 'alloca' 'window_16_0129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%window_17_0130 = alloca i32 1"   --->   Operation 114 'alloca' 'window_17_0130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%window_24_0131 = alloca i32 1"   --->   Operation 115 'alloca' 'window_24_0131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%window_25_0132 = alloca i32 1"   --->   Operation 116 'alloca' 'window_25_0132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%window_26_0133 = alloca i32 1"   --->   Operation 117 'alloca' 'window_26_0133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.00ns)   --->   "%channels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %channels"   --->   Operation 118 'read' 'channels_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 119 [1/1] (1.00ns)   --->   "%height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %height"   --->   Operation 119 'read' 'height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 120 [1/1] (1.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %width"   --->   Operation 120 'read' 'width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 121 [1/1] (1.00ns)   --->   "%filter_divisor_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %filter_divisor"   --->   Operation 121 'read' 'filter_divisor_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 122 [1/1] (1.00ns)   --->   "%output_image_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_image"   --->   Operation 122 'read' 'output_image_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 123 [1/1] (1.00ns)   --->   "%input_image_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_image"   --->   Operation 123 'read' 'input_image_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%empty = trunc i32 %channels_read"   --->   Operation 124 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%empty_49 = trunc i32 %width_read"   --->   Operation 125 'trunc' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%next_output_axie4_data_1_loc = alloca i64 1"   --->   Operation 126 'alloca' 'next_output_axie4_data_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%output_axie4_data_2_loc = alloca i64 1"   --->   Operation 127 'alloca' 'output_axie4_data_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%next_axie4_data_1_loc = alloca i64 1"   --->   Operation 128 'alloca' 'next_axie4_data_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%axie4_data_3_loc = alloca i64 1"   --->   Operation 129 'alloca' 'axie4_data_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%output_pixel_loc = alloca i64 1"   --->   Operation 130 'alloca' 'output_pixel_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%output_pixel_1_loc = alloca i64 1"   --->   Operation 131 'alloca' 'output_pixel_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%output_pixel_2_loc = alloca i64 1"   --->   Operation 132 'alloca' 'output_pixel_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%window_37_loc = alloca i64 1"   --->   Operation 133 'alloca' 'window_37_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%window_38_loc = alloca i64 1"   --->   Operation 134 'alloca' 'window_38_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%window_39_loc = alloca i64 1"   --->   Operation 135 'alloca' 'window_39_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mux_case_014216_loc = alloca i64 1"   --->   Operation 136 'alloca' 'mux_case_014216_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mux_case_116225_loc = alloca i64 1"   --->   Operation 137 'alloca' 'mux_case_116225_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%mux_case_218234_loc = alloca i64 1"   --->   Operation 138 'alloca' 'mux_case_218234_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%mux_case_032243_loc = alloca i64 1"   --->   Operation 139 'alloca' 'mux_case_032243_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%mux_case_134252_loc = alloca i64 1"   --->   Operation 140 'alloca' 'mux_case_134252_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mux_case_236261_loc = alloca i64 1"   --->   Operation 141 'alloca' 'mux_case_236261_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%mux_case_097270_loc = alloca i64 1"   --->   Operation 142 'alloca' 'mux_case_097270_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%mux_case_199279_loc = alloca i64 1"   --->   Operation 143 'alloca' 'mux_case_199279_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%mux_case_2101288_loc = alloca i64 1"   --->   Operation 144 'alloca' 'mux_case_2101288_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (2.41ns)   --->   "%line_buffer = alloca i64 1" [filter_kernel.cpp:64]   --->   Operation 145 'alloca' 'line_buffer' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 146 [1/1] (2.41ns)   --->   "%line_buffer_1 = alloca i64 1" [filter_kernel.cpp:64]   --->   Operation 146 'alloca' 'line_buffer_1' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 147 [1/1] (2.41ns)   --->   "%line_buffer_2 = alloca i64 1" [filter_kernel.cpp:64]   --->   Operation 147 'alloca' 'line_buffer_2' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 148 [1/1] (2.41ns)   --->   "%line_buffer_3 = alloca i64 1" [filter_kernel.cpp:64]   --->   Operation 148 'alloca' 'line_buffer_3' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 149 [1/1] (2.41ns)   --->   "%line_buffer_4 = alloca i64 1" [filter_kernel.cpp:64]   --->   Operation 149 'alloca' 'line_buffer_4' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 150 [1/1] (2.41ns)   --->   "%line_buffer_5 = alloca i64 1" [filter_kernel.cpp:64]   --->   Operation 150 'alloca' 'line_buffer_5' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 151 [1/1] (2.41ns)   --->   "%line_buffer_6 = alloca i64 1" [filter_kernel.cpp:64]   --->   Operation 151 'alloca' 'line_buffer_6' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 152 [1/1] (2.41ns)   --->   "%line_buffer_7 = alloca i64 1" [filter_kernel.cpp:64]   --->   Operation 152 'alloca' 'line_buffer_7' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 153 [1/1] (2.41ns)   --->   "%line_buffer_8 = alloca i64 1" [filter_kernel.cpp:64]   --->   Operation 153 'alloca' 'line_buffer_8' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%window = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 154 'alloca' 'window' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%window_1 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 155 'alloca' 'window_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%window_2 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 156 'alloca' 'window_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%window_3 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 157 'alloca' 'window_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%window_4 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 158 'alloca' 'window_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%window_5 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 159 'alloca' 'window_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%window_6 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 160 'alloca' 'window_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%window_7 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 161 'alloca' 'window_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%window_8 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 162 'alloca' 'window_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%window_9 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 163 'alloca' 'window_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%window_10 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 164 'alloca' 'window_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%window_11 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 165 'alloca' 'window_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%window_12 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 166 'alloca' 'window_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%window_13 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 167 'alloca' 'window_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%window_14 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 168 'alloca' 'window_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%window_15 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 169 'alloca' 'window_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%window_16 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 170 'alloca' 'window_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%window_17 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 171 'alloca' 'window_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (1.91ns)   --->   "%cmp2538 = icmp_sgt  i32 %channels_read, i32 0"   --->   Operation 172 'icmp' 'cmp2538' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (1.91ns)   --->   "%empty_50 = icmp_sgt  i32 %width_read, i32 0"   --->   Operation 173 'icmp' 'empty_50' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.62ns)   --->   "%smax26 = select i1 %cmp2538, i31 %empty, i31 0"   --->   Operation 174 'select' 'smax26' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (1.14ns)   --->   "%store_ln85 = store i31 0, i31 %row" [filter_kernel.cpp:85]   --->   Operation 175 'store' 'store_ln85' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 176 [1/1] (1.14ns)   --->   "%store_ln0 = store i32 0, i32 %phi_mul"   --->   Operation 176 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>

State 2 <SV = 1> <Delay = 6.63>
ST_2 : Operation 177 [1/1] (0.62ns)   --->   "%smax = select i1 %empty_50, i31 %empty_49, i31 0"   --->   Operation 177 'select' 'smax' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i31 %smax" [filter_kernel.cpp:58]   --->   Operation 178 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i31 %smax26" [filter_kernel.cpp:58]   --->   Operation 179 'zext' 'zext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (6.01ns)   --->   "%mul_ln58 = mul i62 %zext_ln58, i62 %zext_ln58_2" [filter_kernel.cpp:58]   --->   Operation 180 'mul' 'mul_ln58' <Predicate = true> <Delay = 6.01> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.64>
ST_3 : Operation 181 [2/2] (0.00ns)   --->   "%call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_48_1, i32 %filter, i32 %mux_case_2101288_loc, i32 %mux_case_199279_loc, i32 %mux_case_097270_loc, i32 %mux_case_236261_loc, i32 %mux_case_134252_loc, i32 %mux_case_032243_loc, i32 %mux_case_218234_loc, i32 %mux_case_116225_loc, i32 %mux_case_014216_loc"   --->   Operation 181 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln58_3 = zext i62 %mul_ln58" [filter_kernel.cpp:58]   --->   Operation 182 'zext' 'zext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_ln58, i2 0" [filter_kernel.cpp:58]   --->   Operation 183 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (2.64ns)   --->   "%sub_ln58 = sub i64 %p_shl, i64 %zext_ln58_3" [filter_kernel.cpp:58]   --->   Operation 184 'sub' 'sub_ln58' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [2/2] (0.00ns)   --->   "%call_ln58 = call void @filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4, i32 %channels_read, i64 %sub_ln58, i62 %mul_ln58, i1 %cmp2538, i8 %line_buffer, i8 %line_buffer_1, i8 %line_buffer_2, i8 %line_buffer_3, i8 %line_buffer_4, i8 %line_buffer_5, i8 %line_buffer_6, i8 %line_buffer_7, i8 %line_buffer_8" [filter_kernel.cpp:58]   --->   Operation 185 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.43>
ST_4 : Operation 186 [1/2] (3.43ns)   --->   "%call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_48_1, i32 %filter, i32 %mux_case_2101288_loc, i32 %mux_case_199279_loc, i32 %mux_case_097270_loc, i32 %mux_case_236261_loc, i32 %mux_case_134252_loc, i32 %mux_case_032243_loc, i32 %mux_case_218234_loc, i32 %mux_case_116225_loc, i32 %mux_case_014216_loc"   --->   Operation 186 'call' 'call_ln0' <Predicate = true> <Delay = 3.43> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 187 [1/2] (0.00ns)   --->   "%call_ln58 = call void @filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4, i32 %channels_read, i64 %sub_ln58, i62 %mul_ln58, i1 %cmp2538, i8 %line_buffer, i8 %line_buffer_1, i8 %line_buffer_2, i8 %line_buffer_3, i8 %line_buffer_4, i8 %line_buffer_5, i8 %line_buffer_6, i8 %line_buffer_7, i8 %line_buffer_8" [filter_kernel.cpp:58]   --->   Operation 187 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 6.21>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [filter_kernel.cpp:9]   --->   Operation 188 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem0, void @empty_19, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_30, void @empty_27, void @empty_26, i32 8, i32 8, i32 256, i32 256, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem0"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem1, void @empty_19, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_28, void @empty_27, void @empty_26, i32 8, i32 8, i32 256, i32 256, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem1"   --->   Operation 192 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_image, void @empty_29, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty, void @empty_0, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_image, void @empty_2, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_image, void @empty_29, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty, void @empty_3, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_image, void @empty_2, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter, void @empty_29, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter, void @empty_6, i32 0, i32 0, void @empty_26, i32 1, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %filter, i64 666, i64 207, i64 1"   --->   Operation 199 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %filter"   --->   Operation 200 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %filter_divisor"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter_divisor, void @empty_29, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter_divisor, void @empty_2, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width"   --->   Operation 204 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_29, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_2, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %height"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_29, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_2, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %channels"   --->   Operation 210 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %channels, void @empty_29, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %channels, void @empty_2, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_29, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_4, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%mux_case_2101288_loc_load = load i32 %mux_case_2101288_loc"   --->   Operation 214 'load' 'mux_case_2101288_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%mux_case_199279_loc_load = load i32 %mux_case_199279_loc"   --->   Operation 215 'load' 'mux_case_199279_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%mux_case_097270_loc_load = load i32 %mux_case_097270_loc"   --->   Operation 216 'load' 'mux_case_097270_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%mux_case_236261_loc_load = load i32 %mux_case_236261_loc"   --->   Operation 217 'load' 'mux_case_236261_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%mux_case_134252_loc_load = load i32 %mux_case_134252_loc"   --->   Operation 218 'load' 'mux_case_134252_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%mux_case_032243_loc_load = load i32 %mux_case_032243_loc"   --->   Operation 219 'load' 'mux_case_032243_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%mux_case_218234_loc_load = load i32 %mux_case_218234_loc"   --->   Operation 220 'load' 'mux_case_218234_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%mux_case_116225_loc_load = load i32 %mux_case_116225_loc"   --->   Operation 221 'load' 'mux_case_116225_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%mux_case_014216_loc_load = load i32 %mux_case_014216_loc"   --->   Operation 222 'load' 'mux_case_014216_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i32 %channels_read" [filter_kernel.cpp:75]   --->   Operation 223 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i32 %width_read" [filter_kernel.cpp:75]   --->   Operation 224 'sext' 'sext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i31 %smax26" [filter_kernel.cpp:58]   --->   Operation 225 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (1.91ns)   --->   "%sub = add i32 %height_read, i32 4294967295"   --->   Operation 226 'add' 'sub' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (1.91ns)   --->   "%sub192 = add i32 %width_read, i32 4294967295"   --->   Operation 227 'add' 'sub192' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (1.91ns)   --->   "%sub_ln85 = sub i32 0, i32 %channels_read" [filter_kernel.cpp:85]   --->   Operation 228 'sub' 'sub_ln85' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i32 %sub_ln85" [filter_kernel.cpp:85]   --->   Operation 229 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (1.91ns)   --->   "%sub_ln85_1 = sub i33 0, i33 %sext_ln75" [filter_kernel.cpp:85]   --->   Operation 230 'sub' 'sub_ln85_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i33 %sub_ln85_1" [filter_kernel.cpp:85]   --->   Operation 231 'trunc' 'trunc_ln85_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %channels_read, i4 0" [filter_kernel.cpp:85]   --->   Operation 232 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i36 %shl_ln" [filter_kernel.cpp:85]   --->   Operation 233 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln85_1 = sext i36 %shl_ln" [filter_kernel.cpp:85]   --->   Operation 234 'sext' 'sext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.71ns)   --->   "%xor_ln85 = xor i32 %channels_read, i32 4294967295" [filter_kernel.cpp:85]   --->   Operation 235 'xor' 'xor_ln85' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.65ns)   --->   "%select_ln85 = select i1 %cmp2538, i32 %xor_ln85, i32 4294967295" [filter_kernel.cpp:85]   --->   Operation 236 'select' 'select_ln85' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln85_2 = sext i32 %select_ln85" [filter_kernel.cpp:85]   --->   Operation 237 'sext' 'sext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%width_cast58 = zext i32 %width_read"   --->   Operation 238 'zext' 'width_cast58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (6.21ns)   --->   "%bound67 = mul i63 %width_cast58, i63 %zext_ln58_1" [filter_kernel.cpp:58]   --->   Operation 239 'mul' 'bound67' <Predicate = true> <Delay = 6.21> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %bound67, i1 0" [filter_kernel.cpp:58]   --->   Operation 240 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln85_2 = sub i32 4294967294, i32 %channels_read" [filter_kernel.cpp:85]   --->   Operation 241 'sub' 'sub_ln85_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln85, i32 31" [filter_kernel.cpp:85]   --->   Operation 242 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.65ns)   --->   "%smax105 = select i1 %tmp_13, i32 4294967295, i32 %xor_ln85" [filter_kernel.cpp:85]   --->   Operation 243 'select' 'smax105' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (3.21ns) (root node of TernaryAdder)   --->   "%sub_ln85_3 = sub i32 %sub_ln85_2, i32 %smax105" [filter_kernel.cpp:85]   --->   Operation 244 'sub' 'sub_ln85_3' <Predicate = true> <Delay = 3.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%sub_ln85_3_cast = sext i32 %sub_ln85_3" [filter_kernel.cpp:85]   --->   Operation 245 'sext' 'sub_ln85_3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln85 = br void %process_cols" [filter_kernel.cpp:85]   --->   Operation 246 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.06>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%phi_mul_load = load i32 %phi_mul" [filter_kernel.cpp:216]   --->   Operation 247 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%row_1 = load i31 %row" [filter_kernel.cpp:85]   --->   Operation 248 'load' 'row_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (1.91ns)   --->   "%add_ln85_1 = add i32 %phi_mul_load, i32 %width_read" [filter_kernel.cpp:85]   --->   Operation 249 'add' 'add_ln85_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i31 %row_1" [filter_kernel.cpp:85]   --->   Operation 250 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (1.91ns)   --->   "%icmp_ln85 = icmp_slt  i32 %zext_ln85, i32 %height_read" [filter_kernel.cpp:85]   --->   Operation 251 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (1.89ns)   --->   "%add_ln85 = add i31 %row_1, i31 1" [filter_kernel.cpp:85]   --->   Operation 252 'add' 'add_ln85' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %for.end455.loopexit, void %process_cols.split" [filter_kernel.cpp:85]   --->   Operation 253 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [filter_kernel.cpp:85]   --->   Operation 254 'specloopname' 'specloopname_ln85' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (1.91ns)   --->   "%cmp155 = icmp_slt  i32 %zext_ln85, i32 %sub" [filter_kernel.cpp:85]   --->   Operation 255 'icmp' 'cmp155' <Predicate = (icmp_ln85)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [1/1] (1.89ns)   --->   "%cmp237 = icmp_ne  i31 %row_1, i31 0" [filter_kernel.cpp:85]   --->   Operation 256 'icmp' 'cmp237' <Predicate = (icmp_ln85)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (0.71ns)   --->   "%and_ln155 = and i1 %cmp155, i1 %cmp237" [filter_kernel.cpp:155]   --->   Operation 257 'and' 'and_ln155' <Predicate = (icmp_ln85)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (1.14ns)   --->   "%br_ln87 = br void %VITIS_LOOP_89_5" [filter_kernel.cpp:87]   --->   Operation 258 'br' 'br_ln87' <Predicate = (icmp_ln85)> <Delay = 1.14>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%ret_ln250 = ret" [filter_kernel.cpp:250]   --->   Operation 259 'ret' 'ret_ln250' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.06>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%col = phi i31 0, void %process_cols.split, i31 %indvars_iv_next122, void %for.inc450"   --->   Operation 260 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i31 %col" [filter_kernel.cpp:87]   --->   Operation 261 'zext' 'zext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (1.91ns)   --->   "%icmp_ln87 = icmp_slt  i32 %zext_ln87_1, i32 %width_read" [filter_kernel.cpp:87]   --->   Operation 262 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 263 [1/1] (1.89ns)   --->   "%indvars_iv_next122 = add i31 %col, i31 1"   --->   Operation 263 'add' 'indvars_iv_next122' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %for.inc453.loopexit, void %VITIS_LOOP_89_5.split" [filter_kernel.cpp:87]   --->   Operation 264 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i31 %col" [filter_kernel.cpp:87]   --->   Operation 265 'zext' 'zext_ln87' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [filter_kernel.cpp:87]   --->   Operation 266 'specloopname' 'specloopname_ln87' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (1.14ns)   --->   "%br_ln89 = br void %VITIS_LOOP_91_7" [filter_kernel.cpp:89]   --->   Operation 267 'br' 'br_ln89' <Predicate = (icmp_ln87)> <Delay = 1.14>
ST_7 : Operation 268 [1/1] (1.14ns)   --->   "%store_ln85 = store i31 %add_ln85, i31 %row" [filter_kernel.cpp:85]   --->   Operation 268 'store' 'store_ln85' <Predicate = (!icmp_ln87)> <Delay = 1.14>
ST_7 : Operation 269 [1/1] (1.14ns)   --->   "%store_ln85 = store i32 %add_ln85_1, i32 %phi_mul" [filter_kernel.cpp:85]   --->   Operation 269 'store' 'store_ln85' <Predicate = (!icmp_ln87)> <Delay = 1.14>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln85 = br void %process_cols" [filter_kernel.cpp:85]   --->   Operation 270 'br' 'br_ln85' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.81>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%indvar_flatten55 = phi i3 0, void %VITIS_LOOP_89_5.split, i3 %add_ln89_1, void %for.inc81.loopexit" [filter_kernel.cpp:89]   --->   Operation 271 'phi' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%i = phi i2 0, void %VITIS_LOOP_89_5.split, i2 %select_ln89_1, void %for.inc81.loopexit" [filter_kernel.cpp:89]   --->   Operation 272 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%j = phi i2 0, void %VITIS_LOOP_89_5.split, i2 %indvars_iv_next62, void %for.inc81.loopexit" [filter_kernel.cpp:89]   --->   Operation 273 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (1.27ns)   --->   "%icmp_ln89 = icmp_eq  i3 %indvar_flatten55, i3 6" [filter_kernel.cpp:89]   --->   Operation 274 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 275 [1/1] (1.27ns)   --->   "%add_ln89_1 = add i3 %indvar_flatten55, i3 1" [filter_kernel.cpp:89]   --->   Operation 275 'add' 'add_ln89_1' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %for.inc84, void %for.end86" [filter_kernel.cpp:89]   --->   Operation 276 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i2 %j" [filter_kernel.cpp:89]   --->   Operation 277 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (1.14ns)   --->   "%add_ln89 = add i2 %i, i2 1" [filter_kernel.cpp:89]   --->   Operation 278 'add' 'add_ln89' <Predicate = (!icmp_ln89)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_89_5_VITIS_LOOP_90_6_str"   --->   Operation 279 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 280 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (1.14ns)   --->   "%icmp_ln90 = icmp_eq  i2 %j, i2 2" [filter_kernel.cpp:90]   --->   Operation 281 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln89)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%xor_ln89 = xor i1 %icmp_ln90, i1 1" [filter_kernel.cpp:89]   --->   Operation 282 'xor' 'xor_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 283 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln89 = and i1 %trunc_ln89, i1 %xor_ln89" [filter_kernel.cpp:89]   --->   Operation 283 'and' 'and_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (0.72ns)   --->   "%select_ln89_1 = select i1 %icmp_ln90, i2 %add_ln89, i2 %i" [filter_kernel.cpp:89]   --->   Operation 284 'select' 'select_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:90]   --->   Operation 285 'specpipeline' 'specpipeline_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.72ns)   --->   "%indvars_iv_next62 = select i1 %and_ln89, i2 2, i2 1" [filter_kernel.cpp:89]   --->   Operation 286 'select' 'indvars_iv_next62' <Predicate = (!icmp_ln89)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node cond292)   --->   "%j_1_cast_not = xor i1 %trunc_ln89, i1 1" [filter_kernel.cpp:89]   --->   Operation 287 'xor' 'j_1_cast_not' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 288 [1/1] (0.71ns) (out node of the LUT)   --->   "%cond292 = or i1 %icmp_ln90, i1 %j_1_cast_not" [filter_kernel.cpp:90]   --->   Operation 288 'or' 'cond292' <Predicate = (!icmp_ln89)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 289 [1/1] (1.14ns)   --->   "%br_ln91 = br void %for.inc78" [filter_kernel.cpp:91]   --->   Operation 289 'br' 'br_ln91' <Predicate = (!icmp_ln89)> <Delay = 1.14>
ST_8 : Operation 290 [1/1] (1.89ns)   --->   "%icmp_ln99 = icmp_eq  i31 %col, i31 0" [filter_kernel.cpp:99]   --->   Operation 290 'icmp' 'icmp_ln99' <Predicate = (icmp_ln89)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %VITIS_LOOP_119_10.lr.ph, void %for.inc116.preheader" [filter_kernel.cpp:99]   --->   Operation 291 'br' 'br_ln99' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 292 [2/2] (1.91ns)   --->   "%call_ln58 = call void @filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9, i32 %channels_read, i64 %tmp_s, i8 %line_buffer_6, i8 %line_buffer_7, i8 %line_buffer_8, i8 %line_buffer, i8 %line_buffer_1, i8 %line_buffer_2, i63 %bound67, i8 %line_buffer_3, i8 %line_buffer_4, i8 %line_buffer_5" [filter_kernel.cpp:58]   --->   Operation 292 'call' 'call_ln58' <Predicate = (icmp_ln89 & icmp_ln99)> <Delay = 1.91> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 4.36>
ST_9 : Operation 293 [1/1] (0.00ns)   --->   "%k_1 = phi i2 0, void %for.inc84, i2 %add_ln91, void %arrayidx7725.exit" [filter_kernel.cpp:91]   --->   Operation 293 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i2 %k_1" [filter_kernel.cpp:91]   --->   Operation 294 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (1.91ns)   --->   "%icmp_ln91 = icmp_slt  i32 %zext_ln91, i32 %channels_read" [filter_kernel.cpp:91]   --->   Operation 295 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 296 [1/1] (1.14ns)   --->   "%add_ln91 = add i2 %k_1, i2 1" [filter_kernel.cpp:91]   --->   Operation 296 'add' 'add_ln91' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.inc81.loopexit, void %for.inc78.split" [filter_kernel.cpp:91]   --->   Operation 297 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%window_6_0125_load = load i8 %window_6_0125" [filter_kernel.cpp:93]   --->   Operation 298 'load' 'window_6_0125_load' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & and_ln89)> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "%window_7_0126_load = load i8 %window_7_0126" [filter_kernel.cpp:93]   --->   Operation 299 'load' 'window_7_0126_load' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & and_ln89)> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%window_8_0127_load = load i8 %window_8_0127" [filter_kernel.cpp:93]   --->   Operation 300 'load' 'window_8_0127_load' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & and_ln89)> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "%window_15_0128_load = load i8 %window_15_0128" [filter_kernel.cpp:93]   --->   Operation 301 'load' 'window_15_0128_load' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & and_ln89)> <Delay = 0.00>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%window_16_0129_load = load i8 %window_16_0129" [filter_kernel.cpp:93]   --->   Operation 302 'load' 'window_16_0129_load' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & and_ln89)> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%window_17_0130_load = load i8 %window_17_0130" [filter_kernel.cpp:93]   --->   Operation 303 'load' 'window_17_0130_load' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & and_ln89)> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%window_24_0131_load = load i8 %window_24_0131" [filter_kernel.cpp:93]   --->   Operation 304 'load' 'window_24_0131_load' <Predicate = (icmp_ln91 & and_ln89 & select_ln89_1 == 2)> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%window_25_0132_load = load i8 %window_25_0132" [filter_kernel.cpp:93]   --->   Operation 305 'load' 'window_25_0132_load' <Predicate = (icmp_ln91 & and_ln89 & select_ln89_1 == 2)> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%window_26_0133_load = load i8 %window_26_0133" [filter_kernel.cpp:93]   --->   Operation 306 'load' 'window_26_0133_load' <Predicate = (icmp_ln91 & and_ln89 & select_ln89_1 == 2)> <Delay = 0.00>
ST_9 : Operation 307 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [filter_kernel.cpp:91]   --->   Operation 307 'specloopname' 'specloopname_ln91' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%window_3_load = load i8 %window_3" [filter_kernel.cpp:93]   --->   Operation 308 'load' 'window_3_load' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !and_ln89)> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "%window_4_load = load i8 %window_4" [filter_kernel.cpp:93]   --->   Operation 309 'load' 'window_4_load' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !and_ln89)> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%window_5_load = load i8 %window_5" [filter_kernel.cpp:93]   --->   Operation 310 'load' 'window_5_load' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !and_ln89)> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (1.14ns)   --->   "%tmp = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_3_load, i2 1, i8 %window_4_load, i2 2, i8 %window_5_load, i8 0, i2 %k_1" [filter_kernel.cpp:93]   --->   Operation 311 'sparsemux' 'tmp' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !and_ln89)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 312 [1/1] (1.14ns)   --->   "%tmp_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_6_0125_load, i2 1, i8 %window_7_0126_load, i2 2, i8 %window_8_0127_load, i8 0, i2 %k_1" [filter_kernel.cpp:93]   --->   Operation 312 'sparsemux' 'tmp_1' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & and_ln89)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 313 [1/1] (0.93ns)   --->   "%select_ln93 = select i1 %and_ln89, i8 %tmp_1, i8 %tmp" [filter_kernel.cpp:93]   --->   Operation 313 'select' 'select_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%window_9_load_1 = load i8 %window_9" [filter_kernel.cpp:93]   --->   Operation 314 'load' 'window_9_load_1' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !and_ln89)> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%window_10_load_1 = load i8 %window_10" [filter_kernel.cpp:93]   --->   Operation 315 'load' 'window_10_load_1' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !and_ln89)> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%window_11_load_1 = load i8 %window_11" [filter_kernel.cpp:93]   --->   Operation 316 'load' 'window_11_load_1' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !and_ln89)> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (1.14ns)   --->   "%tmp_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_9_load_1, i2 1, i8 %window_10_load_1, i2 2, i8 %window_11_load_1, i8 0, i2 %k_1" [filter_kernel.cpp:93]   --->   Operation 317 'sparsemux' 'tmp_3' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !and_ln89)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 318 [1/1] (1.14ns)   --->   "%tmp_4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_15_0128_load, i2 1, i8 %window_16_0129_load, i2 2, i8 %window_17_0130_load, i8 0, i2 %k_1" [filter_kernel.cpp:93]   --->   Operation 318 'sparsemux' 'tmp_4' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & and_ln89)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 319 [1/1] (0.93ns)   --->   "%select_ln93_1 = select i1 %and_ln89, i8 %tmp_4, i8 %tmp_3" [filter_kernel.cpp:93]   --->   Operation 319 'select' 'select_ln93_1' <Predicate = (icmp_ln91 & select_ln89_1 == 1)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%window_15_load = load i8 %window_15" [filter_kernel.cpp:93]   --->   Operation 320 'load' 'window_15_load' <Predicate = (icmp_ln91 & !and_ln89 & select_ln89_1 == 2)> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%window_16_load = load i8 %window_16" [filter_kernel.cpp:93]   --->   Operation 321 'load' 'window_16_load' <Predicate = (icmp_ln91 & !and_ln89 & select_ln89_1 == 2)> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%window_17_load = load i8 %window_17" [filter_kernel.cpp:93]   --->   Operation 322 'load' 'window_17_load' <Predicate = (icmp_ln91 & !and_ln89 & select_ln89_1 == 2)> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (1.14ns)   --->   "%tmp_6 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_15_load, i2 1, i8 %window_16_load, i2 2, i8 %window_17_load, i8 0, i2 %k_1" [filter_kernel.cpp:93]   --->   Operation 323 'sparsemux' 'tmp_6' <Predicate = (icmp_ln91 & !and_ln89 & select_ln89_1 == 2)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 324 [1/1] (1.14ns)   --->   "%tmp_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_24_0131_load, i2 1, i8 %window_25_0132_load, i2 2, i8 %window_26_0133_load, i8 0, i2 %k_1" [filter_kernel.cpp:93]   --->   Operation 324 'sparsemux' 'tmp_7' <Predicate = (icmp_ln91 & and_ln89 & select_ln89_1 == 2)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 325 [1/1] (0.93ns)   --->   "%select_ln93_2 = select i1 %and_ln89, i8 %tmp_7, i8 %tmp_6" [filter_kernel.cpp:93]   --->   Operation 325 'select' 'select_ln93_2' <Predicate = (icmp_ln91 & select_ln89_1 == 2)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 326 [1/1] (1.14ns)   --->   "%window_18 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %select_ln93, i2 1, i8 %select_ln93_1, i2 2, i8 %select_ln93_2, i8 0, i2 %select_ln89_1" [filter_kernel.cpp:93]   --->   Operation 326 'sparsemux' 'window_18' <Predicate = (icmp_ln91)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 327 [1/1] (1.14ns)   --->   "%switch_ln93 = switch i2 %select_ln89_1, void %arrayidx7725.case.2, i2 0, void %arrayidx7725.case.0, i2 1, void %arrayidx7725.case.1" [filter_kernel.cpp:93]   --->   Operation 327 'switch' 'switch_ln93' <Predicate = (icmp_ln91)> <Delay = 1.14>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %cond292, void %arrayidx7725.case.1179, void %arrayidx7725.case.0178" [filter_kernel.cpp:93]   --->   Operation 328 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1)> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (1.14ns)   --->   "%switch_ln93 = switch i2 %k_1, void %arrayidx7725.case.2189, i2 0, void %arrayidx7725.case.0187, i2 1, void %arrayidx7725.case.1188" [filter_kernel.cpp:93]   --->   Operation 329 'switch' 'switch_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !cond292)> <Delay = 1.14>
ST_9 : Operation 330 [1/1] (1.14ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_10" [filter_kernel.cpp:93]   --->   Operation 330 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !cond292 & k_1 == 1)> <Delay = 1.14>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit186" [filter_kernel.cpp:93]   --->   Operation 331 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 332 [1/1] (1.14ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_9" [filter_kernel.cpp:93]   --->   Operation 332 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !cond292 & k_1 == 0)> <Delay = 1.14>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit186" [filter_kernel.cpp:93]   --->   Operation 333 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (1.14ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_11" [filter_kernel.cpp:93]   --->   Operation 334 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !cond292 & k_1 != 0 & k_1 != 1)> <Delay = 1.14>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit186" [filter_kernel.cpp:93]   --->   Operation 335 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit177" [filter_kernel.cpp:93]   --->   Operation 336 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !cond292)> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (1.14ns)   --->   "%switch_ln93 = switch i2 %k_1, void %arrayidx7725.case.2184, i2 0, void %arrayidx7725.case.0182, i2 1, void %arrayidx7725.case.1183" [filter_kernel.cpp:93]   --->   Operation 337 'switch' 'switch_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & cond292)> <Delay = 1.14>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_7" [filter_kernel.cpp:93]   --->   Operation 338 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit181" [filter_kernel.cpp:93]   --->   Operation 339 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_6" [filter_kernel.cpp:93]   --->   Operation 340 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit181" [filter_kernel.cpp:93]   --->   Operation 341 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_8" [filter_kernel.cpp:93]   --->   Operation 342 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit181" [filter_kernel.cpp:93]   --->   Operation 343 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit177" [filter_kernel.cpp:93]   --->   Operation 344 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & cond292)> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit" [filter_kernel.cpp:93]   --->   Operation 345 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1)> <Delay = 0.00>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %cond292, void %arrayidx7725.case.1165, void %arrayidx7725.case.0164" [filter_kernel.cpp:93]   --->   Operation 346 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0)> <Delay = 0.00>
ST_9 : Operation 347 [1/1] (1.14ns)   --->   "%switch_ln93 = switch i2 %k_1, void %arrayidx7725.case.2175, i2 0, void %arrayidx7725.case.0173, i2 1, void %arrayidx7725.case.1174" [filter_kernel.cpp:93]   --->   Operation 347 'switch' 'switch_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !cond292)> <Delay = 1.14>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_4" [filter_kernel.cpp:93]   --->   Operation 348 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit172" [filter_kernel.cpp:93]   --->   Operation 349 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_3" [filter_kernel.cpp:93]   --->   Operation 350 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit172" [filter_kernel.cpp:93]   --->   Operation 351 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 352 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_5" [filter_kernel.cpp:93]   --->   Operation 352 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit172" [filter_kernel.cpp:93]   --->   Operation 353 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit163" [filter_kernel.cpp:93]   --->   Operation 354 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !cond292)> <Delay = 0.00>
ST_9 : Operation 355 [1/1] (1.14ns)   --->   "%switch_ln93 = switch i2 %k_1, void %arrayidx7725.case.2170, i2 0, void %arrayidx7725.case.0168, i2 1, void %arrayidx7725.case.1169" [filter_kernel.cpp:93]   --->   Operation 355 'switch' 'switch_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & cond292)> <Delay = 1.14>
ST_9 : Operation 356 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_1" [filter_kernel.cpp:93]   --->   Operation 356 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit167" [filter_kernel.cpp:93]   --->   Operation 357 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window" [filter_kernel.cpp:93]   --->   Operation 358 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit167" [filter_kernel.cpp:93]   --->   Operation 359 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_2" [filter_kernel.cpp:93]   --->   Operation 360 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit167" [filter_kernel.cpp:93]   --->   Operation 361 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit163" [filter_kernel.cpp:93]   --->   Operation 362 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & cond292)> <Delay = 0.00>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit" [filter_kernel.cpp:93]   --->   Operation 363 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0)> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %cond292, void %arrayidx7725.case.1193, void %arrayidx7725.case.0192" [filter_kernel.cpp:93]   --->   Operation 364 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1)> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (1.14ns)   --->   "%switch_ln93 = switch i2 %k_1, void %arrayidx7725.case.2203, i2 0, void %arrayidx7725.case.0201, i2 1, void %arrayidx7725.case.1202" [filter_kernel.cpp:93]   --->   Operation 365 'switch' 'switch_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & !cond292)> <Delay = 1.14>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_16" [filter_kernel.cpp:93]   --->   Operation 366 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & !cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit200" [filter_kernel.cpp:93]   --->   Operation 367 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & !cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_15" [filter_kernel.cpp:93]   --->   Operation 368 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & !cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit200" [filter_kernel.cpp:93]   --->   Operation 369 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & !cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_17" [filter_kernel.cpp:93]   --->   Operation 370 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & !cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit200" [filter_kernel.cpp:93]   --->   Operation 371 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & !cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit191" [filter_kernel.cpp:93]   --->   Operation 372 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & !cond292)> <Delay = 0.00>
ST_9 : Operation 373 [1/1] (1.14ns)   --->   "%switch_ln93 = switch i2 %k_1, void %arrayidx7725.case.2198, i2 0, void %arrayidx7725.case.0196, i2 1, void %arrayidx7725.case.1197" [filter_kernel.cpp:93]   --->   Operation 373 'switch' 'switch_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & cond292)> <Delay = 1.14>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_13" [filter_kernel.cpp:93]   --->   Operation 374 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit195" [filter_kernel.cpp:93]   --->   Operation 375 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 376 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_12" [filter_kernel.cpp:93]   --->   Operation 376 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit195" [filter_kernel.cpp:93]   --->   Operation 377 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 378 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_14" [filter_kernel.cpp:93]   --->   Operation 378 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit195" [filter_kernel.cpp:93]   --->   Operation 379 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit191" [filter_kernel.cpp:93]   --->   Operation 380 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & cond292)> <Delay = 0.00>
ST_9 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit" [filter_kernel.cpp:93]   --->   Operation 381 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1)> <Delay = 0.00>
ST_9 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.inc78" [filter_kernel.cpp:91]   --->   Operation 382 'br' 'br_ln91' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_9 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln90 = br void %VITIS_LOOP_91_7" [filter_kernel.cpp:90]   --->   Operation 383 'br' 'br_ln90' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.14>
ST_10 : Operation 384 [1/2] (0.00ns)   --->   "%call_ln58 = call void @filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9, i32 %channels_read, i64 %tmp_s, i8 %line_buffer_6, i8 %line_buffer_7, i8 %line_buffer_8, i8 %line_buffer, i8 %line_buffer_1, i8 %line_buffer_2, i63 %bound67, i8 %line_buffer_3, i8 %line_buffer_4, i8 %line_buffer_5" [filter_kernel.cpp:58]   --->   Operation 384 'call' 'call_ln58' <Predicate = (icmp_ln99)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_119_10.lr.ph"   --->   Operation 385 'br' 'br_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_10 : Operation 386 [1/1] (1.14ns)   --->   "%br_ln114 = br void %VITIS_LOOP_119_10" [filter_kernel.cpp:114]   --->   Operation 386 'br' 'br_ln114' <Predicate = true> <Delay = 1.14>

State 11 <SV = 9> <Delay = 5.27>
ST_11 : Operation 387 [1/1] (0.00ns)   --->   "%phi_ln114 = phi i32 %add_ln114_4, void %VITIS_LOOP_119_10.split, i32 0, void %VITIS_LOOP_119_10.lr.ph" [filter_kernel.cpp:114]   --->   Operation 387 'phi' 'phi_ln114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 388 [1/1] (0.00ns)   --->   "%tripcount_iv = phi i32 %add_ln114_3, void %VITIS_LOOP_119_10.split, i32 16, void %VITIS_LOOP_119_10.lr.ph" [filter_kernel.cpp:114]   --->   Operation 388 'phi' 'tripcount_iv' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 389 [1/1] (0.00ns)   --->   "%j_1 = phi i32 %add_ln114, void %VITIS_LOOP_119_10.split, i32 0, void %VITIS_LOOP_119_10.lr.ph" [filter_kernel.cpp:114]   --->   Operation 389 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 390 [1/1] (0.00ns)   --->   "%phi_ln114_1 = phi i63 %add_ln114_2, void %VITIS_LOOP_119_10.split, i63 0, void %VITIS_LOOP_119_10.lr.ph" [filter_kernel.cpp:114]   --->   Operation 390 'phi' 'phi_ln114_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 391 [1/1] (0.00ns)   --->   "%indvars_iv5 = phi i64 %add_ln114_1, void %VITIS_LOOP_119_10.split, i64 18446744073709551615, void %VITIS_LOOP_119_10.lr.ph" [filter_kernel.cpp:114]   --->   Operation 391 'phi' 'indvars_iv5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i32 %tripcount_iv" [filter_kernel.cpp:114]   --->   Operation 392 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i32 %j_1" [filter_kernel.cpp:114]   --->   Operation 393 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 394 [1/1] (1.91ns)   --->   "%icmp_ln114_1 = icmp_slt  i33 %zext_ln114, i33 %sext_ln75_1" [filter_kernel.cpp:114]   --->   Operation 394 'icmp' 'icmp_ln114_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114_1, void %VITIS_LOOP_135_12, void %VITIS_LOOP_119_10.split" [filter_kernel.cpp:114]   --->   Operation 395 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i32 %j_1" [filter_kernel.cpp:114]   --->   Operation 396 'trunc' 'trunc_ln114' <Predicate = (icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node sub_ln114)   --->   "%trunc_ln114_1 = trunc i63 %phi_ln114_1" [filter_kernel.cpp:114]   --->   Operation 397 'trunc' 'trunc_ln114_1' <Predicate = (icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 398 [1/1] (1.91ns)   --->   "%icmp_ln114 = icmp_sgt  i33 %zext_ln114, i33 %sext_ln75_1" [filter_kernel.cpp:114]   --->   Operation 398 'icmp' 'icmp_ln114' <Predicate = (icmp_ln114_1)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 399 [1/1] (0.62ns)   --->   "%select_ln114 = select i1 %icmp_ln114, i31 %trunc_ln114, i31 %empty_49" [filter_kernel.cpp:114]   --->   Operation 399 'select' 'select_ln114' <Predicate = (icmp_ln114_1)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i31 %select_ln114" [filter_kernel.cpp:114]   --->   Operation 400 'zext' 'zext_ln114_2' <Predicate = (icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 401 [1/1] (2.62ns)   --->   "%icmp_ln114_2 = icmp_sgt  i63 %phi_ln114_1, i63 16" [filter_kernel.cpp:114]   --->   Operation 401 'icmp' 'icmp_ln114_2' <Predicate = (icmp_ln114_1)> <Delay = 2.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node sub_ln114)   --->   "%select_ln114_1 = select i1 %icmp_ln114_2, i62 %trunc_ln114_1, i62 16" [filter_kernel.cpp:114]   --->   Operation 402 'select' 'select_ln114_1' <Predicate = (icmp_ln114_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node sub_ln114)   --->   "%zext_ln114_3 = zext i62 %select_ln114_1" [filter_kernel.cpp:114]   --->   Operation 403 'zext' 'zext_ln114_3' <Predicate = (icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 404 [1/1] (2.64ns) (out node of the LUT)   --->   "%sub_ln114 = sub i64 %indvars_iv5, i64 %zext_ln114_3" [filter_kernel.cpp:114]   --->   Operation 404 'sub' 'sub_ln114' <Predicate = (icmp_ln114_1)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 405 [1/1] (1.91ns)   --->   "%add_ln115 = add i32 %j_1, i32 %phi_mul_load" [filter_kernel.cpp:115]   --->   Operation 405 'add' 'add_ln115' <Predicate = (icmp_ln114_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 406 [1/1] (1.91ns)   --->   "%add_ln119 = add i32 %phi_ln114, i32 %zext_ln114_2" [filter_kernel.cpp:119]   --->   Operation 406 'add' 'add_ln119' <Predicate = (icmp_ln114_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 407 [1/1] (1.91ns)   --->   "%add_ln114 = add i32 %j_1, i32 16" [filter_kernel.cpp:114]   --->   Operation 407 'add' 'add_ln114' <Predicate = (icmp_ln114_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 408 [1/1] (2.64ns)   --->   "%add_ln114_1 = add i64 %sext_ln85, i64 %indvars_iv5" [filter_kernel.cpp:114]   --->   Operation 408 'add' 'add_ln114_1' <Predicate = (icmp_ln114_1)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 409 [1/1] (2.62ns)   --->   "%add_ln114_2 = add i63 %sext_ln85_1, i63 %phi_ln114_1" [filter_kernel.cpp:114]   --->   Operation 409 'add' 'add_ln114_2' <Predicate = (icmp_ln114_1)> <Delay = 2.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 410 [1/1] (1.91ns)   --->   "%add_ln114_3 = add i32 %tripcount_iv, i32 4294967280" [filter_kernel.cpp:114]   --->   Operation 410 'add' 'add_ln114_3' <Predicate = (icmp_ln114_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 411 [1/1] (1.91ns)   --->   "%add_ln114_4 = add i32 %phi_ln114, i32 4294967280" [filter_kernel.cpp:114]   --->   Operation 411 'add' 'add_ln114_4' <Predicate = (icmp_ln114_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 412 [1/1] (1.91ns)   --->   "%cmp193 = icmp_slt  i32 %zext_ln87_1, i32 %sub192" [filter_kernel.cpp:87]   --->   Operation 412 'icmp' 'cmp193' <Predicate = (!icmp_ln114_1)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 413 [1/1] (0.00ns)   --->   "%indvars_iv_next122_cast = zext i31 %indvars_iv_next122"   --->   Operation 413 'zext' 'indvars_iv_next122_cast' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 414 [1/1] (0.00ns)   --->   "%line_buffer_addr = getelementptr i8 %line_buffer, i64 0, i64 %indvars_iv_next122_cast"   --->   Operation 414 'getelementptr' 'line_buffer_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 415 [1/1] (0.00ns)   --->   "%line_buffer_1_addr = getelementptr i8 %line_buffer_1, i64 0, i64 %indvars_iv_next122_cast"   --->   Operation 415 'getelementptr' 'line_buffer_1_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 416 [1/1] (0.00ns)   --->   "%line_buffer_2_addr = getelementptr i8 %line_buffer_2, i64 0, i64 %indvars_iv_next122_cast"   --->   Operation 416 'getelementptr' 'line_buffer_2_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 417 [1/1] (0.00ns)   --->   "%line_buffer_3_addr = getelementptr i8 %line_buffer_3, i64 0, i64 %indvars_iv_next122_cast"   --->   Operation 417 'getelementptr' 'line_buffer_3_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 418 [1/1] (0.00ns)   --->   "%line_buffer_4_addr = getelementptr i8 %line_buffer_4, i64 0, i64 %indvars_iv_next122_cast"   --->   Operation 418 'getelementptr' 'line_buffer_4_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 419 [1/1] (0.00ns)   --->   "%line_buffer_5_addr = getelementptr i8 %line_buffer_5, i64 0, i64 %indvars_iv_next122_cast"   --->   Operation 419 'getelementptr' 'line_buffer_5_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 420 [1/1] (0.00ns)   --->   "%line_buffer_6_addr = getelementptr i8 %line_buffer_6, i64 0, i64 %indvars_iv_next122_cast"   --->   Operation 420 'getelementptr' 'line_buffer_6_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 421 [1/1] (0.00ns)   --->   "%line_buffer_7_addr = getelementptr i8 %line_buffer_7, i64 0, i64 %indvars_iv_next122_cast"   --->   Operation 421 'getelementptr' 'line_buffer_7_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 422 [1/1] (0.00ns)   --->   "%line_buffer_8_addr = getelementptr i8 %line_buffer_8, i64 0, i64 %indvars_iv_next122_cast"   --->   Operation 422 'getelementptr' 'line_buffer_8_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 423 [2/2] (2.41ns)   --->   "%line_buffer_load = load i11 %line_buffer_addr" [filter_kernel.cpp:139]   --->   Operation 423 'load' 'line_buffer_load' <Predicate = (!icmp_ln114_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_11 : Operation 424 [2/2] (2.41ns)   --->   "%line_buffer_1_load = load i11 %line_buffer_1_addr" [filter_kernel.cpp:139]   --->   Operation 424 'load' 'line_buffer_1_load' <Predicate = (!icmp_ln114_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_11 : Operation 425 [2/2] (2.41ns)   --->   "%line_buffer_2_load = load i11 %line_buffer_2_addr" [filter_kernel.cpp:139]   --->   Operation 425 'load' 'line_buffer_2_load' <Predicate = (!icmp_ln114_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_11 : Operation 426 [2/2] (2.41ns)   --->   "%line_buffer_3_load = load i11 %line_buffer_3_addr" [filter_kernel.cpp:139]   --->   Operation 426 'load' 'line_buffer_3_load' <Predicate = (!icmp_ln114_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_11 : Operation 427 [2/2] (2.41ns)   --->   "%line_buffer_4_load = load i11 %line_buffer_4_addr" [filter_kernel.cpp:139]   --->   Operation 427 'load' 'line_buffer_4_load' <Predicate = (!icmp_ln114_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_11 : Operation 428 [2/2] (2.41ns)   --->   "%line_buffer_5_load = load i11 %line_buffer_5_addr" [filter_kernel.cpp:139]   --->   Operation 428 'load' 'line_buffer_5_load' <Predicate = (!icmp_ln114_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_11 : Operation 429 [2/2] (2.41ns)   --->   "%line_buffer_6_load = load i11 %line_buffer_6_addr" [filter_kernel.cpp:139]   --->   Operation 429 'load' 'line_buffer_6_load' <Predicate = (!icmp_ln114_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_11 : Operation 430 [2/2] (2.41ns)   --->   "%line_buffer_7_load = load i11 %line_buffer_7_addr" [filter_kernel.cpp:139]   --->   Operation 430 'load' 'line_buffer_7_load' <Predicate = (!icmp_ln114_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_11 : Operation 431 [2/2] (2.41ns)   --->   "%line_buffer_8_load = load i11 %line_buffer_8_addr" [filter_kernel.cpp:139]   --->   Operation 431 'load' 'line_buffer_8_load' <Predicate = (!icmp_ln114_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 12 <SV = 10> <Delay = 6.21>
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i31 %select_ln114" [filter_kernel.cpp:114]   --->   Operation 432 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 433 [1/1] (2.64ns)   --->   "%icmp_ln114_3 = icmp_ugt  i64 %sub_ln114, i64 %sext_ln85_2" [filter_kernel.cpp:114]   --->   Operation 433 'icmp' 'icmp_ln114_3' <Predicate = true> <Delay = 2.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114)   --->   "%select_ln114_2 = select i1 %icmp_ln114_3, i64 %sub_ln114, i64 %sext_ln85_2" [filter_kernel.cpp:114]   --->   Operation 434 'select' 'select_ln114_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 435 [1/1] (1.14ns) (out node of the LUT)   --->   "%xor_ln114 = xor i64 %select_ln114_2, i64 18446744073709551615" [filter_kernel.cpp:114]   --->   Operation 435 'xor' 'xor_ln114' <Predicate = true> <Delay = 1.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 436 [1/1] (6.21ns)   --->   "%mul_ln115 = mul i32 %add_ln115, i32 %channels_read" [filter_kernel.cpp:115]   --->   Operation 436 'mul' 'mul_ln115' <Predicate = true> <Delay = 6.21> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_2 = add i33 %sext_ln114, i33 %zext_ln114_1" [filter_kernel.cpp:119]   --->   Operation 437 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 438 [1/1] (1.91ns)   --->   "%icmp_ln114_4 = icmp_ugt  i32 %add_ln119, i32 16" [filter_kernel.cpp:114]   --->   Operation 438 'icmp' 'icmp_ln114_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 439 [1/1] (0.65ns)   --->   "%select_ln114_3 = select i1 %icmp_ln114_4, i32 %add_ln119, i32 16" [filter_kernel.cpp:114]   --->   Operation 439 'select' 'select_ln114_3' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i32 %select_ln114_3" [filter_kernel.cpp:119]   --->   Operation 440 'sext' 'sext_ln119' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 441 [1/1] (3.23ns) (root node of TernaryAdder)   --->   "%sub_ln119 = sub i33 %add_ln119_2, i33 %sext_ln119" [filter_kernel.cpp:119]   --->   Operation 441 'sub' 'sub_ln119' <Predicate = true> <Delay = 3.23> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 442 [1/1] (2.64ns)   --->   "%empty_52 = icmp_ugt  i64 %sub_ln114, i64 %sub_ln85_3_cast" [filter_kernel.cpp:114]   --->   Operation 442 'icmp' 'empty_52' <Predicate = true> <Delay = 2.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln119)   --->   "%umax106 = select i1 %empty_52, i64 %sub_ln114, i64 %sub_ln85_3_cast" [filter_kernel.cpp:114]   --->   Operation 443 'select' 'umax106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 444 [1/1] (1.14ns) (out node of the LUT)   --->   "%xor_ln119 = xor i64 %umax106, i64 18446744073709551615" [filter_kernel.cpp:119]   --->   Operation 444 'xor' 'xor_ln119' <Predicate = true> <Delay = 1.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 6.41>
ST_13 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln116)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln115, i32 31" [filter_kernel.cpp:115]   --->   Operation 445 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 446 [1/1] (1.91ns)   --->   "%sub_ln115 = sub i32 0, i32 %mul_ln115" [filter_kernel.cpp:115]   --->   Operation 446 'sub' 'sub_ln115' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln115, i32 4, i32 31" [filter_kernel.cpp:115]   --->   Operation 447 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 448 [1/1] (1.84ns)   --->   "%sub_ln115_1 = sub i28 0, i28 %tmp_12" [filter_kernel.cpp:115]   --->   Operation 448 'sub' 'sub_ln115_1' <Predicate = true> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln116)   --->   "%tmp_15 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln115, i32 4, i32 31" [filter_kernel.cpp:116]   --->   Operation 449 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln116)   --->   "%select_ln115 = select i1 %tmp_14, i28 %sub_ln115_1, i28 %tmp_15" [filter_kernel.cpp:115]   --->   Operation 450 'select' 'select_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln116)   --->   "%shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %select_ln115, i4 0" [filter_kernel.cpp:116]   --->   Operation 451 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln116)   --->   "%sext_ln116 = sext i32 %shl_ln1" [filter_kernel.cpp:116]   --->   Operation 452 'sext' 'sext_ln116' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 453 [1/1] (2.64ns) (out node of the LUT)   --->   "%add_ln116 = add i64 %sext_ln116, i64 %input_image_read" [filter_kernel.cpp:116]   --->   Operation 453 'add' 'add_ln116' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln116, i32 4, i32 63" [filter_kernel.cpp:116]   --->   Operation 454 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 14 <SV = 12> <Delay = 7.30>
ST_14 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln116_1 = sext i60 %trunc_ln3" [filter_kernel.cpp:116]   --->   Operation 455 'sext' 'sext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 456 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i128 %gmem0, i64 %sext_ln116_1" [filter_kernel.cpp:116]   --->   Operation 456 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 457 [8/8] (7.30ns)   --->   "%axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr, i64 1" [filter_kernel.cpp:116]   --->   Operation 457 'readreq' 'axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 7.30>
ST_15 : Operation 458 [7/8] (7.30ns)   --->   "%axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr, i64 1" [filter_kernel.cpp:116]   --->   Operation 458 'readreq' 'axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 7.30>
ST_16 : Operation 459 [6/8] (7.30ns)   --->   "%axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr, i64 1" [filter_kernel.cpp:116]   --->   Operation 459 'readreq' 'axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 15> <Delay = 7.30>
ST_17 : Operation 460 [5/8] (7.30ns)   --->   "%axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr, i64 1" [filter_kernel.cpp:116]   --->   Operation 460 'readreq' 'axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 461 [4/8] (7.30ns)   --->   "%axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr, i64 1" [filter_kernel.cpp:116]   --->   Operation 461 'readreq' 'axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 7.30>
ST_19 : Operation 462 [3/8] (7.30ns)   --->   "%axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr, i64 1" [filter_kernel.cpp:116]   --->   Operation 462 'readreq' 'axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln114_1 = sext i33 %sub_ln119" [filter_kernel.cpp:114]   --->   Operation 463 'sext' 'sext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln114_4 = zext i64 %sext_ln114_1" [filter_kernel.cpp:114]   --->   Operation 464 'zext' 'zext_ln114_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln114_5 = zext i64 %xor_ln119" [filter_kernel.cpp:114]   --->   Operation 465 'zext' 'zext_ln114_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 466 [3/3] (6.75ns)   --->   "%mul_ln114 = mul i128 %zext_ln114_4, i128 %zext_ln114_5" [filter_kernel.cpp:114]   --->   Operation 466 'mul' 'mul_ln114' <Predicate = true> <Delay = 6.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.30>
ST_20 : Operation 467 [2/8] (7.30ns)   --->   "%axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr, i64 1" [filter_kernel.cpp:116]   --->   Operation 467 'readreq' 'axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 468 [2/3] (6.75ns)   --->   "%mul_ln114 = mul i128 %zext_ln114_4, i128 %zext_ln114_5" [filter_kernel.cpp:114]   --->   Operation 468 'mul' 'mul_ln114' <Predicate = true> <Delay = 6.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 7.30>
ST_21 : Operation 469 [1/8] (7.30ns)   --->   "%axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr, i64 1" [filter_kernel.cpp:116]   --->   Operation 469 'readreq' 'axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 470 [1/3] (6.75ns)   --->   "%mul_ln114 = mul i128 %zext_ln114_4, i128 %zext_ln114_5" [filter_kernel.cpp:114]   --->   Operation 470 'mul' 'mul_ln114' <Predicate = true> <Delay = 6.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 7.30>
ST_22 : Operation 471 [1/1] (7.30ns)   --->   "%axie4_data = read i128 @_ssdm_op_Read.m_axi.i128P1A, i64 %gmem0_addr" [filter_kernel.cpp:116]   --->   Operation 471 'read' 'axie4_data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 472 [2/2] (0.00ns)   --->   "%call_ln114 = call void @filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11, i8 %line_buffer_8, i8 %line_buffer_7, i8 %line_buffer_6, i64 %xor_ln114, i128 %mul_ln114, i31 %trunc_ln114, i31 %empty_49, i32 %channels_read, i1 %cmp155, i128 %axie4_data" [filter_kernel.cpp:114]   --->   Operation 472 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 21> <Delay = 0.00>
ST_23 : Operation 473 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 268435456, i64 134217728" [filter_kernel.cpp:114]   --->   Operation 473 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 474 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [filter_kernel.cpp:114]   --->   Operation 474 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 475 [1/2] (0.00ns)   --->   "%call_ln114 = call void @filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11, i8 %line_buffer_8, i8 %line_buffer_7, i8 %line_buffer_6, i64 %xor_ln114, i128 %mul_ln114, i31 %trunc_ln114, i31 %empty_49, i32 %channels_read, i1 %cmp155, i128 %axie4_data" [filter_kernel.cpp:114]   --->   Operation 475 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln114 = br void %VITIS_LOOP_119_10" [filter_kernel.cpp:114]   --->   Operation 476 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>

State 24 <SV = 10> <Delay = 2.41>
ST_24 : Operation 477 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_load = load i11 %line_buffer_addr" [filter_kernel.cpp:139]   --->   Operation 477 'load' 'line_buffer_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 478 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_1_load = load i11 %line_buffer_1_addr" [filter_kernel.cpp:139]   --->   Operation 478 'load' 'line_buffer_1_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 479 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_2_load = load i11 %line_buffer_2_addr" [filter_kernel.cpp:139]   --->   Operation 479 'load' 'line_buffer_2_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 480 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_3_load = load i11 %line_buffer_3_addr" [filter_kernel.cpp:139]   --->   Operation 480 'load' 'line_buffer_3_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 481 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_4_load = load i11 %line_buffer_4_addr" [filter_kernel.cpp:139]   --->   Operation 481 'load' 'line_buffer_4_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 482 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_5_load = load i11 %line_buffer_5_addr" [filter_kernel.cpp:139]   --->   Operation 482 'load' 'line_buffer_5_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 483 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_6_load = load i11 %line_buffer_6_addr" [filter_kernel.cpp:139]   --->   Operation 483 'load' 'line_buffer_6_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 484 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_7_load = load i11 %line_buffer_7_addr" [filter_kernel.cpp:139]   --->   Operation 484 'load' 'line_buffer_7_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 485 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_8_load = load i11 %line_buffer_8_addr" [filter_kernel.cpp:139]   --->   Operation 485 'load' 'line_buffer_8_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 486 [1/1] (1.14ns)   --->   "%br_ln135 = br void %VITIS_LOOP_136_13" [filter_kernel.cpp:135]   --->   Operation 486 'br' 'br_ln135' <Predicate = true> <Delay = 1.14>

State 25 <SV = 11> <Delay = 2.41>
ST_25 : Operation 487 [1/1] (0.00ns)   --->   "%i_2 = phi i2 0, void %VITIS_LOOP_135_12, i2 %add_ln135, void %for.inc217.loopexit" [filter_kernel.cpp:135]   --->   Operation 487 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 488 [1/1] (1.14ns)   --->   "%icmp_ln135 = icmp_eq  i2 %i_2, i2 3" [filter_kernel.cpp:135]   --->   Operation 488 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 489 [1/1] (1.14ns)   --->   "%add_ln135 = add i2 %i_2, i2 1" [filter_kernel.cpp:135]   --->   Operation 489 'add' 'add_ln135' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %VITIS_LOOP_136_13.split, void %VITIS_LOOP_147_14" [filter_kernel.cpp:135]   --->   Operation 490 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 491 [1/1] (0.00ns)   --->   "%specpipeline_ln135 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:135]   --->   Operation 491 'specpipeline' 'specpipeline_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_25 : Operation 492 [1/1] (0.00ns)   --->   "%speclooptripcount_ln135 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [filter_kernel.cpp:135]   --->   Operation 492 'speclooptripcount' 'speclooptripcount_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_25 : Operation 493 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [filter_kernel.cpp:135]   --->   Operation 493 'specloopname' 'specloopname_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_25 : Operation 494 [1/1] (1.14ns)   --->   "%sel_tmp = icmp_eq  i2 %i_2, i2 0" [filter_kernel.cpp:135]   --->   Operation 494 'icmp' 'sel_tmp' <Predicate = (!icmp_ln135)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 495 [1/1] (1.14ns)   --->   "%sel_tmp1 = icmp_eq  i2 %i_2, i2 1" [filter_kernel.cpp:135]   --->   Operation 495 'icmp' 'sel_tmp1' <Predicate = (!icmp_ln135)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 496 [1/1] (0.71ns)   --->   "%tmp60 = or i1 %sel_tmp, i1 %sel_tmp1" [filter_kernel.cpp:135]   --->   Operation 496 'or' 'tmp60' <Predicate = (!icmp_ln135)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 497 [1/1] (1.14ns)   --->   "%sel_tmp11 = icmp_ne  i2 %i_2, i2 0" [filter_kernel.cpp:135]   --->   Operation 497 'icmp' 'sel_tmp11' <Predicate = (!icmp_ln135)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 498 [1/1] (1.14ns)   --->   "%sel_tmp12 = icmp_ne  i2 %i_2, i2 1" [filter_kernel.cpp:135]   --->   Operation 498 'icmp' 'sel_tmp12' <Predicate = (!icmp_ln135)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 499 [1/1] (0.71ns)   --->   "%sel_tmp13 = and i1 %sel_tmp11, i1 %sel_tmp12" [filter_kernel.cpp:135]   --->   Operation 499 'and' 'sel_tmp13' <Predicate = (!icmp_ln135)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 500 [1/1] (1.14ns)   --->   "%br_ln136 = br void %for.body191" [filter_kernel.cpp:136]   --->   Operation 500 'br' 'br_ln136' <Predicate = (!icmp_ln135)> <Delay = 1.14>
ST_25 : Operation 501 [1/1] (0.00ns)   --->   "%line_buffer_3_addr_2 = getelementptr i8 %line_buffer_3, i64 0, i64 %zext_ln87" [filter_kernel.cpp:87]   --->   Operation 501 'getelementptr' 'line_buffer_3_addr_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_25 : Operation 502 [1/1] (0.00ns)   --->   "%line_buffer_4_addr_2 = getelementptr i8 %line_buffer_4, i64 0, i64 %zext_ln87" [filter_kernel.cpp:87]   --->   Operation 502 'getelementptr' 'line_buffer_4_addr_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_25 : Operation 503 [1/1] (0.00ns)   --->   "%line_buffer_5_addr_2 = getelementptr i8 %line_buffer_5, i64 0, i64 %zext_ln87" [filter_kernel.cpp:87]   --->   Operation 503 'getelementptr' 'line_buffer_5_addr_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_25 : Operation 504 [2/2] (2.41ns)   --->   "%line_buffer_3_load_1 = load i11 %line_buffer_3_addr_2" [filter_kernel.cpp:87]   --->   Operation 504 'load' 'line_buffer_3_load_1' <Predicate = (icmp_ln135)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_25 : Operation 505 [2/2] (2.41ns)   --->   "%line_buffer_4_load_1 = load i11 %line_buffer_4_addr_2" [filter_kernel.cpp:87]   --->   Operation 505 'load' 'line_buffer_4_load_1' <Predicate = (icmp_ln135)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_25 : Operation 506 [2/2] (2.41ns)   --->   "%line_buffer_5_load_1 = load i11 %line_buffer_5_addr_2" [filter_kernel.cpp:87]   --->   Operation 506 'load' 'line_buffer_5_load_1' <Predicate = (icmp_ln135)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 26 <SV = 12> <Delay = 4.15>
ST_26 : Operation 507 [1/1] (0.00ns)   --->   "%k_5 = phi i31 0, void %VITIS_LOOP_136_13.split, i31 %add_ln136, void %for.body191.split_ifconv" [filter_kernel.cpp:136]   --->   Operation 507 'phi' 'k_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i31 %k_5" [filter_kernel.cpp:136]   --->   Operation 508 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 509 [1/1] (1.91ns)   --->   "%icmp_ln136 = icmp_slt  i32 %zext_ln136, i32 %channels_read" [filter_kernel.cpp:136]   --->   Operation 509 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 510 [1/1] (1.89ns)   --->   "%add_ln136 = add i31 %k_5, i31 1" [filter_kernel.cpp:136]   --->   Operation 510 'add' 'add_ln136' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %for.inc217.loopexit, void %for.body191.split_ifconv" [filter_kernel.cpp:136]   --->   Operation 511 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 512 [1/1] (0.00ns)   --->   "%window_6_0125_load_2 = load i8 %window_6_0125"   --->   Operation 512 'load' 'window_6_0125_load_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 513 [1/1] (0.00ns)   --->   "%window_7_0126_load_2 = load i8 %window_7_0126"   --->   Operation 513 'load' 'window_7_0126_load_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 514 [1/1] (0.00ns)   --->   "%window_8_0127_load_2 = load i8 %window_8_0127"   --->   Operation 514 'load' 'window_8_0127_load_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 515 [1/1] (0.00ns)   --->   "%window_15_0128_load_2 = load i8 %window_15_0128"   --->   Operation 515 'load' 'window_15_0128_load_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 516 [1/1] (0.00ns)   --->   "%window_16_0129_load_2 = load i8 %window_16_0129"   --->   Operation 516 'load' 'window_16_0129_load_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 517 [1/1] (0.00ns)   --->   "%window_17_0130_load_2 = load i8 %window_17_0130"   --->   Operation 517 'load' 'window_17_0130_load_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 518 [1/1] (0.00ns)   --->   "%window_24_0131_load_2 = load i8 %window_24_0131"   --->   Operation 518 'load' 'window_24_0131_load_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 519 [1/1] (0.00ns)   --->   "%window_25_0132_load_2 = load i8 %window_25_0132"   --->   Operation 519 'load' 'window_25_0132_load_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 520 [1/1] (0.00ns)   --->   "%window_26_0133_load_2 = load i8 %window_26_0133"   --->   Operation 520 'load' 'window_26_0133_load_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i31 %k_5" [filter_kernel.cpp:136]   --->   Operation 521 'trunc' 'trunc_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 522 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [filter_kernel.cpp:136]   --->   Operation 522 'specloopname' 'specloopname_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 523 [1/1] (1.14ns)   --->   "%tmp_5 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %line_buffer_load, i2 1, i8 %line_buffer_1_load, i2 2, i8 %line_buffer_2_load, i8 0, i2 %trunc_ln136" [filter_kernel.cpp:139]   --->   Operation 523 'sparsemux' 'tmp_5' <Predicate = (icmp_ln136 & cmp193 & i_2 == 0)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 524 [1/1] (1.14ns)   --->   "%tmp_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %line_buffer_3_load, i2 1, i8 %line_buffer_4_load, i2 2, i8 %line_buffer_5_load, i8 0, i2 %trunc_ln136" [filter_kernel.cpp:139]   --->   Operation 524 'sparsemux' 'tmp_8' <Predicate = (icmp_ln136 & cmp193 & i_2 == 1)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 525 [1/1] (1.14ns)   --->   "%tmp_10 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %line_buffer_6_load, i2 1, i8 %line_buffer_7_load, i2 2, i8 %line_buffer_8_load, i8 0, i2 %trunc_ln136" [filter_kernel.cpp:139]   --->   Operation 525 'sparsemux' 'tmp_10' <Predicate = (icmp_ln136 & cmp193 & i_2 == 2)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 526 [1/1] (1.14ns)   --->   "%tmp_11 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_5, i2 1, i8 %tmp_8, i2 2, i8 %tmp_10, i8 0, i2 %i_2" [filter_kernel.cpp:139]   --->   Operation 526 'sparsemux' 'tmp_11' <Predicate = (icmp_ln136 & cmp193)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 527 [1/1] (0.93ns)   --->   "%storemerge = select i1 %cmp193, i8 %tmp_11, i8 0" [filter_kernel.cpp:87]   --->   Operation 527 'select' 'storemerge' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 528 [1/1] (1.89ns)   --->   "%sel_tmp2 = icmp_eq  i31 %k_5, i31 0" [filter_kernel.cpp:136]   --->   Operation 528 'icmp' 'sel_tmp2' <Predicate = (icmp_ln136)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 529 [1/1] (1.89ns)   --->   "%sel_tmp3 = icmp_eq  i31 %k_5, i31 1" [filter_kernel.cpp:136]   --->   Operation 529 'icmp' 'sel_tmp3' <Predicate = (icmp_ln136)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node storemerge349)   --->   "%tmp61 = or i1 %sel_tmp2, i1 %sel_tmp3" [filter_kernel.cpp:136]   --->   Operation 530 'or' 'tmp61' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node storemerge349)   --->   "%sel_tmp6 = or i1 %tmp61, i1 %tmp60" [filter_kernel.cpp:136]   --->   Operation 531 'or' 'sel_tmp6' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 532 [1/1] (0.93ns) (out node of the LUT)   --->   "%storemerge349 = select i1 %sel_tmp6, i8 %window_26_0133_load_2, i8 %storemerge" [filter_kernel.cpp:136]   --->   Operation 532 'select' 'storemerge349' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node storemerge346)   --->   "%sel_tmp14 = and i1 %sel_tmp13, i1 %sel_tmp2" [filter_kernel.cpp:135]   --->   Operation 533 'and' 'sel_tmp14' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 534 [1/1] (0.93ns) (out node of the LUT)   --->   "%storemerge346 = select i1 %sel_tmp14, i8 %storemerge, i8 %window_24_0131_load_2" [filter_kernel.cpp:135]   --->   Operation 534 'select' 'storemerge346' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node storemerge343)   --->   "%sel_tmp22 = and i1 %sel_tmp13, i1 %sel_tmp3" [filter_kernel.cpp:135]   --->   Operation 535 'and' 'sel_tmp22' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 536 [1/1] (0.93ns) (out node of the LUT)   --->   "%storemerge343 = select i1 %sel_tmp22, i8 %storemerge, i8 %window_25_0132_load_2" [filter_kernel.cpp:135]   --->   Operation 536 'select' 'storemerge343' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 537 [1/1] (1.89ns)   --->   "%sel_tmp27 = icmp_ne  i31 %k_5, i31 0" [filter_kernel.cpp:136]   --->   Operation 537 'icmp' 'sel_tmp27' <Predicate = (icmp_ln136)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 538 [1/1] (1.89ns)   --->   "%sel_tmp29 = icmp_ne  i31 %k_5, i31 1" [filter_kernel.cpp:136]   --->   Operation 538 'icmp' 'sel_tmp29' <Predicate = (icmp_ln136)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 539 [1/1] (0.71ns)   --->   "%tmp62 = and i1 %sel_tmp27, i1 %sel_tmp29" [filter_kernel.cpp:136]   --->   Operation 539 'and' 'tmp62' <Predicate = (icmp_ln136)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node storemerge341)   --->   "%sel_tmp30 = and i1 %tmp62, i1 %sel_tmp" [filter_kernel.cpp:136]   --->   Operation 540 'and' 'sel_tmp30' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 541 [1/1] (0.93ns) (out node of the LUT)   --->   "%storemerge341 = select i1 %sel_tmp30, i8 %storemerge, i8 %window_8_0127_load_2" [filter_kernel.cpp:136]   --->   Operation 541 'select' 'storemerge341' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node empty_54)   --->   "%empty_53 = or i2 %trunc_ln136, i2 %i_2" [filter_kernel.cpp:136]   --->   Operation 542 'or' 'empty_53' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node empty_54)   --->   "%tmp_22 = partselect i29 @_ssdm_op_PartSelect.i29.i31.i32.i32, i31 %k_5, i32 2, i32 30" [filter_kernel.cpp:136]   --->   Operation 543 'partselect' 'tmp_22' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node empty_54)   --->   "%tmp_23 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i29.i2, i29 %tmp_22, i2 %empty_53" [filter_kernel.cpp:136]   --->   Operation 544 'bitconcatenate' 'tmp_23' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 545 [1/1] (1.89ns) (out node of the LUT)   --->   "%empty_54 = icmp_eq  i31 %tmp_23, i31 0" [filter_kernel.cpp:136]   --->   Operation 545 'icmp' 'empty_54' <Predicate = (icmp_ln136)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 546 [1/1] (0.93ns)   --->   "%storemerge338 = select i1 %empty_54, i8 %storemerge, i8 %window_6_0125_load_2" [filter_kernel.cpp:136]   --->   Operation 546 'select' 'storemerge338' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node storemerge335)   --->   "%sel_tmp38 = and i1 %sel_tmp, i1 %sel_tmp3" [filter_kernel.cpp:135]   --->   Operation 547 'and' 'sel_tmp38' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 548 [1/1] (0.93ns) (out node of the LUT)   --->   "%storemerge335 = select i1 %sel_tmp38, i8 %storemerge, i8 %window_7_0126_load_2" [filter_kernel.cpp:135]   --->   Operation 548 'select' 'storemerge335' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node storemerge331)   --->   "%sel_tmp46 = and i1 %tmp62, i1 %sel_tmp1" [filter_kernel.cpp:136]   --->   Operation 549 'and' 'sel_tmp46' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 550 [1/1] (0.93ns) (out node of the LUT)   --->   "%storemerge331 = select i1 %sel_tmp46, i8 %storemerge, i8 %window_17_0130_load_2" [filter_kernel.cpp:136]   --->   Operation 550 'select' 'storemerge331' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node storemerge328)   --->   "%sel_tmp50 = and i1 %sel_tmp1, i1 %sel_tmp2" [filter_kernel.cpp:135]   --->   Operation 551 'and' 'sel_tmp50' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 552 [1/1] (0.93ns) (out node of the LUT)   --->   "%storemerge328 = select i1 %sel_tmp50, i8 %storemerge, i8 %window_15_0128_load_2" [filter_kernel.cpp:135]   --->   Operation 552 'select' 'storemerge328' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node storemerge325)   --->   "%sel_tmp54 = and i1 %sel_tmp1, i1 %sel_tmp3" [filter_kernel.cpp:135]   --->   Operation 553 'and' 'sel_tmp54' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 554 [1/1] (0.93ns) (out node of the LUT)   --->   "%storemerge325 = select i1 %sel_tmp54, i8 %storemerge, i8 %window_16_0129_load_2" [filter_kernel.cpp:135]   --->   Operation 554 'select' 'storemerge325' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 555 [1/1] (0.00ns)   --->   "%store_ln136 = store i8 %storemerge349, i8 %window_26_0133" [filter_kernel.cpp:136]   --->   Operation 555 'store' 'store_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 556 [1/1] (0.00ns)   --->   "%store_ln135 = store i8 %storemerge343, i8 %window_25_0132" [filter_kernel.cpp:135]   --->   Operation 556 'store' 'store_ln135' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 557 [1/1] (0.00ns)   --->   "%store_ln135 = store i8 %storemerge346, i8 %window_24_0131" [filter_kernel.cpp:135]   --->   Operation 557 'store' 'store_ln135' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 558 [1/1] (0.00ns)   --->   "%store_ln136 = store i8 %storemerge331, i8 %window_17_0130" [filter_kernel.cpp:136]   --->   Operation 558 'store' 'store_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 559 [1/1] (0.00ns)   --->   "%store_ln135 = store i8 %storemerge325, i8 %window_16_0129" [filter_kernel.cpp:135]   --->   Operation 559 'store' 'store_ln135' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 560 [1/1] (0.00ns)   --->   "%store_ln135 = store i8 %storemerge328, i8 %window_15_0128" [filter_kernel.cpp:135]   --->   Operation 560 'store' 'store_ln135' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 561 [1/1] (0.00ns)   --->   "%store_ln136 = store i8 %storemerge341, i8 %window_8_0127" [filter_kernel.cpp:136]   --->   Operation 561 'store' 'store_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 562 [1/1] (0.00ns)   --->   "%store_ln135 = store i8 %storemerge335, i8 %window_7_0126" [filter_kernel.cpp:135]   --->   Operation 562 'store' 'store_ln135' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 563 [1/1] (0.00ns)   --->   "%store_ln136 = store i8 %storemerge338, i8 %window_6_0125" [filter_kernel.cpp:136]   --->   Operation 563 'store' 'store_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 564 [1/1] (0.00ns)   --->   "%br_ln136 = br void %for.body191" [filter_kernel.cpp:136]   --->   Operation 564 'br' 'br_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln135 = br void %VITIS_LOOP_136_13" [filter_kernel.cpp:135]   --->   Operation 565 'br' 'br_ln135' <Predicate = (!icmp_ln136)> <Delay = 0.00>

State 27 <SV = 12> <Delay = 5.47>
ST_27 : Operation 566 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_3_load_1 = load i11 %line_buffer_3_addr_2" [filter_kernel.cpp:87]   --->   Operation 566 'load' 'line_buffer_3_load_1' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_27 : Operation 567 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_4_load_1 = load i11 %line_buffer_4_addr_2" [filter_kernel.cpp:87]   --->   Operation 567 'load' 'line_buffer_4_load_1' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_27 : Operation 568 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_5_load_1 = load i11 %line_buffer_5_addr_2" [filter_kernel.cpp:87]   --->   Operation 568 'load' 'line_buffer_5_load_1' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_27 : Operation 569 [1/1] (0.00ns)   --->   "%window_10_load_2 = load i8 %window_10" [filter_kernel.cpp:149]   --->   Operation 569 'load' 'window_10_load_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 570 [1/1] (0.00ns)   --->   "%window_9_load_2 = load i8 %window_9" [filter_kernel.cpp:149]   --->   Operation 570 'load' 'window_9_load_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 571 [1/1] (0.00ns)   --->   "%window_11_load_2 = load i8 %window_11" [filter_kernel.cpp:149]   --->   Operation 571 'load' 'window_11_load_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 572 [2/2] (3.06ns)   --->   "%call_ln149 = call void @filter_kernel_Pipeline_VITIS_LOOP_147_14, i8 %window_11_load_2, i8 %window_9_load_2, i8 %window_10_load_2, i32 %channels_read, i8 %line_buffer_3_load_1, i8 %line_buffer_4_load_1, i8 %line_buffer_5_load_1, i8 %window_39_loc, i8 %window_38_loc, i8 %window_37_loc" [filter_kernel.cpp:149]   --->   Operation 572 'call' 'call_ln149' <Predicate = true> <Delay = 3.06> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 13> <Delay = 4.20>
ST_28 : Operation 573 [1/2] (4.20ns)   --->   "%call_ln149 = call void @filter_kernel_Pipeline_VITIS_LOOP_147_14, i8 %window_11_load_2, i8 %window_9_load_2, i8 %window_10_load_2, i32 %channels_read, i8 %line_buffer_3_load_1, i8 %line_buffer_4_load_1, i8 %line_buffer_5_load_1, i8 %window_39_loc, i8 %window_38_loc, i8 %window_37_loc" [filter_kernel.cpp:149]   --->   Operation 573 'call' 'call_ln149' <Predicate = true> <Delay = 4.20> <CoreType = "Generic">   --->   Generic Core

State 29 <SV = 14> <Delay = 5.67>
ST_29 : Operation 574 [1/1] (0.00ns)   --->   "%window_21 = load i8 %window_39_loc"   --->   Operation 574 'load' 'window_21' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 575 [1/1] (0.00ns)   --->   "%window_20 = load i8 %window_38_loc"   --->   Operation 575 'load' 'window_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 576 [1/1] (0.00ns)   --->   "%window_19 = load i8 %window_37_loc"   --->   Operation 576 'load' 'window_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 577 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %cmp2538, void %for.end236, void %for.end236.loopexit.split" [filter_kernel.cpp:147]   --->   Operation 577 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 578 [1/1] (1.14ns)   --->   "%store_ln149 = store i8 %window_19, i8 %window_10" [filter_kernel.cpp:149]   --->   Operation 578 'store' 'store_ln149' <Predicate = (cmp2538)> <Delay = 1.14>
ST_29 : Operation 579 [1/1] (1.14ns)   --->   "%store_ln149 = store i8 %window_20, i8 %window_9" [filter_kernel.cpp:149]   --->   Operation 579 'store' 'store_ln149' <Predicate = (cmp2538)> <Delay = 1.14>
ST_29 : Operation 580 [1/1] (1.14ns)   --->   "%store_ln149 = store i8 %window_21, i8 %window_11" [filter_kernel.cpp:149]   --->   Operation 580 'store' 'store_ln149' <Predicate = (cmp2538)> <Delay = 1.14>
ST_29 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln155 = br void %for.end236" [filter_kernel.cpp:155]   --->   Operation 581 'br' 'br_ln155' <Predicate = (cmp2538)> <Delay = 0.00>
ST_29 : Operation 582 [1/1] (1.89ns)   --->   "%icmp_ln155 = icmp_ne  i31 %col, i31 0" [filter_kernel.cpp:155]   --->   Operation 582 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node and_ln155_1)   --->   "%and_ln155_2 = and i1 %icmp_ln155, i1 %cmp193" [filter_kernel.cpp:155]   --->   Operation 583 'and' 'and_ln155_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 584 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln155_1 = and i1 %and_ln155_2, i1 %and_ln155" [filter_kernel.cpp:155]   --->   Operation 584 'and' 'and_ln155_1' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 585 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %and_ln155_1, void %VITIS_LOOP_222_20, void %VITIS_LOOP_160_15" [filter_kernel.cpp:155]   --->   Operation 585 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 586 [1/1] (1.91ns)   --->   "%add_ln216 = add i32 %zext_ln87_1, i32 %phi_mul_load" [filter_kernel.cpp:216]   --->   Operation 586 'add' 'add_ln216' <Predicate = (!and_ln155_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 587 [1/1] (0.00ns)   --->   "%window_6_0125_load_1 = load i8 %window_6_0125"   --->   Operation 587 'load' 'window_6_0125_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 588 [1/1] (0.00ns)   --->   "%window_7_0126_load_1 = load i8 %window_7_0126"   --->   Operation 588 'load' 'window_7_0126_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 589 [1/1] (0.00ns)   --->   "%window_8_0127_load_1 = load i8 %window_8_0127"   --->   Operation 589 'load' 'window_8_0127_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 590 [1/1] (0.00ns)   --->   "%window_15_0128_load_1 = load i8 %window_15_0128"   --->   Operation 590 'load' 'window_15_0128_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 591 [1/1] (0.00ns)   --->   "%window_16_0129_load_1 = load i8 %window_16_0129"   --->   Operation 591 'load' 'window_16_0129_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 592 [1/1] (0.00ns)   --->   "%window_17_0130_load_1 = load i8 %window_17_0130"   --->   Operation 592 'load' 'window_17_0130_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 593 [1/1] (0.00ns)   --->   "%window_24_0131_load_1 = load i8 %window_24_0131"   --->   Operation 593 'load' 'window_24_0131_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 594 [1/1] (0.00ns)   --->   "%window_25_0132_load_1 = load i8 %window_25_0132"   --->   Operation 594 'load' 'window_25_0132_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 595 [1/1] (0.00ns)   --->   "%window_26_0133_load_1 = load i8 %window_26_0133"   --->   Operation 595 'load' 'window_26_0133_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 596 [1/1] (0.00ns)   --->   "%window_load = load i8 %window"   --->   Operation 596 'load' 'window_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 597 [1/1] (0.00ns)   --->   "%window_1_load = load i8 %window_1"   --->   Operation 597 'load' 'window_1_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 598 [1/1] (0.00ns)   --->   "%window_2_load = load i8 %window_2"   --->   Operation 598 'load' 'window_2_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 599 [1/1] (0.00ns)   --->   "%window_6_load = load i8 %window_6"   --->   Operation 599 'load' 'window_6_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 600 [1/1] (0.00ns)   --->   "%window_7_load = load i8 %window_7"   --->   Operation 600 'load' 'window_7_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 601 [1/1] (0.00ns)   --->   "%window_8_load = load i8 %window_8"   --->   Operation 601 'load' 'window_8_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 602 [1/1] (0.00ns)   --->   "%window_12_load = load i8 %window_12"   --->   Operation 602 'load' 'window_12_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 603 [1/1] (0.00ns)   --->   "%window_13_load = load i8 %window_13"   --->   Operation 603 'load' 'window_13_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 604 [1/1] (0.00ns)   --->   "%window_14_load = load i8 %window_14"   --->   Operation 604 'load' 'window_14_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 605 [1/1] (0.00ns)   --->   "%window_3_load_1 = load i8 %window_3"   --->   Operation 605 'load' 'window_3_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 606 [1/1] (0.00ns)   --->   "%window_4_load_1 = load i8 %window_4"   --->   Operation 606 'load' 'window_4_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 607 [1/1] (0.00ns)   --->   "%window_5_load_1 = load i8 %window_5"   --->   Operation 607 'load' 'window_5_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 608 [1/1] (0.00ns)   --->   "%window_9_load = load i8 %window_9"   --->   Operation 608 'load' 'window_9_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 609 [1/1] (0.00ns)   --->   "%window_10_load = load i8 %window_10"   --->   Operation 609 'load' 'window_10_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 610 [1/1] (0.00ns)   --->   "%window_11_load = load i8 %window_11"   --->   Operation 610 'load' 'window_11_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 611 [1/1] (0.00ns)   --->   "%window_15_load_1 = load i8 %window_15"   --->   Operation 611 'load' 'window_15_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 612 [1/1] (0.00ns)   --->   "%window_16_load_1 = load i8 %window_16"   --->   Operation 612 'load' 'window_16_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 613 [1/1] (0.00ns)   --->   "%window_17_load_1 = load i8 %window_17"   --->   Operation 613 'load' 'window_17_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 614 [2/2] (3.06ns)   --->   "%call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_160_15, i32 %channels_read, i8 %window_load, i8 %window_1_load, i8 %window_2_load, i8 %window_6_load, i8 %window_7_load, i8 %window_8_load, i8 %window_12_load, i8 %window_13_load, i8 %window_14_load, i8 %window_3_load_1, i8 %window_4_load_1, i8 %window_5_load_1, i8 %window_9_load, i8 %window_10_load, i8 %window_11_load, i8 %window_15_load_1, i8 %window_16_load_1, i8 %window_17_load_1, i8 %window_6_0125_load_1, i8 %window_7_0126_load_1, i8 %window_8_0127_load_1, i8 %window_15_0128_load_1, i8 %window_16_0129_load_1, i8 %window_17_0130_load_1, i8 %window_24_0131_load_1, i8 %window_25_0132_load_1, i8 %window_26_0133_load_1, i32 %mux_case_014216_loc_load, i32 %mux_case_032243_loc_load, i32 %mux_case_097270_loc_load, i32 %mux_case_116225_loc_load, i32 %mux_case_134252_loc_load, i32 %mux_case_199279_loc_load, i32 %mux_case_218234_loc_load, i32 %mux_case_236261_loc_load, i32 %mux_case_2101288_loc_load, i32 %filter_divisor_read, i8 %output_pixel_2_loc, i8 %output_pixel_1_loc, i8 %output_pixel_loc"   --->   Operation 614 'call' 'call_ln0' <Predicate = (and_ln155_1)> <Delay = 3.06> <CoreType = "Generic">   --->   Generic Core
ST_29 : Operation 615 [1/1] (1.91ns)   --->   "%add_ln182 = add i32 %zext_ln87_1, i32 %phi_mul_load" [filter_kernel.cpp:182]   --->   Operation 615 'add' 'add_ln182' <Predicate = (and_ln155_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 6.21>
ST_30 : Operation 616 [1/1] (6.21ns)   --->   "%mul_ln216 = mul i32 %add_ln216, i32 %channels_read" [filter_kernel.cpp:216]   --->   Operation 616 'mul' 'mul_ln216' <Predicate = true> <Delay = 6.21> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln216, i32 31" [filter_kernel.cpp:216]   --->   Operation 617 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln216, i32 4, i32 31" [filter_kernel.cpp:216]   --->   Operation 618 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln217 = trunc i32 %mul_ln216" [filter_kernel.cpp:217]   --->   Operation 619 'trunc' 'trunc_ln217' <Predicate = true> <Delay = 0.00>

State 31 <SV = 16> <Delay = 6.93>
ST_31 : Operation 620 [1/1] (1.91ns)   --->   "%sub_ln216 = sub i32 0, i32 %mul_ln216" [filter_kernel.cpp:216]   --->   Operation 620 'sub' 'sub_ln216' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln216, i32 4, i32 31" [filter_kernel.cpp:216]   --->   Operation 621 'partselect' 'tmp_20' <Predicate = (tmp_19)> <Delay = 0.00>
ST_31 : Operation 622 [1/1] (1.84ns)   --->   "%sub_ln216_1 = sub i28 0, i28 %tmp_20" [filter_kernel.cpp:216]   --->   Operation 622 'sub' 'sub_ln216_1' <Predicate = (tmp_19)> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 623 [1/1] (0.52ns)   --->   "%axie4_idx = select i1 %tmp_19, i28 %sub_ln216_1, i28 %tmp_21" [filter_kernel.cpp:216]   --->   Operation 623 'select' 'axie4_idx' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i4 %trunc_ln217" [filter_kernel.cpp:217]   --->   Operation 624 'zext' 'zext_ln217' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_31 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln217_1 = trunc i32 %sub_ln216" [filter_kernel.cpp:217]   --->   Operation 625 'trunc' 'trunc_ln217_1' <Predicate = (tmp_19)> <Delay = 0.00>
ST_31 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln217_1 = zext i4 %trunc_ln217_1" [filter_kernel.cpp:217]   --->   Operation 626 'zext' 'zext_ln217_1' <Predicate = (tmp_19)> <Delay = 0.00>
ST_31 : Operation 627 [1/1] (1.40ns)   --->   "%sub_ln217 = sub i5 0, i5 %zext_ln217_1" [filter_kernel.cpp:217]   --->   Operation 627 'sub' 'sub_ln217' <Predicate = (tmp_19)> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 628 [1/1] (0.85ns)   --->   "%byte_offset = select i1 %tmp_19, i5 %sub_ln217, i5 %zext_ln217" [filter_kernel.cpp:217]   --->   Operation 628 'select' 'byte_offset' <Predicate = true> <Delay = 0.85> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 629 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %axie4_idx, i4 0" [filter_kernel.cpp:219]   --->   Operation 629 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i32 %shl_ln3" [filter_kernel.cpp:219]   --->   Operation 630 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 631 [1/1] (2.64ns)   --->   "%add_ln219 = add i64 %sext_ln219, i64 %input_image_read" [filter_kernel.cpp:219]   --->   Operation 631 'add' 'add_ln219' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln219, i32 4, i32 63" [filter_kernel.cpp:219]   --->   Operation 632 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 633 [1/1] (2.64ns)   --->   "%add_ln220 = add i64 %sext_ln219, i64 %output_image_read" [filter_kernel.cpp:220]   --->   Operation 633 'add' 'add_ln220' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln220, i32 4, i32 63" [filter_kernel.cpp:220]   --->   Operation 634 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 32 <SV = 17> <Delay = 7.30>
ST_32 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln219_1 = sext i60 %trunc_ln9" [filter_kernel.cpp:219]   --->   Operation 635 'sext' 'sext_ln219_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 636 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i128 %gmem0, i64 %sext_ln219_1" [filter_kernel.cpp:219]   --->   Operation 636 'getelementptr' 'gmem0_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 637 [8/8] (7.30ns)   --->   "%input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr_1, i64 1" [filter_kernel.cpp:219]   --->   Operation 637 'readreq' 'input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln220 = sext i60 %trunc_ln1" [filter_kernel.cpp:220]   --->   Operation 638 'sext' 'sext_ln220' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 639 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i128 %gmem1, i64 %sext_ln220" [filter_kernel.cpp:220]   --->   Operation 639 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 640 [8/8] (7.30ns)   --->   "%output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr, i64 1" [filter_kernel.cpp:220]   --->   Operation 640 'readreq' 'output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 18> <Delay = 7.30>
ST_33 : Operation 641 [7/8] (7.30ns)   --->   "%input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr_1, i64 1" [filter_kernel.cpp:219]   --->   Operation 641 'readreq' 'input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 642 [7/8] (7.30ns)   --->   "%output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr, i64 1" [filter_kernel.cpp:220]   --->   Operation 642 'readreq' 'output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 19> <Delay = 7.30>
ST_34 : Operation 643 [6/8] (7.30ns)   --->   "%input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr_1, i64 1" [filter_kernel.cpp:219]   --->   Operation 643 'readreq' 'input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 644 [6/8] (7.30ns)   --->   "%output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr, i64 1" [filter_kernel.cpp:220]   --->   Operation 644 'readreq' 'output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 20> <Delay = 7.30>
ST_35 : Operation 645 [5/8] (7.30ns)   --->   "%input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr_1, i64 1" [filter_kernel.cpp:219]   --->   Operation 645 'readreq' 'input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 646 [5/8] (7.30ns)   --->   "%output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr, i64 1" [filter_kernel.cpp:220]   --->   Operation 646 'readreq' 'output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 21> <Delay = 7.30>
ST_36 : Operation 647 [4/8] (7.30ns)   --->   "%input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr_1, i64 1" [filter_kernel.cpp:219]   --->   Operation 647 'readreq' 'input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 648 [4/8] (7.30ns)   --->   "%output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr, i64 1" [filter_kernel.cpp:220]   --->   Operation 648 'readreq' 'output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 22> <Delay = 7.30>
ST_37 : Operation 649 [3/8] (7.30ns)   --->   "%input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr_1, i64 1" [filter_kernel.cpp:219]   --->   Operation 649 'readreq' 'input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 650 [3/8] (7.30ns)   --->   "%output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr, i64 1" [filter_kernel.cpp:220]   --->   Operation 650 'readreq' 'output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 23> <Delay = 7.30>
ST_38 : Operation 651 [2/8] (7.30ns)   --->   "%input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr_1, i64 1" [filter_kernel.cpp:219]   --->   Operation 651 'readreq' 'input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 652 [2/8] (7.30ns)   --->   "%output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr, i64 1" [filter_kernel.cpp:220]   --->   Operation 652 'readreq' 'output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 24> <Delay = 7.30>
ST_39 : Operation 653 [1/8] (7.30ns)   --->   "%input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr_1, i64 1" [filter_kernel.cpp:219]   --->   Operation 653 'readreq' 'input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 654 [1/8] (7.30ns)   --->   "%output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr, i64 1" [filter_kernel.cpp:220]   --->   Operation 654 'readreq' 'output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 25> <Delay = 7.30>
ST_40 : Operation 655 [1/1] (7.30ns)   --->   "%input_axie4_data = read i128 @_ssdm_op_Read.m_axi.i128P1A, i64 %gmem0_addr_1" [filter_kernel.cpp:219]   --->   Operation 655 'read' 'input_axie4_data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 656 [1/1] (7.30ns)   --->   "%output_axie4_data = read i128 @_ssdm_op_Read.m_axi.i128P1A, i64 %gmem1_addr" [filter_kernel.cpp:220]   --->   Operation 656 'read' 'output_axie4_data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 26> <Delay = 4.83>
ST_41 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln216 = sext i28 %axie4_idx" [filter_kernel.cpp:216]   --->   Operation 657 'sext' 'sext_ln216' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln217 = sext i5 %byte_offset" [filter_kernel.cpp:217]   --->   Operation 658 'sext' 'sext_ln217' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln217_1 = sext i5 %byte_offset" [filter_kernel.cpp:217]   --->   Operation 659 'sext' 'sext_ln217_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 660 [1/1] (1.14ns)   --->   "%br_ln222 = br i1 %cmp2538, void %for.end407, void %for.body387.lr.ph" [filter_kernel.cpp:222]   --->   Operation 660 'br' 'br_ln222' <Predicate = true> <Delay = 1.14>
ST_41 : Operation 661 [1/1] (1.46ns)   --->   "%add_ln222 = add i6 %sext_ln217_1, i6 48" [filter_kernel.cpp:222]   --->   Operation 661 'add' 'add_ln222' <Predicate = (cmp2538)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 662 [1/1] (0.00ns)   --->   "%add_ln222_cast80 = sext i6 %add_ln222" [filter_kernel.cpp:222]   --->   Operation 662 'sext' 'add_ln222_cast80' <Predicate = (cmp2538)> <Delay = 0.00>
ST_41 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node sub_ln222)   --->   "%empty_57 = trunc i6 %add_ln222" [filter_kernel.cpp:222]   --->   Operation 663 'trunc' 'empty_57' <Predicate = (cmp2538)> <Delay = 0.00>
ST_41 : Operation 664 [1/1] (1.91ns)   --->   "%empty_58 = icmp_ult  i32 %add_ln222_cast80, i32 %sub_ln85" [filter_kernel.cpp:222]   --->   Operation 664 'icmp' 'empty_58' <Predicate = (cmp2538)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node sub_ln222)   --->   "%umax = select i1 %empty_58, i5 %trunc_ln85, i5 %empty_57" [filter_kernel.cpp:222]   --->   Operation 665 'select' 'umax' <Predicate = (cmp2538)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 666 [1/1] (1.46ns) (out node of the LUT)   --->   "%sub_ln222 = sub i5 0, i5 %umax" [filter_kernel.cpp:222]   --->   Operation 666 'sub' 'sub_ln222' <Predicate = (cmp2538)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 27> <Delay = 5.99>
ST_42 : Operation 667 [2/2] (5.99ns)   --->   "%call_ln217 = call void @filter_kernel_Pipeline_VITIS_LOOP_222_20, i5 %byte_offset, i128 %output_axie4_data, i128 %input_axie4_data, i5 %sub_ln222, i128 %output_axie4_data_2_loc" [filter_kernel.cpp:217]   --->   Operation 667 'call' 'call_ln217' <Predicate = true> <Delay = 5.99> <CoreType = "Generic">   --->   Generic Core

State 43 <SV = 28> <Delay = 5.49>
ST_43 : Operation 668 [1/2] (5.49ns)   --->   "%call_ln217 = call void @filter_kernel_Pipeline_VITIS_LOOP_222_20, i5 %byte_offset, i128 %output_axie4_data, i128 %input_axie4_data, i5 %sub_ln222, i128 %output_axie4_data_2_loc" [filter_kernel.cpp:217]   --->   Operation 668 'call' 'call_ln217' <Predicate = true> <Delay = 5.49> <CoreType = "Generic">   --->   Generic Core

State 44 <SV = 29> <Delay = 7.30>
ST_44 : Operation 669 [1/1] (0.00ns)   --->   "%output_axie4_data_2_loc_load = load i128 %output_axie4_data_2_loc"   --->   Operation 669 'load' 'output_axie4_data_2_loc_load' <Predicate = (cmp2538)> <Delay = 0.00>
ST_44 : Operation 670 [1/1] (1.14ns)   --->   "%br_ln0 = br void %for.end407"   --->   Operation 670 'br' 'br_ln0' <Predicate = (cmp2538)> <Delay = 1.14>
ST_44 : Operation 671 [1/1] (7.30ns)   --->   "%gmem1_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i128P1A, i64 %gmem1_addr, i64 1" [filter_kernel.cpp:230]   --->   Operation 671 'writereq' 'gmem1_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 672 [1/1] (1.91ns)   --->   "%add_ln232 = add i32 %sext_ln217, i32 %channels_read" [filter_kernel.cpp:232]   --->   Operation 672 'add' 'add_ln232' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln232 = trunc i32 %add_ln232" [filter_kernel.cpp:232]   --->   Operation 673 'trunc' 'trunc_ln232' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 674 [1/1] (1.91ns)   --->   "%icmp_ln232 = icmp_sgt  i32 %add_ln232, i32 16" [filter_kernel.cpp:232]   --->   Operation 674 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 30> <Delay = 7.30>
ST_45 : Operation 675 [1/1] (0.00ns)   --->   "%output_axie4_data_0_lcssa = phi i128 %output_axie4_data, void %VITIS_LOOP_222_20, i128 %output_axie4_data_2_loc_load, void %for.body387.lr.ph"   --->   Operation 675 'phi' 'output_axie4_data_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 676 [1/1] (7.30ns)   --->   "%write_ln230 = write void @_ssdm_op_Write.m_axi.i128P1A, i64 %gmem1_addr, i128 %output_axie4_data_0_lcssa, i16 65535" [filter_kernel.cpp:230]   --->   Operation 676 'write' 'write_ln230' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 31> <Delay = 7.30>
ST_46 : Operation 677 [5/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr" [filter_kernel.cpp:230]   --->   Operation 677 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 32> <Delay = 7.30>
ST_47 : Operation 678 [4/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr" [filter_kernel.cpp:230]   --->   Operation 678 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 33> <Delay = 7.30>
ST_48 : Operation 679 [3/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr" [filter_kernel.cpp:230]   --->   Operation 679 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 34> <Delay = 7.30>
ST_49 : Operation 680 [2/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr" [filter_kernel.cpp:230]   --->   Operation 680 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 35> <Delay = 7.30>
ST_50 : Operation 681 [1/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr" [filter_kernel.cpp:230]   --->   Operation 681 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 682 [1/1] (0.00ns)   --->   "%br_ln232 = br i1 %icmp_ln232, void %if.end448, void %for.inc441.lr.ph" [filter_kernel.cpp:232]   --->   Operation 682 'br' 'br_ln232' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 683 [1/1] (1.84ns)   --->   "%add_ln234 = add i29 %sext_ln216, i29 1" [filter_kernel.cpp:234]   --->   Operation 683 'add' 'add_ln234' <Predicate = (icmp_ln232)> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 684 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i29.i4, i29 %add_ln234, i4 0" [filter_kernel.cpp:234]   --->   Operation 684 'bitconcatenate' 'shl_ln7' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_50 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln234 = sext i33 %shl_ln7" [filter_kernel.cpp:234]   --->   Operation 685 'sext' 'sext_ln234' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_50 : Operation 686 [1/1] (2.64ns)   --->   "%add_ln234_1 = add i64 %sext_ln234, i64 %input_image_read" [filter_kernel.cpp:234]   --->   Operation 686 'add' 'add_ln234_1' <Predicate = (icmp_ln232)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln234_1, i32 4, i32 63" [filter_kernel.cpp:234]   --->   Operation 687 'partselect' 'trunc_ln4' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_50 : Operation 688 [1/1] (2.64ns)   --->   "%add_ln235 = add i64 %sext_ln234, i64 %output_image_read" [filter_kernel.cpp:235]   --->   Operation 688 'add' 'add_ln235' <Predicate = (icmp_ln232)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln235, i32 4, i32 63" [filter_kernel.cpp:235]   --->   Operation 689 'partselect' 'trunc_ln5' <Predicate = (icmp_ln232)> <Delay = 0.00>

State 51 <SV = 36> <Delay = 7.30>
ST_51 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln234_1 = sext i60 %trunc_ln4" [filter_kernel.cpp:234]   --->   Operation 690 'sext' 'sext_ln234_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 691 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i128 %gmem0, i64 %sext_ln234_1" [filter_kernel.cpp:234]   --->   Operation 691 'getelementptr' 'gmem0_addr_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 692 [8/8] (7.30ns)   --->   "%next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr_2, i64 1" [filter_kernel.cpp:234]   --->   Operation 692 'readreq' 'next_input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln235 = sext i60 %trunc_ln5" [filter_kernel.cpp:235]   --->   Operation 693 'sext' 'sext_ln235' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 694 [1/1] (0.00ns)   --->   "%gmem1_addr_2 = getelementptr i128 %gmem1, i64 %sext_ln235" [filter_kernel.cpp:235]   --->   Operation 694 'getelementptr' 'gmem1_addr_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 695 [8/8] (7.30ns)   --->   "%next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_2, i64 1" [filter_kernel.cpp:235]   --->   Operation 695 'readreq' 'next_output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 37> <Delay = 7.30>
ST_52 : Operation 696 [7/8] (7.30ns)   --->   "%next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr_2, i64 1" [filter_kernel.cpp:234]   --->   Operation 696 'readreq' 'next_input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 697 [7/8] (7.30ns)   --->   "%next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_2, i64 1" [filter_kernel.cpp:235]   --->   Operation 697 'readreq' 'next_output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 38> <Delay = 7.30>
ST_53 : Operation 698 [6/8] (7.30ns)   --->   "%next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr_2, i64 1" [filter_kernel.cpp:234]   --->   Operation 698 'readreq' 'next_input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 699 [6/8] (7.30ns)   --->   "%next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_2, i64 1" [filter_kernel.cpp:235]   --->   Operation 699 'readreq' 'next_output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 39> <Delay = 7.30>
ST_54 : Operation 700 [5/8] (7.30ns)   --->   "%next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr_2, i64 1" [filter_kernel.cpp:234]   --->   Operation 700 'readreq' 'next_input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 701 [5/8] (7.30ns)   --->   "%next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_2, i64 1" [filter_kernel.cpp:235]   --->   Operation 701 'readreq' 'next_output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 40> <Delay = 7.30>
ST_55 : Operation 702 [4/8] (7.30ns)   --->   "%next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr_2, i64 1" [filter_kernel.cpp:234]   --->   Operation 702 'readreq' 'next_input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 703 [4/8] (7.30ns)   --->   "%next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_2, i64 1" [filter_kernel.cpp:235]   --->   Operation 703 'readreq' 'next_output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 41> <Delay = 7.30>
ST_56 : Operation 704 [3/8] (7.30ns)   --->   "%next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr_2, i64 1" [filter_kernel.cpp:234]   --->   Operation 704 'readreq' 'next_input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 705 [3/8] (7.30ns)   --->   "%next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_2, i64 1" [filter_kernel.cpp:235]   --->   Operation 705 'readreq' 'next_output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 42> <Delay = 7.30>
ST_57 : Operation 706 [2/8] (7.30ns)   --->   "%next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr_2, i64 1" [filter_kernel.cpp:234]   --->   Operation 706 'readreq' 'next_input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 707 [2/8] (7.30ns)   --->   "%next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_2, i64 1" [filter_kernel.cpp:235]   --->   Operation 707 'readreq' 'next_output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 43> <Delay = 7.30>
ST_58 : Operation 708 [1/8] (7.30ns)   --->   "%next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem0_addr_2, i64 1" [filter_kernel.cpp:234]   --->   Operation 708 'readreq' 'next_input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 709 [1/8] (7.30ns)   --->   "%next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_2, i64 1" [filter_kernel.cpp:235]   --->   Operation 709 'readreq' 'next_output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 44> <Delay = 7.30>
ST_59 : Operation 710 [1/1] (7.30ns)   --->   "%next_input_axie4_data = read i128 @_ssdm_op_Read.m_axi.i128P1A, i64 %gmem0_addr_2" [filter_kernel.cpp:234]   --->   Operation 710 'read' 'next_input_axie4_data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 711 [1/1] (7.30ns)   --->   "%next_output_axie4_data = read i128 @_ssdm_op_Read.m_axi.i128P1A, i64 %gmem1_addr_2" [filter_kernel.cpp:235]   --->   Operation 711 'read' 'next_output_axie4_data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 45> <Delay = 5.11>
ST_60 : Operation 712 [1/1] (1.89ns)   --->   "%remaining_channels = add i31 %trunc_ln232, i31 2147483632" [filter_kernel.cpp:233]   --->   Operation 712 'add' 'remaining_channels' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 713 [2/2] (3.21ns)   --->   "%call_ln235 = call void @filter_kernel_Pipeline_VITIS_LOOP_237_21, i128 %next_output_axie4_data, i31 %remaining_channels, i128 %next_input_axie4_data, i128 %next_output_axie4_data_1_loc" [filter_kernel.cpp:235]   --->   Operation 713 'call' 'call_ln235' <Predicate = true> <Delay = 3.21> <CoreType = "Generic">   --->   Generic Core

State 61 <SV = 46> <Delay = 4.19>
ST_61 : Operation 714 [1/2] (4.19ns)   --->   "%call_ln235 = call void @filter_kernel_Pipeline_VITIS_LOOP_237_21, i128 %next_output_axie4_data, i31 %remaining_channels, i128 %next_input_axie4_data, i128 %next_output_axie4_data_1_loc" [filter_kernel.cpp:235]   --->   Operation 714 'call' 'call_ln235' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Generic Core

State 62 <SV = 47> <Delay = 7.30>
ST_62 : Operation 715 [1/1] (7.30ns)   --->   "%gmem1_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i128P1A, i64 %gmem1_addr_2, i64 1" [filter_kernel.cpp:245]   --->   Operation 715 'writereq' 'gmem1_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 48> <Delay = 7.30>
ST_63 : Operation 716 [1/1] (0.00ns)   --->   "%next_output_axie4_data_1_loc_load = load i128 %next_output_axie4_data_1_loc"   --->   Operation 716 'load' 'next_output_axie4_data_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 717 [1/1] (7.30ns)   --->   "%write_ln245 = write void @_ssdm_op_Write.m_axi.i128P1A, i64 %gmem1_addr_2, i128 %next_output_axie4_data_1_loc_load, i16 65535" [filter_kernel.cpp:245]   --->   Operation 717 'write' 'write_ln245' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 49> <Delay = 7.30>
ST_64 : Operation 718 [5/5] (7.30ns)   --->   "%gmem1_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr_2" [filter_kernel.cpp:245]   --->   Operation 718 'writeresp' 'gmem1_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 50> <Delay = 7.30>
ST_65 : Operation 719 [4/5] (7.30ns)   --->   "%gmem1_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr_2" [filter_kernel.cpp:245]   --->   Operation 719 'writeresp' 'gmem1_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 51> <Delay = 7.30>
ST_66 : Operation 720 [3/5] (7.30ns)   --->   "%gmem1_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr_2" [filter_kernel.cpp:245]   --->   Operation 720 'writeresp' 'gmem1_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 52> <Delay = 7.30>
ST_67 : Operation 721 [2/5] (7.30ns)   --->   "%gmem1_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr_2" [filter_kernel.cpp:245]   --->   Operation 721 'writeresp' 'gmem1_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 53> <Delay = 7.30>
ST_68 : Operation 722 [1/5] (7.30ns)   --->   "%gmem1_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr_2" [filter_kernel.cpp:245]   --->   Operation 722 'writeresp' 'gmem1_addr_2_resp' <Predicate = (!and_ln155_1 & icmp_ln232)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 723 [1/1] (0.00ns)   --->   "%br_ln246 = br void %if.end448" [filter_kernel.cpp:246]   --->   Operation 723 'br' 'br_ln246' <Predicate = (!and_ln155_1 & icmp_ln232)> <Delay = 0.00>
ST_68 : Operation 724 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc450"   --->   Operation 724 'br' 'br_ln0' <Predicate = (!and_ln155_1)> <Delay = 0.00>
ST_68 : Operation 725 [1/5] (7.30ns)   --->   "%gmem1_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr_3" [filter_kernel.cpp:212]   --->   Operation 725 'writeresp' 'gmem1_addr_3_resp' <Predicate = (and_ln155_1 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 726 [1/1] (0.00ns)   --->   "%br_ln213 = br void %if.end361" [filter_kernel.cpp:213]   --->   Operation 726 'br' 'br_ln213' <Predicate = (and_ln155_1 & icmp_ln200)> <Delay = 0.00>
ST_68 : Operation 727 [1/1] (0.00ns)   --->   "%br_ln214 = br void %for.inc450" [filter_kernel.cpp:214]   --->   Operation 727 'br' 'br_ln214' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_68 : Operation 728 [1/1] (0.00ns)   --->   "%br_ln87 = br void %VITIS_LOOP_89_5" [filter_kernel.cpp:87]   --->   Operation 728 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>

State 69 <SV = 15> <Delay = 6.21>
ST_69 : Operation 729 [1/2] (0.00ns)   --->   "%call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_160_15, i32 %channels_read, i8 %window_load, i8 %window_1_load, i8 %window_2_load, i8 %window_6_load, i8 %window_7_load, i8 %window_8_load, i8 %window_12_load, i8 %window_13_load, i8 %window_14_load, i8 %window_3_load_1, i8 %window_4_load_1, i8 %window_5_load_1, i8 %window_9_load, i8 %window_10_load, i8 %window_11_load, i8 %window_15_load_1, i8 %window_16_load_1, i8 %window_17_load_1, i8 %window_6_0125_load_1, i8 %window_7_0126_load_1, i8 %window_8_0127_load_1, i8 %window_15_0128_load_1, i8 %window_16_0129_load_1, i8 %window_17_0130_load_1, i8 %window_24_0131_load_1, i8 %window_25_0132_load_1, i8 %window_26_0133_load_1, i32 %mux_case_014216_loc_load, i32 %mux_case_032243_loc_load, i32 %mux_case_097270_loc_load, i32 %mux_case_116225_loc_load, i32 %mux_case_134252_loc_load, i32 %mux_case_199279_loc_load, i32 %mux_case_218234_loc_load, i32 %mux_case_236261_loc_load, i32 %mux_case_2101288_loc_load, i32 %filter_divisor_read, i8 %output_pixel_2_loc, i8 %output_pixel_1_loc, i8 %output_pixel_loc"   --->   Operation 729 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_69 : Operation 730 [1/1] (6.21ns)   --->   "%mul_ln182 = mul i32 %add_ln182, i32 %channels_read" [filter_kernel.cpp:182]   --->   Operation 730 'mul' 'mul_ln182' <Predicate = true> <Delay = 6.21> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln182, i32 31" [filter_kernel.cpp:182]   --->   Operation 731 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln182, i32 4, i32 31" [filter_kernel.cpp:182]   --->   Operation 732 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln183 = trunc i32 %mul_ln182" [filter_kernel.cpp:183]   --->   Operation 733 'trunc' 'trunc_ln183' <Predicate = true> <Delay = 0.00>

State 70 <SV = 16> <Delay = 6.93>
ST_70 : Operation 734 [1/1] (1.91ns)   --->   "%sub_ln182 = sub i32 0, i32 %mul_ln182" [filter_kernel.cpp:182]   --->   Operation 734 'sub' 'sub_ln182' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln182, i32 4, i32 31" [filter_kernel.cpp:182]   --->   Operation 735 'partselect' 'tmp_17' <Predicate = (tmp_16)> <Delay = 0.00>
ST_70 : Operation 736 [1/1] (1.84ns)   --->   "%sub_ln182_1 = sub i28 0, i28 %tmp_17" [filter_kernel.cpp:182]   --->   Operation 736 'sub' 'sub_ln182_1' <Predicate = (tmp_16)> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 737 [1/1] (0.52ns)   --->   "%axie4_idx_1 = select i1 %tmp_16, i28 %sub_ln182_1, i28 %tmp_18" [filter_kernel.cpp:182]   --->   Operation 737 'select' 'axie4_idx_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i4 %trunc_ln183" [filter_kernel.cpp:183]   --->   Operation 738 'zext' 'zext_ln183' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_70 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln183_1 = trunc i32 %sub_ln182" [filter_kernel.cpp:183]   --->   Operation 739 'trunc' 'trunc_ln183_1' <Predicate = (tmp_16)> <Delay = 0.00>
ST_70 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln183_1 = zext i4 %trunc_ln183_1" [filter_kernel.cpp:183]   --->   Operation 740 'zext' 'zext_ln183_1' <Predicate = (tmp_16)> <Delay = 0.00>
ST_70 : Operation 741 [1/1] (1.40ns)   --->   "%sub_ln183 = sub i5 0, i5 %zext_ln183_1" [filter_kernel.cpp:183]   --->   Operation 741 'sub' 'sub_ln183' <Predicate = (tmp_16)> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 742 [1/1] (0.85ns)   --->   "%byte_offset_1 = select i1 %tmp_16, i5 %sub_ln183, i5 %zext_ln183" [filter_kernel.cpp:183]   --->   Operation 742 'select' 'byte_offset_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 743 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %axie4_idx_1, i4 0" [filter_kernel.cpp:186]   --->   Operation 743 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i32 %shl_ln4" [filter_kernel.cpp:186]   --->   Operation 744 'sext' 'sext_ln186' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 745 [1/1] (2.64ns)   --->   "%add_ln186 = add i64 %sext_ln186, i64 %output_image_read" [filter_kernel.cpp:186]   --->   Operation 745 'add' 'add_ln186' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln186, i32 4, i32 63" [filter_kernel.cpp:186]   --->   Operation 746 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 71 <SV = 17> <Delay = 7.30>
ST_71 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln186_1 = sext i60 %trunc_ln" [filter_kernel.cpp:186]   --->   Operation 747 'sext' 'sext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 748 [1/1] (0.00ns)   --->   "%gmem1_addr_1 = getelementptr i128 %gmem1, i64 %sext_ln186_1" [filter_kernel.cpp:186]   --->   Operation 748 'getelementptr' 'gmem1_addr_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 749 [8/8] (7.30ns)   --->   "%axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_1, i64 1" [filter_kernel.cpp:186]   --->   Operation 749 'readreq' 'axie4_data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 18> <Delay = 7.30>
ST_72 : Operation 750 [7/8] (7.30ns)   --->   "%axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_1, i64 1" [filter_kernel.cpp:186]   --->   Operation 750 'readreq' 'axie4_data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 19> <Delay = 7.30>
ST_73 : Operation 751 [6/8] (7.30ns)   --->   "%axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_1, i64 1" [filter_kernel.cpp:186]   --->   Operation 751 'readreq' 'axie4_data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 20> <Delay = 7.30>
ST_74 : Operation 752 [5/8] (7.30ns)   --->   "%axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_1, i64 1" [filter_kernel.cpp:186]   --->   Operation 752 'readreq' 'axie4_data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 21> <Delay = 7.30>
ST_75 : Operation 753 [4/8] (7.30ns)   --->   "%axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_1, i64 1" [filter_kernel.cpp:186]   --->   Operation 753 'readreq' 'axie4_data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 22> <Delay = 7.30>
ST_76 : Operation 754 [3/8] (7.30ns)   --->   "%axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_1, i64 1" [filter_kernel.cpp:186]   --->   Operation 754 'readreq' 'axie4_data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 23> <Delay = 7.30>
ST_77 : Operation 755 [2/8] (7.30ns)   --->   "%axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_1, i64 1" [filter_kernel.cpp:186]   --->   Operation 755 'readreq' 'axie4_data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 24> <Delay = 7.30>
ST_78 : Operation 756 [1/8] (7.30ns)   --->   "%axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_1, i64 1" [filter_kernel.cpp:186]   --->   Operation 756 'readreq' 'axie4_data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 25> <Delay = 7.30>
ST_79 : Operation 757 [1/1] (7.30ns)   --->   "%axie4_data_4 = read i128 @_ssdm_op_Read.m_axi.i128P1A, i64 %gmem1_addr_1" [filter_kernel.cpp:186]   --->   Operation 757 'read' 'axie4_data_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 26> <Delay = 4.87>
ST_80 : Operation 758 [1/1] (0.00ns)   --->   "%output_pixel_2_loc_load = load i8 %output_pixel_2_loc"   --->   Operation 758 'load' 'output_pixel_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 759 [1/1] (0.00ns)   --->   "%output_pixel_1_loc_load = load i8 %output_pixel_1_loc"   --->   Operation 759 'load' 'output_pixel_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 760 [1/1] (0.00ns)   --->   "%output_pixel_loc_load = load i8 %output_pixel_loc"   --->   Operation 760 'load' 'output_pixel_loc_load' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln182 = sext i28 %axie4_idx_1" [filter_kernel.cpp:182]   --->   Operation 761 'sext' 'sext_ln182' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i5 %byte_offset_1" [filter_kernel.cpp:183]   --->   Operation 762 'sext' 'sext_ln183' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 763 [1/1] (1.14ns)   --->   "%br_ln188 = br i1 %cmp2538, void %for.end326, void %for.body311.lr.ph" [filter_kernel.cpp:188]   --->   Operation 763 'br' 'br_ln188' <Predicate = true> <Delay = 1.14>
ST_80 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln188 = sext i5 %byte_offset_1" [filter_kernel.cpp:188]   --->   Operation 764 'sext' 'sext_ln188' <Predicate = (cmp2538)> <Delay = 0.00>
ST_80 : Operation 765 [1/1] (1.46ns)   --->   "%add_ln188 = add i6 %sext_ln188, i6 48" [filter_kernel.cpp:188]   --->   Operation 765 'add' 'add_ln188' <Predicate = (cmp2538)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node sub_ln188)   --->   "%empty_55 = trunc i6 %add_ln188" [filter_kernel.cpp:188]   --->   Operation 766 'trunc' 'empty_55' <Predicate = (cmp2538)> <Delay = 0.00>
ST_80 : Operation 767 [1/1] (0.00ns)   --->   "%add_ln188_cast = sext i6 %add_ln188" [filter_kernel.cpp:188]   --->   Operation 767 'sext' 'add_ln188_cast' <Predicate = (cmp2538)> <Delay = 0.00>
ST_80 : Operation 768 [1/1] (1.95ns)   --->   "%empty_56 = icmp_ult  i33 %add_ln188_cast, i33 %sub_ln85_1" [filter_kernel.cpp:188]   --->   Operation 768 'icmp' 'empty_56' <Predicate = (cmp2538)> <Delay = 1.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node sub_ln188)   --->   "%umax1 = select i1 %empty_56, i5 %trunc_ln85_1, i5 %empty_55" [filter_kernel.cpp:188]   --->   Operation 769 'select' 'umax1' <Predicate = (cmp2538)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 770 [1/1] (1.46ns) (out node of the LUT)   --->   "%sub_ln188 = sub i5 0, i5 %umax1" [filter_kernel.cpp:188]   --->   Operation 770 'sub' 'sub_ln188' <Predicate = (cmp2538)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 27> <Delay = 2.77>
ST_81 : Operation 771 [2/2] (2.77ns)   --->   "%call_ln183 = call void @filter_kernel_Pipeline_VITIS_LOOP_188_18, i5 %byte_offset_1, i128 %axie4_data_4, i8 %output_pixel_loc_load, i8 %output_pixel_1_loc_load, i8 %output_pixel_2_loc_load, i5 %sub_ln188, i128 %axie4_data_3_loc" [filter_kernel.cpp:183]   --->   Operation 771 'call' 'call_ln183' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Generic Core

State 82 <SV = 28> <Delay = 5.49>
ST_82 : Operation 772 [1/2] (5.49ns)   --->   "%call_ln183 = call void @filter_kernel_Pipeline_VITIS_LOOP_188_18, i5 %byte_offset_1, i128 %axie4_data_4, i8 %output_pixel_loc_load, i8 %output_pixel_1_loc_load, i8 %output_pixel_2_loc_load, i5 %sub_ln188, i128 %axie4_data_3_loc" [filter_kernel.cpp:183]   --->   Operation 772 'call' 'call_ln183' <Predicate = true> <Delay = 5.49> <CoreType = "Generic">   --->   Generic Core

State 83 <SV = 29> <Delay = 7.30>
ST_83 : Operation 773 [1/1] (0.00ns)   --->   "%axie4_data_3_loc_load = load i128 %axie4_data_3_loc"   --->   Operation 773 'load' 'axie4_data_3_loc_load' <Predicate = (cmp2538)> <Delay = 0.00>
ST_83 : Operation 774 [1/1] (1.14ns)   --->   "%br_ln0 = br void %for.end326"   --->   Operation 774 'br' 'br_ln0' <Predicate = (cmp2538)> <Delay = 1.14>
ST_83 : Operation 775 [1/1] (7.30ns)   --->   "%gmem1_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i128P1A, i64 %gmem1_addr_1, i64 1" [filter_kernel.cpp:197]   --->   Operation 775 'writereq' 'gmem1_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 776 [1/1] (1.91ns)   --->   "%add_ln200 = add i32 %sext_ln183, i32 %channels_read" [filter_kernel.cpp:200]   --->   Operation 776 'add' 'add_ln200' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i32 %add_ln200" [filter_kernel.cpp:200]   --->   Operation 777 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 778 [1/1] (1.91ns)   --->   "%icmp_ln200 = icmp_sgt  i32 %add_ln200, i32 16" [filter_kernel.cpp:200]   --->   Operation 778 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 30> <Delay = 7.30>
ST_84 : Operation 779 [1/1] (0.00ns)   --->   "%axie4_data300_0_lcssa = phi i128 %axie4_data_4, void %VITIS_LOOP_160_15, i128 %axie4_data_3_loc_load, void %for.body311.lr.ph"   --->   Operation 779 'phi' 'axie4_data300_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 780 [1/1] (7.30ns)   --->   "%write_ln197 = write void @_ssdm_op_Write.m_axi.i128P1A, i64 %gmem1_addr_1, i128 %axie4_data300_0_lcssa, i16 65535" [filter_kernel.cpp:197]   --->   Operation 780 'write' 'write_ln197' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 31> <Delay = 7.30>
ST_85 : Operation 781 [5/5] (7.30ns)   --->   "%gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr_1" [filter_kernel.cpp:197]   --->   Operation 781 'writeresp' 'gmem1_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 32> <Delay = 7.30>
ST_86 : Operation 782 [4/5] (7.30ns)   --->   "%gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr_1" [filter_kernel.cpp:197]   --->   Operation 782 'writeresp' 'gmem1_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 33> <Delay = 7.30>
ST_87 : Operation 783 [3/5] (7.30ns)   --->   "%gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr_1" [filter_kernel.cpp:197]   --->   Operation 783 'writeresp' 'gmem1_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 34> <Delay = 7.30>
ST_88 : Operation 784 [2/5] (7.30ns)   --->   "%gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr_1" [filter_kernel.cpp:197]   --->   Operation 784 'writeresp' 'gmem1_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 35> <Delay = 7.30>
ST_89 : Operation 785 [1/5] (7.30ns)   --->   "%gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr_1" [filter_kernel.cpp:197]   --->   Operation 785 'writeresp' 'gmem1_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 786 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %icmp_ln200, void %if.end361, void %for.inc355.lr.ph" [filter_kernel.cpp:200]   --->   Operation 786 'br' 'br_ln200' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 787 [1/1] (1.84ns)   --->   "%add_ln202 = add i29 %sext_ln182, i29 1" [filter_kernel.cpp:202]   --->   Operation 787 'add' 'add_ln202' <Predicate = (icmp_ln200)> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 788 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i29.i4, i29 %add_ln202, i4 0" [filter_kernel.cpp:202]   --->   Operation 788 'bitconcatenate' 'shl_ln8' <Predicate = (icmp_ln200)> <Delay = 0.00>
ST_89 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln202 = sext i33 %shl_ln8" [filter_kernel.cpp:202]   --->   Operation 789 'sext' 'sext_ln202' <Predicate = (icmp_ln200)> <Delay = 0.00>
ST_89 : Operation 790 [1/1] (2.64ns)   --->   "%add_ln202_1 = add i64 %sext_ln202, i64 %output_image_read" [filter_kernel.cpp:202]   --->   Operation 790 'add' 'add_ln202_1' <Predicate = (icmp_ln200)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln202_1, i32 4, i32 63" [filter_kernel.cpp:202]   --->   Operation 791 'partselect' 'trunc_ln2' <Predicate = (icmp_ln200)> <Delay = 0.00>

State 90 <SV = 36> <Delay = 7.30>
ST_90 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln202_1 = sext i60 %trunc_ln2" [filter_kernel.cpp:202]   --->   Operation 792 'sext' 'sext_ln202_1' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 793 [1/1] (0.00ns)   --->   "%gmem1_addr_3 = getelementptr i128 %gmem1, i64 %sext_ln202_1" [filter_kernel.cpp:202]   --->   Operation 793 'getelementptr' 'gmem1_addr_3' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 794 [8/8] (7.30ns)   --->   "%next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_3, i64 1" [filter_kernel.cpp:202]   --->   Operation 794 'readreq' 'next_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 37> <Delay = 7.30>
ST_91 : Operation 795 [7/8] (7.30ns)   --->   "%next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_3, i64 1" [filter_kernel.cpp:202]   --->   Operation 795 'readreq' 'next_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 38> <Delay = 7.30>
ST_92 : Operation 796 [6/8] (7.30ns)   --->   "%next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_3, i64 1" [filter_kernel.cpp:202]   --->   Operation 796 'readreq' 'next_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 39> <Delay = 7.30>
ST_93 : Operation 797 [5/8] (7.30ns)   --->   "%next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_3, i64 1" [filter_kernel.cpp:202]   --->   Operation 797 'readreq' 'next_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 40> <Delay = 7.30>
ST_94 : Operation 798 [4/8] (7.30ns)   --->   "%next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_3, i64 1" [filter_kernel.cpp:202]   --->   Operation 798 'readreq' 'next_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 41> <Delay = 7.30>
ST_95 : Operation 799 [3/8] (7.30ns)   --->   "%next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_3, i64 1" [filter_kernel.cpp:202]   --->   Operation 799 'readreq' 'next_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 42> <Delay = 7.30>
ST_96 : Operation 800 [2/8] (7.30ns)   --->   "%next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_3, i64 1" [filter_kernel.cpp:202]   --->   Operation 800 'readreq' 'next_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 43> <Delay = 7.30>
ST_97 : Operation 801 [1/8] (7.30ns)   --->   "%next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i64 %gmem1_addr_3, i64 1" [filter_kernel.cpp:202]   --->   Operation 801 'readreq' 'next_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 44> <Delay = 7.30>
ST_98 : Operation 802 [1/1] (7.30ns)   --->   "%next_axie4_data = read i128 @_ssdm_op_Read.m_axi.i128P1A, i64 %gmem1_addr_3" [filter_kernel.cpp:202]   --->   Operation 802 'read' 'next_axie4_data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 45> <Delay = 5.71>
ST_99 : Operation 803 [1/1] (1.89ns)   --->   "%remaining_channels_1 = add i31 %trunc_ln200, i31 2147483632" [filter_kernel.cpp:201]   --->   Operation 803 'add' 'remaining_channels_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 804 [1/1] (1.46ns)   --->   "%sub342 = sub i5 16, i5 %byte_offset_1" [filter_kernel.cpp:183]   --->   Operation 804 'sub' 'sub342' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 805 [2/2] (3.81ns)   --->   "%call_ln202 = call void @filter_kernel_Pipeline_VITIS_LOOP_204_19, i128 %next_axie4_data, i31 %remaining_channels_1, i5 %sub342, i8 %output_pixel_2_loc_load, i8 %output_pixel_1_loc_load, i128 %next_axie4_data_1_loc" [filter_kernel.cpp:202]   --->   Operation 805 'call' 'call_ln202' <Predicate = true> <Delay = 3.81> <CoreType = "Generic">   --->   Generic Core

State 100 <SV = 46> <Delay = 4.19>
ST_100 : Operation 806 [1/2] (4.19ns)   --->   "%call_ln202 = call void @filter_kernel_Pipeline_VITIS_LOOP_204_19, i128 %next_axie4_data, i31 %remaining_channels_1, i5 %sub342, i8 %output_pixel_2_loc_load, i8 %output_pixel_1_loc_load, i128 %next_axie4_data_1_loc" [filter_kernel.cpp:202]   --->   Operation 806 'call' 'call_ln202' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Generic Core

State 101 <SV = 47> <Delay = 7.30>
ST_101 : Operation 807 [1/1] (7.30ns)   --->   "%gmem1_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i128P1A, i64 %gmem1_addr_3, i64 1" [filter_kernel.cpp:212]   --->   Operation 807 'writereq' 'gmem1_addr_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 48> <Delay = 7.30>
ST_102 : Operation 808 [1/1] (0.00ns)   --->   "%next_axie4_data_1_loc_load = load i128 %next_axie4_data_1_loc"   --->   Operation 808 'load' 'next_axie4_data_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 809 [1/1] (7.30ns)   --->   "%write_ln212 = write void @_ssdm_op_Write.m_axi.i128P1A, i64 %gmem1_addr_3, i128 %next_axie4_data_1_loc_load, i16 65535" [filter_kernel.cpp:212]   --->   Operation 809 'write' 'write_ln212' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 49> <Delay = 7.30>
ST_103 : Operation 810 [5/5] (7.30ns)   --->   "%gmem1_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr_3" [filter_kernel.cpp:212]   --->   Operation 810 'writeresp' 'gmem1_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 50> <Delay = 7.30>
ST_104 : Operation 811 [4/5] (7.30ns)   --->   "%gmem1_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr_3" [filter_kernel.cpp:212]   --->   Operation 811 'writeresp' 'gmem1_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 51> <Delay = 7.30>
ST_105 : Operation 812 [3/5] (7.30ns)   --->   "%gmem1_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr_3" [filter_kernel.cpp:212]   --->   Operation 812 'writeresp' 'gmem1_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 52> <Delay = 7.30>
ST_106 : Operation 813 [2/5] (7.30ns)   --->   "%gmem1_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem1_addr_3" [filter_kernel.cpp:212]   --->   Operation 813 'writeresp' 'gmem1_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_image]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_image]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ filter_divisor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ channels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                           (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
row                               (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_6_0125                     (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_7_0126                     (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_8_0127                     (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_15_0128                    (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_16_0129                    (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_17_0130                    (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_24_0131                    (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_25_0132                    (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_26_0133                    (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
channels_read                     (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
height_read                       (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
width_read                        (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
filter_divisor_read               (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
output_image_read                 (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
input_image_read                  (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty                             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_49                          (trunc            ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
next_output_axie4_data_1_loc      (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
output_axie4_data_2_loc           (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
next_axie4_data_1_loc             (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
axie4_data_3_loc                  (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
output_pixel_loc                  (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
output_pixel_1_loc                (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
output_pixel_2_loc                (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_37_loc                     (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_38_loc                     (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_39_loc                     (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mux_case_014216_loc               (alloca           ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mux_case_116225_loc               (alloca           ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mux_case_218234_loc               (alloca           ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mux_case_032243_loc               (alloca           ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mux_case_134252_loc               (alloca           ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mux_case_236261_loc               (alloca           ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mux_case_097270_loc               (alloca           ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mux_case_199279_loc               (alloca           ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mux_case_2101288_loc              (alloca           ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer                       (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
line_buffer_1                     (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
line_buffer_2                     (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
line_buffer_3                     (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
line_buffer_4                     (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
line_buffer_5                     (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
line_buffer_6                     (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
line_buffer_7                     (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
line_buffer_8                     (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window                            (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_1                          (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_2                          (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_3                          (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_4                          (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_5                          (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_6                          (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_7                          (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_8                          (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_9                          (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_10                         (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_11                         (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_12                         (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_13                         (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_14                         (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_15                         (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_16                         (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
window_17                         (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
cmp2538                           (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_50                          (icmp             ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
smax26                            (select           ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln85                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
smax                              (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln58                         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln58_2                       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln58                          (mul              ) [ 00011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln58_3                       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl                             (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln58                          (sub              ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                          (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln58                         (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln9                 (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0                   (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mux_case_2101288_loc_load         (load             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mux_case_199279_loc_load          (load             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mux_case_097270_loc_load          (load             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mux_case_236261_loc_load          (load             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mux_case_134252_loc_load          (load             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mux_case_032243_loc_load          (load             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mux_case_218234_loc_load          (load             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mux_case_116225_loc_load          (load             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mux_case_014216_loc_load          (load             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sext_ln75                         (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln75_1                       (sext             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln58_1                       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub                               (add              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sub192                            (add              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sub_ln85                          (sub              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln85                        (trunc            ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sub_ln85_1                        (sub              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln85_1                      (trunc            ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
shl_ln                            (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln85                         (sext             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sext_ln85_1                       (sext             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
xor_ln85                          (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln85                       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln85_2                       (sext             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
width_cast58                      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bound67                           (mul              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_s                             (bitconcatenate   ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sub_ln85_2                        (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13                            (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
smax105                           (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln85_3                        (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln85_3_cast                   (sext             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln85                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_mul_load                      (load             ) [ 00000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
row_1                             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln85_1                        (add              ) [ 00000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln85                         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln85                         (icmp             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln85                          (add              ) [ 00000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln85                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln85                 (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cmp155                            (icmp             ) [ 00000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
cmp237                            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln155                         (and              ) [ 00000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln87                           (br               ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
ret_ln250                         (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
col                               (phi              ) [ 00000001111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln87_1                       (zext             ) [ 00000000111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln87                         (icmp             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvars_iv_next122                (add              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln87                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln87                         (zext             ) [ 00000000111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln87                 (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln89                           (br               ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln85                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln85                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln85                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten55                  (phi              ) [ 00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                                 (phi              ) [ 00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j                                 (phi              ) [ 00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln89                         (icmp             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln89_1                        (add              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln89                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln89                        (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln89                          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0                  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln90                         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln89                          (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln89                          (and              ) [ 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln89_1                     (select           ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
specpipeline_ln90                 (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvars_iv_next62                 (select           ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j_1_cast_not                      (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cond292                           (or               ) [ 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln91                           (br               ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln99                         (icmp             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln99                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k_1                               (phi              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln91                         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln91                         (icmp             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln91                          (add              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln91                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_6_0125_load                (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_7_0126_load                (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_8_0127_load                (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_15_0128_load               (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_16_0129_load               (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_17_0130_load               (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_24_0131_load               (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_25_0132_load               (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_26_0133_load               (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln91                 (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_3_load                     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_4_load                     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_5_load                     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                               (sparsemux        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                             (sparsemux        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln93                       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_9_load_1                   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_10_load_1                  (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_11_load_1                  (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                             (sparsemux        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                             (sparsemux        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln93_1                     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_15_load                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_16_load                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_17_load                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                             (sparsemux        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                             (sparsemux        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln93_2                     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_18                         (sparsemux        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
switch_ln93                       (switch           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
switch_ln93                       (switch           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
switch_ln93                       (switch           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
switch_ln93                       (switch           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
switch_ln93                       (switch           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
switch_ln93                       (switch           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
switch_ln93                       (switch           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln91                           (br               ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln90                           (br               ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
call_ln58                         (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln114                          (br               ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
phi_ln114                         (phi              ) [ 00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tripcount_iv                      (phi              ) [ 00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_1                               (phi              ) [ 00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln114_1                       (phi              ) [ 00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvars_iv5                       (phi              ) [ 00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln114                        (sext             ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114                        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln114_1                      (icmp             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln114                          (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln114                       (trunc            ) [ 00000000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln114_1                     (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln114                        (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln114                      (select           ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114_2                      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln114_2                      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln114_1                    (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114_3                      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln114                         (sub              ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln115                         (add              ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln119                         (add              ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln114                         (add              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln114_1                       (add              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln114_2                       (add              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln114_3                       (add              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln114_4                       (add              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
cmp193                            (icmp             ) [ 00000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000]
indvars_iv_next122_cast           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_addr                  (getelementptr    ) [ 00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_1_addr                (getelementptr    ) [ 00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_2_addr                (getelementptr    ) [ 00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_3_addr                (getelementptr    ) [ 00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_4_addr                (getelementptr    ) [ 00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_5_addr                (getelementptr    ) [ 00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_6_addr                (getelementptr    ) [ 00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_7_addr                (getelementptr    ) [ 00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_8_addr                (getelementptr    ) [ 00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114_1                      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln114_3                      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln114_2                    (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln114                         (xor              ) [ 00000000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln115                         (mul              ) [ 00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln119_2                       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln114_4                      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln114_3                    (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln119                        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln119                         (sub              ) [ 00000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_52                          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
umax106                           (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln119                         (xor              ) [ 00000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14                            (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln115                         (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln115_1                       (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln115                      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln1                           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln116                        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln116                         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln3                         (partselect       ) [ 00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln116_1                      (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem0_addr                        (getelementptr    ) [ 00000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln114_1                      (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114_4                      (zext             ) [ 00000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114_5                      (zext             ) [ 00000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
axie4_data_req                    (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln114                         (mul              ) [ 00000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
axie4_data                        (read             ) [ 00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln114           (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln114                (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln114                        (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln114                          (br               ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
line_buffer_load                  (load             ) [ 00000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_1_load                (load             ) [ 00000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_2_load                (load             ) [ 00000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_3_load                (load             ) [ 00000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_4_load                (load             ) [ 00000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_5_load                (load             ) [ 00000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_6_load                (load             ) [ 00000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_7_load                (load             ) [ 00000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_8_load                (load             ) [ 00000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln135                          (br               ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
i_2                               (phi              ) [ 00000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln135                        (icmp             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln135                         (add              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln135                          (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln135                (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln135           (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln135                (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp                           (icmp             ) [ 00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp1                          (icmp             ) [ 00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp60                             (or               ) [ 00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp11                         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp12                         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp13                         (and              ) [ 00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln136                          (br               ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
line_buffer_3_addr_2              (getelementptr    ) [ 00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_4_addr_2              (getelementptr    ) [ 00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_5_addr_2              (getelementptr    ) [ 00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000]
k_5                               (phi              ) [ 00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln136                        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln136                        (icmp             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln136                         (add              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln136                          (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_6_0125_load_2              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_7_0126_load_2              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_8_0127_load_2              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_15_0128_load_2             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_16_0129_load_2             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_17_0130_load_2             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_24_0131_load_2             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_25_0132_load_2             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_26_0133_load_2             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln136                       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln136                (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                             (sparsemux        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                             (sparsemux        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                            (sparsemux        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11                            (sparsemux        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
storemerge                        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp2                          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp3                          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp61                             (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp6                          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
storemerge349                     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp14                         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
storemerge346                     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp22                         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
storemerge343                     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp27                         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp29                         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp62                             (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp30                         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
storemerge341                     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_53                          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22                            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23                            (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_54                          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
storemerge338                     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp38                         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
storemerge335                     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp46                         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
storemerge331                     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp50                         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
storemerge328                     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp54                         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
storemerge325                     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln136                       (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln135                       (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln135                       (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln136                       (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln135                       (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln135                       (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln136                       (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln135                       (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln136                       (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln136                          (br               ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln135                          (br               ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
line_buffer_3_load_1              (load             ) [ 00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_4_load_1              (load             ) [ 00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
line_buffer_5_load_1              (load             ) [ 00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_10_load_2                  (load             ) [ 00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_9_load_2                   (load             ) [ 00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_11_load_2                  (load             ) [ 00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln149                        (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_21                         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_20                         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
window_19                         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln147                          (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln149                       (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln149                       (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln149                       (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln155                          (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln155                        (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln155_2                       (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln155_1                       (and              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln155                          (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln216                         (add              ) [ 00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000]
window_6_0125_load_1              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_7_0126_load_1              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_8_0127_load_1              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_15_0128_load_1             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_16_0129_load_1             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_17_0130_load_1             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_24_0131_load_1             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_25_0132_load_1             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_26_0133_load_1             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_load                       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_1_load                     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_2_load                     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_6_load                     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_7_load                     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_8_load                     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_12_load                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_13_load                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_14_load                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_3_load_1                   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_4_load_1                   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_5_load_1                   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_9_load                     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_10_load                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_11_load                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_15_load_1                  (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_16_load_1                  (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
window_17_load_1                  (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
add_ln182                         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
mul_ln216                         (mul              ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19                            (bitselect        ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21                            (partselect       ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln217                       (trunc            ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln216                         (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20                            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln216_1                       (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
axie4_idx                         (select           ) [ 00000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000]
zext_ln217                        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln217_1                     (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln217_1                      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln217                         (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
byte_offset                       (select           ) [ 00000000000000000000000000000000111111111111000000000000000000000000000000000000000000000000000000000000000]
shl_ln3                           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln219                        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln219                         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln9                         (partselect       ) [ 00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln220                         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1                         (partselect       ) [ 00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln219_1                      (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem0_addr_1                      (getelementptr    ) [ 00000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000]
sext_ln220                        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr                        (getelementptr    ) [ 00000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000]
input_axie4_data_req              (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_axie4_data_req             (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_axie4_data                  (read             ) [ 00000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000]
output_axie4_data                 (read             ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000]
sext_ln216                        (sext             ) [ 00000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000]
sext_ln217                        (sext             ) [ 00000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000]
sext_ln217_1                      (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln222                          (br               ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln222                         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln222_cast80                  (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_57                          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_58                          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
umax                              (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln222                         (sub              ) [ 00000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000]
call_ln217                        (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_axie4_data_2_loc_load      (load             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0                            (br               ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
gmem1_addr_req                    (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln232                         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln232                       (trunc            ) [ 00000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000000000000000]
icmp_ln232                        (icmp             ) [ 00000011111111111111111111111100000000000000011111111111111111111111111111111111111111111111111111111111111]
output_axie4_data_0_lcssa         (phi              ) [ 00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
write_ln230                       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr_resp                   (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln232                          (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln234                         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln7                           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln234                        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln234_1                       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4                         (partselect       ) [ 00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
add_ln235                         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5                         (partselect       ) [ 00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
sext_ln234_1                      (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem0_addr_2                      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000]
sext_ln235                        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr_2                      (getelementptr    ) [ 00000011111111111111111111111111111111111111111111101111111111111111111111111111111111111111111111111111111]
next_input_axie4_data_req         (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
next_output_axie4_data_req        (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
next_input_axie4_data             (read             ) [ 00000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000]
next_output_axie4_data            (read             ) [ 00000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000]
remaining_channels                (add              ) [ 00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
call_ln235                        (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr_2_req                  (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
next_output_axie4_data_1_loc_load (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln245                       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr_2_resp                 (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln246                          (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr_3_resp                 (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln213                          (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln214                          (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln87                           (br               ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
call_ln0                          (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln182                         (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
tmp_16                            (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
tmp_18                            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
trunc_ln183                       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
sub_ln182                         (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln182_1                       (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
axie4_idx_1                       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000]
zext_ln183                        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln183_1                     (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln183_1                      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln183                         (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
byte_offset_1                     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111110000000]
shl_ln4                           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln186                        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln186                         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                          (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
sext_ln186_1                      (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr_1                      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000]
axie4_data_1_req                  (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
axie4_data_4                      (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000]
output_pixel_2_loc_load           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111000000]
output_pixel_1_loc_load           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111000000]
output_pixel_loc_load             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000]
sext_ln182                        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000]
sext_ln183                        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000]
br_ln188                          (br               ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sext_ln188                        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln188                         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_55                          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln188_cast                    (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_56                          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
umax1                             (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln188                         (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000]
call_ln183                        (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
axie4_data_3_loc_load             (load             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0                            (br               ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
gmem1_addr_1_req                  (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln200                         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln200                       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000]
icmp_ln200                        (icmp             ) [ 00000011111111111111111111111111111111111111111111111111111111111111100000000000000011111111111111111111111]
axie4_data300_0_lcssa             (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000]
write_ln197                       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr_1_resp                 (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln200                          (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln202                         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln8                           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln202                        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln202_1                       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2                         (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000]
sext_ln202_1                      (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr_3                      (getelementptr    ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111101111111111111111]
next_axie4_data_req               (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
next_axie4_data                   (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000]
remaining_channels_1              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
sub342                            (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
call_ln202                        (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr_3_req                  (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
next_axie4_data_1_loc_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln212                       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_image">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_image"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_image">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_image"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="filter">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="filter_divisor">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_divisor"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="width">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="height">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="channels">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channels"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_kernel_Pipeline_VITIS_LOOP_48_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_89_5_VITIS_LOOP_90_6_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i8.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i128P1A"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i128P1A"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i29.i2"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_kernel_Pipeline_VITIS_LOOP_147_14"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_kernel_Pipeline_VITIS_LOOP_160_15"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_kernel_Pipeline_VITIS_LOOP_222_20"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i128P1A"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i128P1A"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i128P1A"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i29.i4"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_kernel_Pipeline_VITIS_LOOP_237_21"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_kernel_Pipeline_VITIS_LOOP_188_18"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_kernel_Pipeline_VITIS_LOOP_204_19"/></StgValue>
</bind>
</comp>

<comp id="236" class="1004" name="phi_mul_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="row_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="window_6_0125_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_6_0125/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="window_7_0126_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_7_0126/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="window_8_0127_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_8_0127/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="window_15_0128_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_15_0128/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="window_16_0129_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_16_0129/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="window_17_0130_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_17_0130/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="window_24_0131_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_24_0131/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="window_25_0132_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_25_0132/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="window_26_0133_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_26_0133/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="next_output_axie4_data_1_loc_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="128" slack="45"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="next_output_axie4_data_1_loc/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="output_axie4_data_2_loc_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="128" slack="27"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_axie4_data_2_loc/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="next_axie4_data_1_loc_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="128" slack="45"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="next_axie4_data_1_loc/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="axie4_data_3_loc_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="128" slack="27"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axie4_data_3_loc/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="output_pixel_loc_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_pixel_loc/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="output_pixel_1_loc_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_pixel_1_loc/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="output_pixel_2_loc_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_pixel_2_loc/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="window_37_loc_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_37_loc/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="window_38_loc_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_38_loc/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="window_39_loc_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_39_loc/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="mux_case_014216_loc_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_014216_loc/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="mux_case_116225_loc_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_116225_loc/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="mux_case_218234_loc_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_218234_loc/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="mux_case_032243_loc_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_032243_loc/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="mux_case_134252_loc_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_134252_loc/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="mux_case_236261_loc_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_236261_loc/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="mux_case_097270_loc_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_097270_loc/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="mux_case_199279_loc_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_199279_loc/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="mux_case_2101288_loc_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_2101288_loc/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="line_buffer_alloca_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="line_buffer_1_alloca_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_1/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="line_buffer_2_alloca_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_2/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="line_buffer_3_alloca_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_3/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="line_buffer_4_alloca_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_4/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="line_buffer_5_alloca_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_5/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="line_buffer_6_alloca_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_6/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="line_buffer_7_alloca_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_7/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="line_buffer_8_alloca_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_8/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="window_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="window_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="window_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="window_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_3/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="window_4_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_4/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="window_5_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_5/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="window_6_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_6/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="window_7_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_7/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="window_8_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_8/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="window_9_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_9/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="window_10_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_10/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="window_11_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_11/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="window_12_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_12/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="window_13_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_13/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="window_14_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_14/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="window_15_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_15/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="window_16_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_16/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="window_17_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_17/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="channels_read_read_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="channels_read/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="height_read_read_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="width_read_read_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="filter_divisor_read_read_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_divisor_read/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="output_image_read_read_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="0"/>
<pin id="490" dir="0" index="1" bw="64" slack="0"/>
<pin id="491" dir="1" index="2" bw="64" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_image_read/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="input_image_read_read_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_image_read/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_readreq_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="128" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="axie4_data_req/14 "/>
</bind>
</comp>

<comp id="507" class="1004" name="axie4_data_read_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="128" slack="0"/>
<pin id="509" dir="0" index="1" bw="128" slack="8"/>
<pin id="510" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axie4_data/22 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_readreq_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="128" slack="0"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="input_axie4_data_req/32 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_writeresp_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="128" slack="0"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="output_axie4_data_req/32 gmem1_addr_req/44 gmem1_addr_resp/46 "/>
</bind>
</comp>

<comp id="526" class="1004" name="input_axie4_data_read_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="128" slack="0"/>
<pin id="528" dir="0" index="1" bw="128" slack="8"/>
<pin id="529" dir="1" index="2" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_axie4_data/40 "/>
</bind>
</comp>

<comp id="531" class="1004" name="output_axie4_data_read_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="128" slack="0"/>
<pin id="533" dir="0" index="1" bw="128" slack="8"/>
<pin id="534" dir="1" index="2" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_axie4_data/40 "/>
</bind>
</comp>

<comp id="537" class="1004" name="write_ln230_write_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="0" slack="0"/>
<pin id="539" dir="0" index="1" bw="128" slack="13"/>
<pin id="540" dir="0" index="2" bw="128" slack="0"/>
<pin id="541" dir="0" index="3" bw="1" slack="0"/>
<pin id="542" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln230/45 "/>
</bind>
</comp>

<comp id="546" class="1004" name="grp_readreq_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="128" slack="0"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="next_input_axie4_data_req/51 "/>
</bind>
</comp>

<comp id="553" class="1004" name="grp_writeresp_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="128" slack="0"/>
<pin id="556" dir="0" index="2" bw="1" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="next_output_axie4_data_req/51 gmem1_addr_2_req/62 gmem1_addr_2_resp/64 "/>
</bind>
</comp>

<comp id="560" class="1004" name="next_input_axie4_data_read_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="128" slack="0"/>
<pin id="562" dir="0" index="1" bw="128" slack="8"/>
<pin id="563" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="next_input_axie4_data/59 "/>
</bind>
</comp>

<comp id="565" class="1004" name="next_output_axie4_data_read_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="128" slack="0"/>
<pin id="567" dir="0" index="1" bw="128" slack="8"/>
<pin id="568" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="next_output_axie4_data/59 "/>
</bind>
</comp>

<comp id="571" class="1004" name="write_ln245_write_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="0" slack="0"/>
<pin id="573" dir="0" index="1" bw="128" slack="12"/>
<pin id="574" dir="0" index="2" bw="128" slack="0"/>
<pin id="575" dir="0" index="3" bw="1" slack="0"/>
<pin id="576" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln245/63 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_writeresp_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="128" slack="0"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="axie4_data_1_req/71 gmem1_addr_1_req/83 gmem1_addr_1_resp/85 "/>
</bind>
</comp>

<comp id="587" class="1004" name="axie4_data_4_read_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="128" slack="0"/>
<pin id="589" dir="0" index="1" bw="128" slack="8"/>
<pin id="590" dir="1" index="2" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axie4_data_4/79 "/>
</bind>
</comp>

<comp id="593" class="1004" name="write_ln197_write_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="0" slack="0"/>
<pin id="595" dir="0" index="1" bw="128" slack="13"/>
<pin id="596" dir="0" index="2" bw="128" slack="0"/>
<pin id="597" dir="0" index="3" bw="1" slack="0"/>
<pin id="598" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln197/84 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_writeresp_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="128" slack="0"/>
<pin id="605" dir="0" index="2" bw="1" slack="0"/>
<pin id="606" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="next_axie4_data_req/90 gmem1_addr_3_req/101 gmem1_addr_3_resp/103 "/>
</bind>
</comp>

<comp id="609" class="1004" name="next_axie4_data_read_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="128" slack="0"/>
<pin id="611" dir="0" index="1" bw="128" slack="8"/>
<pin id="612" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="next_axie4_data/98 "/>
</bind>
</comp>

<comp id="615" class="1004" name="write_ln212_write_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="0" slack="0"/>
<pin id="617" dir="0" index="1" bw="128" slack="12"/>
<pin id="618" dir="0" index="2" bw="128" slack="0"/>
<pin id="619" dir="0" index="3" bw="1" slack="0"/>
<pin id="620" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln212/102 "/>
</bind>
</comp>

<comp id="624" class="1004" name="line_buffer_addr_gep_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="0" index="2" bw="31" slack="0"/>
<pin id="628" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr/11 "/>
</bind>
</comp>

<comp id="630" class="1004" name="line_buffer_1_addr_gep_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="0" index="2" bw="31" slack="0"/>
<pin id="634" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_addr/11 "/>
</bind>
</comp>

<comp id="636" class="1004" name="line_buffer_2_addr_gep_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="0" index="2" bw="31" slack="0"/>
<pin id="640" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_2_addr/11 "/>
</bind>
</comp>

<comp id="642" class="1004" name="line_buffer_3_addr_gep_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="0" index="2" bw="31" slack="0"/>
<pin id="646" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3_addr/11 "/>
</bind>
</comp>

<comp id="648" class="1004" name="line_buffer_4_addr_gep_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="0" index="2" bw="31" slack="0"/>
<pin id="652" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_4_addr/11 "/>
</bind>
</comp>

<comp id="654" class="1004" name="line_buffer_5_addr_gep_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="0" index="2" bw="31" slack="0"/>
<pin id="658" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_5_addr/11 "/>
</bind>
</comp>

<comp id="660" class="1004" name="line_buffer_6_addr_gep_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="0" index="2" bw="31" slack="0"/>
<pin id="664" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_6_addr/11 "/>
</bind>
</comp>

<comp id="666" class="1004" name="line_buffer_7_addr_gep_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="0" index="2" bw="31" slack="0"/>
<pin id="670" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_7_addr/11 "/>
</bind>
</comp>

<comp id="672" class="1004" name="line_buffer_8_addr_gep_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="0" index="2" bw="31" slack="0"/>
<pin id="676" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_8_addr/11 "/>
</bind>
</comp>

<comp id="678" class="1004" name="grp_access_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="11" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="681" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="682" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_load/11 "/>
</bind>
</comp>

<comp id="684" class="1004" name="grp_access_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="11" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="687" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="688" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_1_load/11 "/>
</bind>
</comp>

<comp id="690" class="1004" name="grp_access_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="11" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="693" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="694" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_2_load/11 "/>
</bind>
</comp>

<comp id="696" class="1004" name="grp_access_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="11" slack="0"/>
<pin id="698" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="699" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="700" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_3_load/11 line_buffer_3_load_1/25 "/>
</bind>
</comp>

<comp id="702" class="1004" name="grp_access_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="11" slack="0"/>
<pin id="704" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="705" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="706" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_4_load/11 line_buffer_4_load_1/25 "/>
</bind>
</comp>

<comp id="708" class="1004" name="grp_access_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="11" slack="0"/>
<pin id="710" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="711" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="712" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_5_load/11 line_buffer_5_load_1/25 "/>
</bind>
</comp>

<comp id="714" class="1004" name="grp_access_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="11" slack="0"/>
<pin id="716" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="717" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="718" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_6_load/11 "/>
</bind>
</comp>

<comp id="720" class="1004" name="grp_access_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="11" slack="0"/>
<pin id="722" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="723" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="724" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_7_load/11 "/>
</bind>
</comp>

<comp id="726" class="1004" name="grp_access_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="11" slack="0"/>
<pin id="728" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="729" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="730" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_8_load/11 "/>
</bind>
</comp>

<comp id="732" class="1004" name="line_buffer_3_addr_2_gep_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="0" index="2" bw="31" slack="5"/>
<pin id="736" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3_addr_2/25 "/>
</bind>
</comp>

<comp id="738" class="1004" name="line_buffer_4_addr_2_gep_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="0" index="2" bw="31" slack="5"/>
<pin id="742" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_4_addr_2/25 "/>
</bind>
</comp>

<comp id="744" class="1004" name="line_buffer_5_addr_2_gep_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="0" index="2" bw="31" slack="5"/>
<pin id="748" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_5_addr_2/25 "/>
</bind>
</comp>

<comp id="753" class="1005" name="col_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="31" slack="1"/>
<pin id="755" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="757" class="1004" name="col_phi_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="760" dir="0" index="2" bw="31" slack="0"/>
<pin id="761" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="762" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/7 "/>
</bind>
</comp>

<comp id="765" class="1005" name="indvar_flatten55_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="3" slack="1"/>
<pin id="767" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten55 (phireg) "/>
</bind>
</comp>

<comp id="769" class="1004" name="indvar_flatten55_phi_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="772" dir="0" index="2" bw="3" slack="0"/>
<pin id="773" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="774" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten55/8 "/>
</bind>
</comp>

<comp id="776" class="1005" name="i_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="2" slack="1"/>
<pin id="778" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="780" class="1004" name="i_phi_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="1"/>
<pin id="782" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="783" dir="0" index="2" bw="2" slack="0"/>
<pin id="784" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="785" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="787" class="1005" name="j_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="2" slack="1"/>
<pin id="789" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="791" class="1004" name="j_phi_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="794" dir="0" index="2" bw="2" slack="0"/>
<pin id="795" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="796" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/8 "/>
</bind>
</comp>

<comp id="798" class="1005" name="k_1_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="2" slack="1"/>
<pin id="800" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="802" class="1004" name="k_1_phi_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="805" dir="0" index="2" bw="2" slack="0"/>
<pin id="806" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="807" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/9 "/>
</bind>
</comp>

<comp id="809" class="1005" name="phi_ln114_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln114 (phireg) "/>
</bind>
</comp>

<comp id="813" class="1004" name="phi_ln114_phi_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="0"/>
<pin id="815" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="816" dir="0" index="2" bw="1" slack="1"/>
<pin id="817" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="818" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln114/11 "/>
</bind>
</comp>

<comp id="820" class="1005" name="tripcount_iv_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tripcount_iv (phireg) "/>
</bind>
</comp>

<comp id="824" class="1004" name="tripcount_iv_phi_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="827" dir="0" index="2" bw="6" slack="1"/>
<pin id="828" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="829" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tripcount_iv/11 "/>
</bind>
</comp>

<comp id="831" class="1005" name="j_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="835" class="1004" name="j_1_phi_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="838" dir="0" index="2" bw="1" slack="1"/>
<pin id="839" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="840" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/11 "/>
</bind>
</comp>

<comp id="842" class="1005" name="phi_ln114_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="63" slack="1"/>
<pin id="844" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln114_1 (phireg) "/>
</bind>
</comp>

<comp id="846" class="1004" name="phi_ln114_1_phi_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="63" slack="0"/>
<pin id="848" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="849" dir="0" index="2" bw="1" slack="1"/>
<pin id="850" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="851" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln114_1/11 "/>
</bind>
</comp>

<comp id="853" class="1005" name="indvars_iv5_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="64" slack="1"/>
<pin id="855" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv5 (phireg) "/>
</bind>
</comp>

<comp id="857" class="1004" name="indvars_iv5_phi_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="64" slack="0"/>
<pin id="859" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="860" dir="0" index="2" bw="1" slack="1"/>
<pin id="861" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="862" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv5/11 "/>
</bind>
</comp>

<comp id="864" class="1005" name="i_2_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="2" slack="1"/>
<pin id="866" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="868" class="1004" name="i_2_phi_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="1"/>
<pin id="870" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="871" dir="0" index="2" bw="2" slack="0"/>
<pin id="872" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="873" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/25 "/>
</bind>
</comp>

<comp id="876" class="1005" name="k_5_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="31" slack="1"/>
<pin id="878" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k_5 (phireg) "/>
</bind>
</comp>

<comp id="880" class="1004" name="k_5_phi_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="1"/>
<pin id="882" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="883" dir="0" index="2" bw="31" slack="0"/>
<pin id="884" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="885" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_5/26 "/>
</bind>
</comp>

<comp id="887" class="1005" name="output_axie4_data_0_lcssa_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="889" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="output_axie4_data_0_lcssa (phireg) "/>
</bind>
</comp>

<comp id="890" class="1004" name="output_axie4_data_0_lcssa_phi_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="128" slack="5"/>
<pin id="892" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="893" dir="0" index="2" bw="128" slack="2147483647"/>
<pin id="894" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="895" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_axie4_data_0_lcssa/45 "/>
</bind>
</comp>

<comp id="897" class="1005" name="axie4_data300_0_lcssa_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="899" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="axie4_data300_0_lcssa (phireg) "/>
</bind>
</comp>

<comp id="900" class="1004" name="axie4_data300_0_lcssa_phi_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="128" slack="5"/>
<pin id="902" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="903" dir="0" index="2" bw="128" slack="2147483647"/>
<pin id="904" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="905" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axie4_data300_0_lcssa/84 "/>
</bind>
</comp>

<comp id="907" class="1004" name="grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="0" slack="0"/>
<pin id="909" dir="0" index="1" bw="32" slack="0"/>
<pin id="910" dir="0" index="2" bw="32" slack="2"/>
<pin id="911" dir="0" index="3" bw="32" slack="2"/>
<pin id="912" dir="0" index="4" bw="32" slack="2"/>
<pin id="913" dir="0" index="5" bw="32" slack="2"/>
<pin id="914" dir="0" index="6" bw="32" slack="2"/>
<pin id="915" dir="0" index="7" bw="32" slack="2"/>
<pin id="916" dir="0" index="8" bw="32" slack="2"/>
<pin id="917" dir="0" index="9" bw="32" slack="2"/>
<pin id="918" dir="0" index="10" bw="32" slack="2"/>
<pin id="919" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="922" class="1004" name="grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="0" slack="0"/>
<pin id="924" dir="0" index="1" bw="32" slack="2"/>
<pin id="925" dir="0" index="2" bw="64" slack="0"/>
<pin id="926" dir="0" index="3" bw="62" slack="1"/>
<pin id="927" dir="0" index="4" bw="1" slack="2"/>
<pin id="928" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="929" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="930" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="931" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="932" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="933" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="934" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="935" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="936" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="937" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/3 "/>
</bind>
</comp>

<comp id="939" class="1004" name="grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="0" slack="0"/>
<pin id="941" dir="0" index="1" bw="32" slack="7"/>
<pin id="942" dir="0" index="2" bw="64" slack="3"/>
<pin id="943" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="944" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="945" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="946" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="947" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="948" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="949" dir="0" index="9" bw="63" slack="3"/>
<pin id="950" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="951" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="952" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="953" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/8 "/>
</bind>
</comp>

<comp id="955" class="1004" name="grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="0" slack="0"/>
<pin id="957" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="958" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="959" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="960" dir="0" index="4" bw="64" slack="10"/>
<pin id="961" dir="0" index="5" bw="128" slack="1"/>
<pin id="962" dir="0" index="6" bw="31" slack="11"/>
<pin id="963" dir="0" index="7" bw="31" slack="20"/>
<pin id="964" dir="0" index="8" bw="32" slack="20"/>
<pin id="965" dir="0" index="9" bw="1" slack="15"/>
<pin id="966" dir="0" index="10" bw="128" slack="0"/>
<pin id="967" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/22 "/>
</bind>
</comp>

<comp id="970" class="1004" name="grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="0" slack="0"/>
<pin id="972" dir="0" index="1" bw="8" slack="0"/>
<pin id="973" dir="0" index="2" bw="8" slack="0"/>
<pin id="974" dir="0" index="3" bw="8" slack="0"/>
<pin id="975" dir="0" index="4" bw="32" slack="12"/>
<pin id="976" dir="0" index="5" bw="8" slack="0"/>
<pin id="977" dir="0" index="6" bw="8" slack="0"/>
<pin id="978" dir="0" index="7" bw="8" slack="0"/>
<pin id="979" dir="0" index="8" bw="8" slack="12"/>
<pin id="980" dir="0" index="9" bw="8" slack="12"/>
<pin id="981" dir="0" index="10" bw="8" slack="12"/>
<pin id="982" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln149/27 "/>
</bind>
</comp>

<comp id="987" class="1004" name="grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="0" slack="0"/>
<pin id="989" dir="0" index="1" bw="32" slack="14"/>
<pin id="990" dir="0" index="2" bw="8" slack="0"/>
<pin id="991" dir="0" index="3" bw="8" slack="0"/>
<pin id="992" dir="0" index="4" bw="8" slack="0"/>
<pin id="993" dir="0" index="5" bw="8" slack="0"/>
<pin id="994" dir="0" index="6" bw="8" slack="0"/>
<pin id="995" dir="0" index="7" bw="8" slack="0"/>
<pin id="996" dir="0" index="8" bw="8" slack="0"/>
<pin id="997" dir="0" index="9" bw="8" slack="0"/>
<pin id="998" dir="0" index="10" bw="8" slack="0"/>
<pin id="999" dir="0" index="11" bw="8" slack="0"/>
<pin id="1000" dir="0" index="12" bw="8" slack="0"/>
<pin id="1001" dir="0" index="13" bw="8" slack="0"/>
<pin id="1002" dir="0" index="14" bw="8" slack="0"/>
<pin id="1003" dir="0" index="15" bw="8" slack="0"/>
<pin id="1004" dir="0" index="16" bw="8" slack="0"/>
<pin id="1005" dir="0" index="17" bw="8" slack="0"/>
<pin id="1006" dir="0" index="18" bw="8" slack="0"/>
<pin id="1007" dir="0" index="19" bw="8" slack="0"/>
<pin id="1008" dir="0" index="20" bw="8" slack="0"/>
<pin id="1009" dir="0" index="21" bw="8" slack="0"/>
<pin id="1010" dir="0" index="22" bw="8" slack="0"/>
<pin id="1011" dir="0" index="23" bw="8" slack="0"/>
<pin id="1012" dir="0" index="24" bw="8" slack="0"/>
<pin id="1013" dir="0" index="25" bw="8" slack="0"/>
<pin id="1014" dir="0" index="26" bw="8" slack="0"/>
<pin id="1015" dir="0" index="27" bw="8" slack="0"/>
<pin id="1016" dir="0" index="28" bw="8" slack="0"/>
<pin id="1017" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="1018" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="1019" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="1020" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="1021" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="1022" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="1023" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="1024" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="1025" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="1026" dir="0" index="38" bw="32" slack="14"/>
<pin id="1027" dir="0" index="39" bw="8" slack="14"/>
<pin id="1028" dir="0" index="40" bw="8" slack="14"/>
<pin id="1029" dir="0" index="41" bw="8" slack="14"/>
<pin id="1030" dir="1" index="42" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/29 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="0" slack="0"/>
<pin id="1034" dir="0" index="1" bw="5" slack="11"/>
<pin id="1035" dir="0" index="2" bw="128" slack="2"/>
<pin id="1036" dir="0" index="3" bw="128" slack="2"/>
<pin id="1037" dir="0" index="4" bw="5" slack="1"/>
<pin id="1038" dir="0" index="5" bw="128" slack="27"/>
<pin id="1039" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln217/42 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="0" slack="0"/>
<pin id="1043" dir="0" index="1" bw="128" slack="1"/>
<pin id="1044" dir="0" index="2" bw="31" slack="0"/>
<pin id="1045" dir="0" index="3" bw="128" slack="1"/>
<pin id="1046" dir="0" index="4" bw="128" slack="45"/>
<pin id="1047" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln235/60 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="0" slack="0"/>
<pin id="1051" dir="0" index="1" bw="5" slack="11"/>
<pin id="1052" dir="0" index="2" bw="128" slack="2"/>
<pin id="1053" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="1054" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1055" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="1056" dir="0" index="6" bw="5" slack="1"/>
<pin id="1057" dir="0" index="7" bw="128" slack="27"/>
<pin id="1058" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln183/81 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="0" slack="0"/>
<pin id="1062" dir="0" index="1" bw="128" slack="1"/>
<pin id="1063" dir="0" index="2" bw="31" slack="0"/>
<pin id="1064" dir="0" index="3" bw="5" slack="0"/>
<pin id="1065" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1066" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="1067" dir="0" index="6" bw="128" slack="45"/>
<pin id="1068" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln202/99 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="mul_ln58_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="31" slack="0"/>
<pin id="1072" dir="0" index="1" bw="31" slack="0"/>
<pin id="1073" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln58/2 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="bound67_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="0"/>
<pin id="1076" dir="0" index="1" bw="31" slack="0"/>
<pin id="1077" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound67/5 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="grp_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="1"/>
<pin id="1080" dir="0" index="1" bw="32" slack="10"/>
<pin id="1081" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115/12 mul_ln216/30 mul_ln182/69 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="grp_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="64" slack="0"/>
<pin id="1084" dir="0" index="1" bw="64" slack="0"/>
<pin id="1085" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln114/19 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="grp_load_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="8" slack="8"/>
<pin id="1088" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_6_0125_load/9 window_6_0125_load_2/26 window_6_0125_load_1/29 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="grp_load_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="8" slack="8"/>
<pin id="1092" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_7_0126_load/9 window_7_0126_load_2/26 window_7_0126_load_1/29 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="grp_load_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="8"/>
<pin id="1096" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_8_0127_load/9 window_8_0127_load_2/26 window_8_0127_load_1/29 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="grp_load_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="8" slack="8"/>
<pin id="1100" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_15_0128_load/9 window_15_0128_load_2/26 window_15_0128_load_1/29 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="grp_load_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="8"/>
<pin id="1104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_16_0129_load/9 window_16_0129_load_2/26 window_16_0129_load_1/29 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="grp_load_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="8" slack="8"/>
<pin id="1108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_17_0130_load/9 window_17_0130_load_2/26 window_17_0130_load_1/29 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="grp_load_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="8" slack="8"/>
<pin id="1112" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_24_0131_load/9 window_24_0131_load_2/26 window_24_0131_load_1/29 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="grp_load_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="8"/>
<pin id="1116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_25_0132_load/9 window_25_0132_load_2/26 window_25_0132_load_1/29 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="grp_load_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="8"/>
<pin id="1120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_26_0133_load/9 window_26_0133_load_2/26 window_26_0133_load_1/29 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="grp_load_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="8" slack="8"/>
<pin id="1124" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_3_load/9 window_3_load_1/29 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="grp_load_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="8"/>
<pin id="1128" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_4_load/9 window_4_load_1/29 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="grp_load_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="8"/>
<pin id="1132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_5_load/9 window_5_load_1/29 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="grp_load_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="8" slack="8"/>
<pin id="1136" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_9_load_1/9 window_9_load_2/27 window_9_load/29 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="grp_load_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="8" slack="8"/>
<pin id="1141" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_10_load_1/9 window_10_load_2/27 window_10_load/29 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="grp_load_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="8" slack="8"/>
<pin id="1146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_11_load_1/9 window_11_load_2/27 window_11_load/29 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="grp_load_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="8" slack="8"/>
<pin id="1151" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_15_load/9 window_15_load_1/29 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="grp_load_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="8" slack="8"/>
<pin id="1155" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_16_load/9 window_16_load_1/29 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="grp_load_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="8" slack="8"/>
<pin id="1159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_17_load/9 window_17_load_1/29 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="grp_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="31" slack="8"/>
<pin id="1163" dir="0" index="1" bw="32" slack="9"/>
<pin id="1164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216/29 add_ln182/29 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="grp_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="0"/>
<pin id="1167" dir="0" index="1" bw="32" slack="0"/>
<pin id="1168" dir="0" index="2" bw="6" slack="0"/>
<pin id="1169" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/30 tmp_16/69 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="grp_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="28" slack="0"/>
<pin id="1175" dir="0" index="1" bw="32" slack="0"/>
<pin id="1176" dir="0" index="2" bw="4" slack="0"/>
<pin id="1177" dir="0" index="3" bw="6" slack="0"/>
<pin id="1178" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/30 tmp_18/69 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="32" slack="1"/>
<pin id="1185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln115 mul_ln216 mul_ln182 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="8" slack="1"/>
<pin id="1189" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_3_load line_buffer_3_load_1 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="8" slack="1"/>
<pin id="1194" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_4_load line_buffer_4_load_1 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="8" slack="1"/>
<pin id="1199" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_5_load line_buffer_5_load_1 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="8" slack="1"/>
<pin id="1204" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_10_load_2 window_10_load "/>
</bind>
</comp>

<comp id="1208" class="1005" name="reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="8" slack="1"/>
<pin id="1210" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_9_load_2 window_9_load "/>
</bind>
</comp>

<comp id="1214" class="1005" name="reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="8" slack="1"/>
<pin id="1216" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_11_load_2 window_11_load "/>
</bind>
</comp>

<comp id="1220" class="1005" name="reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="1"/>
<pin id="1222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln216 add_ln182 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="28" slack="1"/>
<pin id="1227" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 tmp_18 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="grp_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="0"/>
<pin id="1231" dir="0" index="1" bw="32" slack="1"/>
<pin id="1232" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln115/13 sub_ln216/31 sub_ln182/70 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="grp_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="28" slack="0"/>
<pin id="1237" dir="0" index="1" bw="32" slack="0"/>
<pin id="1238" dir="0" index="2" bw="4" slack="0"/>
<pin id="1239" dir="0" index="3" bw="6" slack="0"/>
<pin id="1240" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/13 tmp_20/31 tmp_17/70 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="grp_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="0"/>
<pin id="1247" dir="0" index="1" bw="28" slack="0"/>
<pin id="1248" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln115_1/13 sub_ln216_1/31 sub_ln182_1/70 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="empty_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="0"/>
<pin id="1253" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="empty_49_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="0"/>
<pin id="1257" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_49/1 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="cmp2538_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="0"/>
<pin id="1261" dir="0" index="1" bw="32" slack="0"/>
<pin id="1262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp2538/1 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="empty_50_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="0"/>
<pin id="1267" dir="0" index="1" bw="32" slack="0"/>
<pin id="1268" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_50/1 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="smax26_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="0"/>
<pin id="1273" dir="0" index="1" bw="31" slack="0"/>
<pin id="1274" dir="0" index="2" bw="31" slack="0"/>
<pin id="1275" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax26/1 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="store_ln85_store_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="1" slack="0"/>
<pin id="1281" dir="0" index="1" bw="31" slack="0"/>
<pin id="1282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="store_ln0_store_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="0"/>
<pin id="1286" dir="0" index="1" bw="32" slack="0"/>
<pin id="1287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="smax_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="1"/>
<pin id="1291" dir="0" index="1" bw="31" slack="1"/>
<pin id="1292" dir="0" index="2" bw="31" slack="0"/>
<pin id="1293" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/2 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="zext_ln58_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="31" slack="0"/>
<pin id="1297" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/2 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="zext_ln58_2_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="31" slack="1"/>
<pin id="1302" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_2/2 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="zext_ln58_3_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="62" slack="1"/>
<pin id="1306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_3/3 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="p_shl_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="64" slack="0"/>
<pin id="1309" dir="0" index="1" bw="62" slack="1"/>
<pin id="1310" dir="0" index="2" bw="1" slack="0"/>
<pin id="1311" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="sub_ln58_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="64" slack="0"/>
<pin id="1316" dir="0" index="1" bw="62" slack="0"/>
<pin id="1317" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln58/3 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="mux_case_2101288_loc_load_load_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="32" slack="4"/>
<pin id="1323" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_2101288_loc_load/5 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="mux_case_199279_loc_load_load_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="32" slack="4"/>
<pin id="1326" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_199279_loc_load/5 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="mux_case_097270_loc_load_load_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="32" slack="4"/>
<pin id="1329" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_097270_loc_load/5 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="mux_case_236261_loc_load_load_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="32" slack="4"/>
<pin id="1332" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_236261_loc_load/5 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="mux_case_134252_loc_load_load_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="32" slack="4"/>
<pin id="1335" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_134252_loc_load/5 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="mux_case_032243_loc_load_load_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="4"/>
<pin id="1338" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_032243_loc_load/5 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="mux_case_218234_loc_load_load_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="4"/>
<pin id="1341" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_218234_loc_load/5 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="mux_case_116225_loc_load_load_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="4"/>
<pin id="1344" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_116225_loc_load/5 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="mux_case_014216_loc_load_load_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="4"/>
<pin id="1347" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_014216_loc_load/5 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="sext_ln75_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="4"/>
<pin id="1350" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/5 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="sext_ln75_1_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="4"/>
<pin id="1353" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_1/5 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="zext_ln58_1_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="31" slack="4"/>
<pin id="1356" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/5 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="sub_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="32" slack="4"/>
<pin id="1360" dir="0" index="1" bw="1" slack="0"/>
<pin id="1361" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/5 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="sub192_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="32" slack="4"/>
<pin id="1365" dir="0" index="1" bw="1" slack="0"/>
<pin id="1366" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub192/5 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="sub_ln85_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="1" slack="0"/>
<pin id="1370" dir="0" index="1" bw="32" slack="4"/>
<pin id="1371" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln85/5 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="trunc_ln85_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="32" slack="0"/>
<pin id="1375" dir="1" index="1" bw="5" slack="22"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/5 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="sub_ln85_1_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="1" slack="0"/>
<pin id="1379" dir="0" index="1" bw="32" slack="0"/>
<pin id="1380" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln85_1/5 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="trunc_ln85_1_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="33" slack="0"/>
<pin id="1385" dir="1" index="1" bw="5" slack="22"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85_1/5 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="shl_ln_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="36" slack="0"/>
<pin id="1389" dir="0" index="1" bw="32" slack="4"/>
<pin id="1390" dir="0" index="2" bw="1" slack="0"/>
<pin id="1391" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="sext_ln85_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="36" slack="0"/>
<pin id="1396" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85/5 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="sext_ln85_1_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="36" slack="0"/>
<pin id="1400" dir="1" index="1" bw="63" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85_1/5 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="xor_ln85_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="32" slack="4"/>
<pin id="1404" dir="0" index="1" bw="32" slack="0"/>
<pin id="1405" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln85/5 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="select_ln85_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="4"/>
<pin id="1409" dir="0" index="1" bw="32" slack="0"/>
<pin id="1410" dir="0" index="2" bw="32" slack="0"/>
<pin id="1411" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/5 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="sext_ln85_2_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="32" slack="0"/>
<pin id="1416" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85_2/5 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="width_cast58_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="32" slack="4"/>
<pin id="1420" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="width_cast58/5 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="tmp_s_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="64" slack="0"/>
<pin id="1424" dir="0" index="1" bw="63" slack="0"/>
<pin id="1425" dir="0" index="2" bw="1" slack="0"/>
<pin id="1426" dir="1" index="3" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="sub_ln85_2_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="2" slack="0"/>
<pin id="1432" dir="0" index="1" bw="32" slack="4"/>
<pin id="1433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln85_2/5 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="tmp_13_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="0"/>
<pin id="1437" dir="0" index="1" bw="32" slack="0"/>
<pin id="1438" dir="0" index="2" bw="6" slack="0"/>
<pin id="1439" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="smax105_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="1" slack="0"/>
<pin id="1445" dir="0" index="1" bw="32" slack="0"/>
<pin id="1446" dir="0" index="2" bw="32" slack="0"/>
<pin id="1447" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax105/5 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="sub_ln85_3_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="32" slack="0"/>
<pin id="1453" dir="0" index="1" bw="32" slack="0"/>
<pin id="1454" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln85_3/5 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="sub_ln85_3_cast_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="32" slack="0"/>
<pin id="1459" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub_ln85_3_cast/5 "/>
</bind>
</comp>

<comp id="1461" class="1004" name="phi_mul_load_load_fu_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="32" slack="5"/>
<pin id="1463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/6 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="row_1_load_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="31" slack="5"/>
<pin id="1466" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_1/6 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="add_ln85_1_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="32" slack="0"/>
<pin id="1469" dir="0" index="1" bw="32" slack="5"/>
<pin id="1470" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/6 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="zext_ln85_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="31" slack="0"/>
<pin id="1474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/6 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="icmp_ln85_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="32" slack="0"/>
<pin id="1478" dir="0" index="1" bw="32" slack="5"/>
<pin id="1479" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/6 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="add_ln85_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="31" slack="0"/>
<pin id="1483" dir="0" index="1" bw="1" slack="0"/>
<pin id="1484" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/6 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="cmp155_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="32" slack="0"/>
<pin id="1489" dir="0" index="1" bw="32" slack="1"/>
<pin id="1490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp155/6 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="cmp237_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="31" slack="0"/>
<pin id="1494" dir="0" index="1" bw="31" slack="0"/>
<pin id="1495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp237/6 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="and_ln155_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="1" slack="0"/>
<pin id="1500" dir="0" index="1" bw="1" slack="0"/>
<pin id="1501" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln155/6 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="zext_ln87_1_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="31" slack="0"/>
<pin id="1506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_1/7 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="icmp_ln87_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="32" slack="0"/>
<pin id="1510" dir="0" index="1" bw="32" slack="6"/>
<pin id="1511" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/7 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="indvars_iv_next122_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="31" slack="0"/>
<pin id="1515" dir="0" index="1" bw="1" slack="0"/>
<pin id="1516" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next122/7 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="zext_ln87_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="31" slack="0"/>
<pin id="1521" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/7 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="store_ln85_store_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="31" slack="1"/>
<pin id="1525" dir="0" index="1" bw="31" slack="6"/>
<pin id="1526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/7 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="store_ln85_store_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="32" slack="1"/>
<pin id="1529" dir="0" index="1" bw="32" slack="6"/>
<pin id="1530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/7 "/>
</bind>
</comp>

<comp id="1531" class="1004" name="icmp_ln89_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="3" slack="0"/>
<pin id="1533" dir="0" index="1" bw="3" slack="0"/>
<pin id="1534" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/8 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="add_ln89_1_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="3" slack="0"/>
<pin id="1539" dir="0" index="1" bw="1" slack="0"/>
<pin id="1540" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/8 "/>
</bind>
</comp>

<comp id="1543" class="1004" name="trunc_ln89_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="2" slack="0"/>
<pin id="1545" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/8 "/>
</bind>
</comp>

<comp id="1547" class="1004" name="add_ln89_fu_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="2" slack="0"/>
<pin id="1549" dir="0" index="1" bw="1" slack="0"/>
<pin id="1550" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/8 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="icmp_ln90_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="2" slack="0"/>
<pin id="1555" dir="0" index="1" bw="2" slack="0"/>
<pin id="1556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/8 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="xor_ln89_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="1" slack="0"/>
<pin id="1561" dir="0" index="1" bw="1" slack="0"/>
<pin id="1562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln89/8 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="and_ln89_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="1" slack="0"/>
<pin id="1567" dir="0" index="1" bw="1" slack="0"/>
<pin id="1568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln89/8 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="select_ln89_1_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="1" slack="0"/>
<pin id="1573" dir="0" index="1" bw="2" slack="0"/>
<pin id="1574" dir="0" index="2" bw="2" slack="0"/>
<pin id="1575" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_1/8 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="indvars_iv_next62_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="1" slack="0"/>
<pin id="1581" dir="0" index="1" bw="2" slack="0"/>
<pin id="1582" dir="0" index="2" bw="2" slack="0"/>
<pin id="1583" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv_next62/8 "/>
</bind>
</comp>

<comp id="1587" class="1004" name="j_1_cast_not_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="1" slack="0"/>
<pin id="1589" dir="0" index="1" bw="1" slack="0"/>
<pin id="1590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="j_1_cast_not/8 "/>
</bind>
</comp>

<comp id="1593" class="1004" name="cond292_fu_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="1" slack="0"/>
<pin id="1595" dir="0" index="1" bw="1" slack="0"/>
<pin id="1596" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="cond292/8 "/>
</bind>
</comp>

<comp id="1599" class="1004" name="icmp_ln99_fu_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="31" slack="1"/>
<pin id="1601" dir="0" index="1" bw="31" slack="0"/>
<pin id="1602" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/8 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="zext_ln91_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="2" slack="0"/>
<pin id="1607" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/9 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="icmp_ln91_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="32" slack="0"/>
<pin id="1611" dir="0" index="1" bw="32" slack="8"/>
<pin id="1612" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/9 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="add_ln91_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="2" slack="0"/>
<pin id="1616" dir="0" index="1" bw="1" slack="0"/>
<pin id="1617" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/9 "/>
</bind>
</comp>

<comp id="1620" class="1004" name="tmp_fu_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="8" slack="0"/>
<pin id="1622" dir="0" index="1" bw="2" slack="0"/>
<pin id="1623" dir="0" index="2" bw="8" slack="0"/>
<pin id="1624" dir="0" index="3" bw="2" slack="0"/>
<pin id="1625" dir="0" index="4" bw="8" slack="0"/>
<pin id="1626" dir="0" index="5" bw="2" slack="0"/>
<pin id="1627" dir="0" index="6" bw="8" slack="0"/>
<pin id="1628" dir="0" index="7" bw="8" slack="0"/>
<pin id="1629" dir="0" index="8" bw="2" slack="0"/>
<pin id="1630" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="tmp_1_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="8" slack="0"/>
<pin id="1642" dir="0" index="1" bw="2" slack="0"/>
<pin id="1643" dir="0" index="2" bw="8" slack="0"/>
<pin id="1644" dir="0" index="3" bw="2" slack="0"/>
<pin id="1645" dir="0" index="4" bw="8" slack="0"/>
<pin id="1646" dir="0" index="5" bw="2" slack="0"/>
<pin id="1647" dir="0" index="6" bw="8" slack="0"/>
<pin id="1648" dir="0" index="7" bw="8" slack="0"/>
<pin id="1649" dir="0" index="8" bw="2" slack="0"/>
<pin id="1650" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="1660" class="1004" name="select_ln93_fu_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="1" slack="1"/>
<pin id="1662" dir="0" index="1" bw="8" slack="0"/>
<pin id="1663" dir="0" index="2" bw="8" slack="0"/>
<pin id="1664" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln93/9 "/>
</bind>
</comp>

<comp id="1667" class="1004" name="tmp_3_fu_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="8" slack="0"/>
<pin id="1669" dir="0" index="1" bw="2" slack="0"/>
<pin id="1670" dir="0" index="2" bw="8" slack="0"/>
<pin id="1671" dir="0" index="3" bw="2" slack="0"/>
<pin id="1672" dir="0" index="4" bw="8" slack="0"/>
<pin id="1673" dir="0" index="5" bw="2" slack="0"/>
<pin id="1674" dir="0" index="6" bw="8" slack="0"/>
<pin id="1675" dir="0" index="7" bw="8" slack="0"/>
<pin id="1676" dir="0" index="8" bw="2" slack="0"/>
<pin id="1677" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="tmp_4_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="8" slack="0"/>
<pin id="1689" dir="0" index="1" bw="2" slack="0"/>
<pin id="1690" dir="0" index="2" bw="8" slack="0"/>
<pin id="1691" dir="0" index="3" bw="2" slack="0"/>
<pin id="1692" dir="0" index="4" bw="8" slack="0"/>
<pin id="1693" dir="0" index="5" bw="2" slack="0"/>
<pin id="1694" dir="0" index="6" bw="8" slack="0"/>
<pin id="1695" dir="0" index="7" bw="8" slack="0"/>
<pin id="1696" dir="0" index="8" bw="2" slack="0"/>
<pin id="1697" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="1707" class="1004" name="select_ln93_1_fu_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="1" slack="1"/>
<pin id="1709" dir="0" index="1" bw="8" slack="0"/>
<pin id="1710" dir="0" index="2" bw="8" slack="0"/>
<pin id="1711" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln93_1/9 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="tmp_6_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="8" slack="0"/>
<pin id="1716" dir="0" index="1" bw="2" slack="0"/>
<pin id="1717" dir="0" index="2" bw="8" slack="0"/>
<pin id="1718" dir="0" index="3" bw="2" slack="0"/>
<pin id="1719" dir="0" index="4" bw="8" slack="0"/>
<pin id="1720" dir="0" index="5" bw="2" slack="0"/>
<pin id="1721" dir="0" index="6" bw="8" slack="0"/>
<pin id="1722" dir="0" index="7" bw="8" slack="0"/>
<pin id="1723" dir="0" index="8" bw="2" slack="0"/>
<pin id="1724" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="1734" class="1004" name="tmp_7_fu_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="8" slack="0"/>
<pin id="1736" dir="0" index="1" bw="2" slack="0"/>
<pin id="1737" dir="0" index="2" bw="8" slack="0"/>
<pin id="1738" dir="0" index="3" bw="2" slack="0"/>
<pin id="1739" dir="0" index="4" bw="8" slack="0"/>
<pin id="1740" dir="0" index="5" bw="2" slack="0"/>
<pin id="1741" dir="0" index="6" bw="8" slack="0"/>
<pin id="1742" dir="0" index="7" bw="8" slack="0"/>
<pin id="1743" dir="0" index="8" bw="2" slack="0"/>
<pin id="1744" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="1754" class="1004" name="select_ln93_2_fu_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="1" slack="1"/>
<pin id="1756" dir="0" index="1" bw="8" slack="0"/>
<pin id="1757" dir="0" index="2" bw="8" slack="0"/>
<pin id="1758" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln93_2/9 "/>
</bind>
</comp>

<comp id="1761" class="1004" name="window_18_fu_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="8" slack="0"/>
<pin id="1763" dir="0" index="1" bw="2" slack="0"/>
<pin id="1764" dir="0" index="2" bw="8" slack="0"/>
<pin id="1765" dir="0" index="3" bw="2" slack="0"/>
<pin id="1766" dir="0" index="4" bw="8" slack="0"/>
<pin id="1767" dir="0" index="5" bw="2" slack="0"/>
<pin id="1768" dir="0" index="6" bw="8" slack="0"/>
<pin id="1769" dir="0" index="7" bw="8" slack="0"/>
<pin id="1770" dir="0" index="8" bw="2" slack="1"/>
<pin id="1771" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="window_18/9 "/>
</bind>
</comp>

<comp id="1780" class="1004" name="store_ln93_store_fu_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="8" slack="0"/>
<pin id="1782" dir="0" index="1" bw="8" slack="8"/>
<pin id="1783" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1785" class="1004" name="store_ln93_store_fu_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="8" slack="0"/>
<pin id="1787" dir="0" index="1" bw="8" slack="8"/>
<pin id="1788" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1790" class="1004" name="store_ln93_store_fu_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="8" slack="0"/>
<pin id="1792" dir="0" index="1" bw="8" slack="8"/>
<pin id="1793" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1795" class="1004" name="store_ln93_store_fu_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="8" slack="0"/>
<pin id="1797" dir="0" index="1" bw="8" slack="8"/>
<pin id="1798" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1800" class="1004" name="store_ln93_store_fu_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="8" slack="0"/>
<pin id="1802" dir="0" index="1" bw="8" slack="8"/>
<pin id="1803" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1805" class="1004" name="store_ln93_store_fu_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="8" slack="0"/>
<pin id="1807" dir="0" index="1" bw="8" slack="8"/>
<pin id="1808" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1810" class="1004" name="store_ln93_store_fu_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="8" slack="0"/>
<pin id="1812" dir="0" index="1" bw="8" slack="8"/>
<pin id="1813" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1815" class="1004" name="store_ln93_store_fu_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="8" slack="0"/>
<pin id="1817" dir="0" index="1" bw="8" slack="8"/>
<pin id="1818" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1820" class="1004" name="store_ln93_store_fu_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="8" slack="0"/>
<pin id="1822" dir="0" index="1" bw="8" slack="8"/>
<pin id="1823" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1825" class="1004" name="store_ln93_store_fu_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="8" slack="0"/>
<pin id="1827" dir="0" index="1" bw="8" slack="8"/>
<pin id="1828" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1830" class="1004" name="store_ln93_store_fu_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="8" slack="0"/>
<pin id="1832" dir="0" index="1" bw="8" slack="8"/>
<pin id="1833" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1835" class="1004" name="store_ln93_store_fu_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="8" slack="0"/>
<pin id="1837" dir="0" index="1" bw="8" slack="8"/>
<pin id="1838" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1840" class="1004" name="store_ln93_store_fu_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="8" slack="0"/>
<pin id="1842" dir="0" index="1" bw="8" slack="8"/>
<pin id="1843" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1845" class="1004" name="store_ln93_store_fu_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="8" slack="0"/>
<pin id="1847" dir="0" index="1" bw="8" slack="8"/>
<pin id="1848" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1850" class="1004" name="store_ln93_store_fu_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="8" slack="0"/>
<pin id="1852" dir="0" index="1" bw="8" slack="8"/>
<pin id="1853" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1855" class="1004" name="store_ln93_store_fu_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="8" slack="0"/>
<pin id="1857" dir="0" index="1" bw="8" slack="8"/>
<pin id="1858" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1860" class="1004" name="store_ln93_store_fu_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="8" slack="0"/>
<pin id="1862" dir="0" index="1" bw="8" slack="8"/>
<pin id="1863" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1865" class="1004" name="store_ln93_store_fu_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="8" slack="0"/>
<pin id="1867" dir="0" index="1" bw="8" slack="8"/>
<pin id="1868" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="1870" class="1004" name="sext_ln114_fu_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="32" slack="0"/>
<pin id="1872" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114/11 "/>
</bind>
</comp>

<comp id="1874" class="1004" name="zext_ln114_fu_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="32" slack="0"/>
<pin id="1876" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/11 "/>
</bind>
</comp>

<comp id="1878" class="1004" name="icmp_ln114_1_fu_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="32" slack="0"/>
<pin id="1880" dir="0" index="1" bw="32" slack="5"/>
<pin id="1881" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114_1/11 "/>
</bind>
</comp>

<comp id="1883" class="1004" name="trunc_ln114_fu_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="32" slack="0"/>
<pin id="1885" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114/11 "/>
</bind>
</comp>

<comp id="1887" class="1004" name="trunc_ln114_1_fu_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="63" slack="0"/>
<pin id="1889" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_1/11 "/>
</bind>
</comp>

<comp id="1891" class="1004" name="icmp_ln114_fu_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="32" slack="0"/>
<pin id="1893" dir="0" index="1" bw="32" slack="5"/>
<pin id="1894" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/11 "/>
</bind>
</comp>

<comp id="1896" class="1004" name="select_ln114_fu_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="1" slack="0"/>
<pin id="1898" dir="0" index="1" bw="31" slack="0"/>
<pin id="1899" dir="0" index="2" bw="31" slack="9"/>
<pin id="1900" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114/11 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="zext_ln114_2_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="31" slack="0"/>
<pin id="1905" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_2/11 "/>
</bind>
</comp>

<comp id="1907" class="1004" name="icmp_ln114_2_fu_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="63" slack="0"/>
<pin id="1909" dir="0" index="1" bw="63" slack="0"/>
<pin id="1910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114_2/11 "/>
</bind>
</comp>

<comp id="1913" class="1004" name="select_ln114_1_fu_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="1" slack="0"/>
<pin id="1915" dir="0" index="1" bw="62" slack="0"/>
<pin id="1916" dir="0" index="2" bw="62" slack="0"/>
<pin id="1917" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114_1/11 "/>
</bind>
</comp>

<comp id="1921" class="1004" name="zext_ln114_3_fu_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="62" slack="0"/>
<pin id="1923" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_3/11 "/>
</bind>
</comp>

<comp id="1925" class="1004" name="sub_ln114_fu_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="64" slack="0"/>
<pin id="1927" dir="0" index="1" bw="62" slack="0"/>
<pin id="1928" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114/11 "/>
</bind>
</comp>

<comp id="1931" class="1004" name="add_ln115_fu_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="32" slack="0"/>
<pin id="1933" dir="0" index="1" bw="32" slack="4"/>
<pin id="1934" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/11 "/>
</bind>
</comp>

<comp id="1936" class="1004" name="add_ln119_fu_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="32" slack="0"/>
<pin id="1938" dir="0" index="1" bw="31" slack="0"/>
<pin id="1939" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/11 "/>
</bind>
</comp>

<comp id="1942" class="1004" name="add_ln114_fu_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="32" slack="0"/>
<pin id="1944" dir="0" index="1" bw="6" slack="0"/>
<pin id="1945" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/11 "/>
</bind>
</comp>

<comp id="1948" class="1004" name="add_ln114_1_fu_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="36" slack="5"/>
<pin id="1950" dir="0" index="1" bw="64" slack="0"/>
<pin id="1951" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_1/11 "/>
</bind>
</comp>

<comp id="1953" class="1004" name="add_ln114_2_fu_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="36" slack="5"/>
<pin id="1955" dir="0" index="1" bw="63" slack="0"/>
<pin id="1956" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_2/11 "/>
</bind>
</comp>

<comp id="1958" class="1004" name="add_ln114_3_fu_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="32" slack="0"/>
<pin id="1960" dir="0" index="1" bw="5" slack="0"/>
<pin id="1961" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_3/11 "/>
</bind>
</comp>

<comp id="1964" class="1004" name="add_ln114_4_fu_1964">
<pin_list>
<pin id="1965" dir="0" index="0" bw="32" slack="0"/>
<pin id="1966" dir="0" index="1" bw="5" slack="0"/>
<pin id="1967" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_4/11 "/>
</bind>
</comp>

<comp id="1970" class="1004" name="cmp193_fu_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="32" slack="3"/>
<pin id="1972" dir="0" index="1" bw="32" slack="5"/>
<pin id="1973" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp193/11 "/>
</bind>
</comp>

<comp id="1974" class="1004" name="indvars_iv_next122_cast_fu_1974">
<pin_list>
<pin id="1975" dir="0" index="0" bw="31" slack="3"/>
<pin id="1976" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_next122_cast/11 "/>
</bind>
</comp>

<comp id="1986" class="1004" name="zext_ln114_1_fu_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="31" slack="1"/>
<pin id="1988" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_1/12 "/>
</bind>
</comp>

<comp id="1989" class="1004" name="icmp_ln114_3_fu_1989">
<pin_list>
<pin id="1990" dir="0" index="0" bw="64" slack="1"/>
<pin id="1991" dir="0" index="1" bw="64" slack="6"/>
<pin id="1992" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114_3/12 "/>
</bind>
</comp>

<comp id="1993" class="1004" name="select_ln114_2_fu_1993">
<pin_list>
<pin id="1994" dir="0" index="0" bw="1" slack="0"/>
<pin id="1995" dir="0" index="1" bw="64" slack="1"/>
<pin id="1996" dir="0" index="2" bw="64" slack="6"/>
<pin id="1997" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114_2/12 "/>
</bind>
</comp>

<comp id="1999" class="1004" name="xor_ln114_fu_1999">
<pin_list>
<pin id="2000" dir="0" index="0" bw="64" slack="0"/>
<pin id="2001" dir="0" index="1" bw="64" slack="0"/>
<pin id="2002" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114/12 "/>
</bind>
</comp>

<comp id="2005" class="1004" name="add_ln119_2_fu_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="32" slack="1"/>
<pin id="2007" dir="0" index="1" bw="31" slack="0"/>
<pin id="2008" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_2/12 "/>
</bind>
</comp>

<comp id="2010" class="1004" name="icmp_ln114_4_fu_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="32" slack="1"/>
<pin id="2012" dir="0" index="1" bw="32" slack="0"/>
<pin id="2013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114_4/12 "/>
</bind>
</comp>

<comp id="2015" class="1004" name="select_ln114_3_fu_2015">
<pin_list>
<pin id="2016" dir="0" index="0" bw="1" slack="0"/>
<pin id="2017" dir="0" index="1" bw="32" slack="1"/>
<pin id="2018" dir="0" index="2" bw="32" slack="0"/>
<pin id="2019" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114_3/12 "/>
</bind>
</comp>

<comp id="2022" class="1004" name="sext_ln119_fu_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="32" slack="0"/>
<pin id="2024" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln119/12 "/>
</bind>
</comp>

<comp id="2026" class="1004" name="sub_ln119_fu_2026">
<pin_list>
<pin id="2027" dir="0" index="0" bw="33" slack="0"/>
<pin id="2028" dir="0" index="1" bw="32" slack="0"/>
<pin id="2029" dir="1" index="2" bw="33" slack="7"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln119/12 "/>
</bind>
</comp>

<comp id="2032" class="1004" name="empty_52_fu_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="64" slack="1"/>
<pin id="2034" dir="0" index="1" bw="64" slack="6"/>
<pin id="2035" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_52/12 "/>
</bind>
</comp>

<comp id="2036" class="1004" name="umax106_fu_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="1" slack="0"/>
<pin id="2038" dir="0" index="1" bw="64" slack="1"/>
<pin id="2039" dir="0" index="2" bw="64" slack="6"/>
<pin id="2040" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax106/12 "/>
</bind>
</comp>

<comp id="2042" class="1004" name="xor_ln119_fu_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="64" slack="0"/>
<pin id="2044" dir="0" index="1" bw="64" slack="0"/>
<pin id="2045" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln119/12 "/>
</bind>
</comp>

<comp id="2048" class="1004" name="tmp_14_fu_2048">
<pin_list>
<pin id="2049" dir="0" index="0" bw="1" slack="0"/>
<pin id="2050" dir="0" index="1" bw="32" slack="1"/>
<pin id="2051" dir="0" index="2" bw="6" slack="0"/>
<pin id="2052" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/13 "/>
</bind>
</comp>

<comp id="2056" class="1004" name="tmp_15_fu_2056">
<pin_list>
<pin id="2057" dir="0" index="0" bw="28" slack="0"/>
<pin id="2058" dir="0" index="1" bw="32" slack="1"/>
<pin id="2059" dir="0" index="2" bw="4" slack="0"/>
<pin id="2060" dir="0" index="3" bw="6" slack="0"/>
<pin id="2061" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/13 "/>
</bind>
</comp>

<comp id="2066" class="1004" name="select_ln115_fu_2066">
<pin_list>
<pin id="2067" dir="0" index="0" bw="1" slack="0"/>
<pin id="2068" dir="0" index="1" bw="28" slack="0"/>
<pin id="2069" dir="0" index="2" bw="28" slack="0"/>
<pin id="2070" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115/13 "/>
</bind>
</comp>

<comp id="2074" class="1004" name="shl_ln1_fu_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="32" slack="0"/>
<pin id="2076" dir="0" index="1" bw="28" slack="0"/>
<pin id="2077" dir="0" index="2" bw="1" slack="0"/>
<pin id="2078" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/13 "/>
</bind>
</comp>

<comp id="2082" class="1004" name="sext_ln116_fu_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="32" slack="0"/>
<pin id="2084" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116/13 "/>
</bind>
</comp>

<comp id="2086" class="1004" name="add_ln116_fu_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="32" slack="0"/>
<pin id="2088" dir="0" index="1" bw="64" slack="11"/>
<pin id="2089" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/13 "/>
</bind>
</comp>

<comp id="2091" class="1004" name="trunc_ln3_fu_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="60" slack="0"/>
<pin id="2093" dir="0" index="1" bw="64" slack="0"/>
<pin id="2094" dir="0" index="2" bw="4" slack="0"/>
<pin id="2095" dir="0" index="3" bw="7" slack="0"/>
<pin id="2096" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/13 "/>
</bind>
</comp>

<comp id="2101" class="1004" name="sext_ln116_1_fu_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="60" slack="1"/>
<pin id="2103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_1/14 "/>
</bind>
</comp>

<comp id="2104" class="1004" name="gmem0_addr_fu_2104">
<pin_list>
<pin id="2105" dir="0" index="0" bw="64" slack="0"/>
<pin id="2106" dir="0" index="1" bw="64" slack="0"/>
<pin id="2107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/14 "/>
</bind>
</comp>

<comp id="2111" class="1004" name="sext_ln114_1_fu_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="33" slack="7"/>
<pin id="2113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114_1/19 "/>
</bind>
</comp>

<comp id="2114" class="1004" name="zext_ln114_4_fu_2114">
<pin_list>
<pin id="2115" dir="0" index="0" bw="33" slack="0"/>
<pin id="2116" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_4/19 "/>
</bind>
</comp>

<comp id="2119" class="1004" name="zext_ln114_5_fu_2119">
<pin_list>
<pin id="2120" dir="0" index="0" bw="64" slack="7"/>
<pin id="2121" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_5/19 "/>
</bind>
</comp>

<comp id="2123" class="1004" name="icmp_ln135_fu_2123">
<pin_list>
<pin id="2124" dir="0" index="0" bw="2" slack="0"/>
<pin id="2125" dir="0" index="1" bw="2" slack="0"/>
<pin id="2126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/25 "/>
</bind>
</comp>

<comp id="2129" class="1004" name="add_ln135_fu_2129">
<pin_list>
<pin id="2130" dir="0" index="0" bw="2" slack="0"/>
<pin id="2131" dir="0" index="1" bw="1" slack="0"/>
<pin id="2132" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/25 "/>
</bind>
</comp>

<comp id="2135" class="1004" name="sel_tmp_fu_2135">
<pin_list>
<pin id="2136" dir="0" index="0" bw="2" slack="0"/>
<pin id="2137" dir="0" index="1" bw="2" slack="0"/>
<pin id="2138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/25 "/>
</bind>
</comp>

<comp id="2141" class="1004" name="sel_tmp1_fu_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="2" slack="0"/>
<pin id="2143" dir="0" index="1" bw="2" slack="0"/>
<pin id="2144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp1/25 "/>
</bind>
</comp>

<comp id="2147" class="1004" name="tmp60_fu_2147">
<pin_list>
<pin id="2148" dir="0" index="0" bw="1" slack="0"/>
<pin id="2149" dir="0" index="1" bw="1" slack="0"/>
<pin id="2150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp60/25 "/>
</bind>
</comp>

<comp id="2153" class="1004" name="sel_tmp11_fu_2153">
<pin_list>
<pin id="2154" dir="0" index="0" bw="2" slack="0"/>
<pin id="2155" dir="0" index="1" bw="2" slack="0"/>
<pin id="2156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp11/25 "/>
</bind>
</comp>

<comp id="2159" class="1004" name="sel_tmp12_fu_2159">
<pin_list>
<pin id="2160" dir="0" index="0" bw="2" slack="0"/>
<pin id="2161" dir="0" index="1" bw="2" slack="0"/>
<pin id="2162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp12/25 "/>
</bind>
</comp>

<comp id="2165" class="1004" name="sel_tmp13_fu_2165">
<pin_list>
<pin id="2166" dir="0" index="0" bw="1" slack="0"/>
<pin id="2167" dir="0" index="1" bw="1" slack="0"/>
<pin id="2168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp13/25 "/>
</bind>
</comp>

<comp id="2171" class="1004" name="zext_ln136_fu_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="31" slack="0"/>
<pin id="2173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/26 "/>
</bind>
</comp>

<comp id="2175" class="1004" name="icmp_ln136_fu_2175">
<pin_list>
<pin id="2176" dir="0" index="0" bw="32" slack="0"/>
<pin id="2177" dir="0" index="1" bw="32" slack="12"/>
<pin id="2178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/26 "/>
</bind>
</comp>

<comp id="2180" class="1004" name="add_ln136_fu_2180">
<pin_list>
<pin id="2181" dir="0" index="0" bw="31" slack="0"/>
<pin id="2182" dir="0" index="1" bw="1" slack="0"/>
<pin id="2183" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/26 "/>
</bind>
</comp>

<comp id="2186" class="1004" name="trunc_ln136_fu_2186">
<pin_list>
<pin id="2187" dir="0" index="0" bw="31" slack="0"/>
<pin id="2188" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136/26 "/>
</bind>
</comp>

<comp id="2190" class="1004" name="tmp_5_fu_2190">
<pin_list>
<pin id="2191" dir="0" index="0" bw="8" slack="0"/>
<pin id="2192" dir="0" index="1" bw="2" slack="0"/>
<pin id="2193" dir="0" index="2" bw="8" slack="2"/>
<pin id="2194" dir="0" index="3" bw="2" slack="0"/>
<pin id="2195" dir="0" index="4" bw="8" slack="2"/>
<pin id="2196" dir="0" index="5" bw="2" slack="0"/>
<pin id="2197" dir="0" index="6" bw="8" slack="2"/>
<pin id="2198" dir="0" index="7" bw="8" slack="0"/>
<pin id="2199" dir="0" index="8" bw="2" slack="0"/>
<pin id="2200" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_5/26 "/>
</bind>
</comp>

<comp id="2207" class="1004" name="tmp_8_fu_2207">
<pin_list>
<pin id="2208" dir="0" index="0" bw="8" slack="0"/>
<pin id="2209" dir="0" index="1" bw="2" slack="0"/>
<pin id="2210" dir="0" index="2" bw="8" slack="2"/>
<pin id="2211" dir="0" index="3" bw="2" slack="0"/>
<pin id="2212" dir="0" index="4" bw="8" slack="2"/>
<pin id="2213" dir="0" index="5" bw="2" slack="0"/>
<pin id="2214" dir="0" index="6" bw="8" slack="2"/>
<pin id="2215" dir="0" index="7" bw="8" slack="0"/>
<pin id="2216" dir="0" index="8" bw="2" slack="0"/>
<pin id="2217" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_8/26 "/>
</bind>
</comp>

<comp id="2227" class="1004" name="tmp_10_fu_2227">
<pin_list>
<pin id="2228" dir="0" index="0" bw="8" slack="0"/>
<pin id="2229" dir="0" index="1" bw="2" slack="0"/>
<pin id="2230" dir="0" index="2" bw="8" slack="2"/>
<pin id="2231" dir="0" index="3" bw="2" slack="0"/>
<pin id="2232" dir="0" index="4" bw="8" slack="2"/>
<pin id="2233" dir="0" index="5" bw="2" slack="0"/>
<pin id="2234" dir="0" index="6" bw="8" slack="2"/>
<pin id="2235" dir="0" index="7" bw="8" slack="0"/>
<pin id="2236" dir="0" index="8" bw="2" slack="0"/>
<pin id="2237" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_10/26 "/>
</bind>
</comp>

<comp id="2244" class="1004" name="tmp_11_fu_2244">
<pin_list>
<pin id="2245" dir="0" index="0" bw="8" slack="0"/>
<pin id="2246" dir="0" index="1" bw="2" slack="0"/>
<pin id="2247" dir="0" index="2" bw="8" slack="0"/>
<pin id="2248" dir="0" index="3" bw="2" slack="0"/>
<pin id="2249" dir="0" index="4" bw="8" slack="0"/>
<pin id="2250" dir="0" index="5" bw="2" slack="0"/>
<pin id="2251" dir="0" index="6" bw="8" slack="0"/>
<pin id="2252" dir="0" index="7" bw="8" slack="0"/>
<pin id="2253" dir="0" index="8" bw="2" slack="1"/>
<pin id="2254" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_11/26 "/>
</bind>
</comp>

<comp id="2264" class="1004" name="storemerge_fu_2264">
<pin_list>
<pin id="2265" dir="0" index="0" bw="1" slack="3"/>
<pin id="2266" dir="0" index="1" bw="8" slack="0"/>
<pin id="2267" dir="0" index="2" bw="8" slack="0"/>
<pin id="2268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/26 "/>
</bind>
</comp>

<comp id="2271" class="1004" name="sel_tmp2_fu_2271">
<pin_list>
<pin id="2272" dir="0" index="0" bw="31" slack="0"/>
<pin id="2273" dir="0" index="1" bw="31" slack="0"/>
<pin id="2274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/26 "/>
</bind>
</comp>

<comp id="2277" class="1004" name="sel_tmp3_fu_2277">
<pin_list>
<pin id="2278" dir="0" index="0" bw="31" slack="0"/>
<pin id="2279" dir="0" index="1" bw="31" slack="0"/>
<pin id="2280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp3/26 "/>
</bind>
</comp>

<comp id="2283" class="1004" name="tmp61_fu_2283">
<pin_list>
<pin id="2284" dir="0" index="0" bw="1" slack="0"/>
<pin id="2285" dir="0" index="1" bw="1" slack="0"/>
<pin id="2286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp61/26 "/>
</bind>
</comp>

<comp id="2289" class="1004" name="sel_tmp6_fu_2289">
<pin_list>
<pin id="2290" dir="0" index="0" bw="1" slack="0"/>
<pin id="2291" dir="0" index="1" bw="1" slack="1"/>
<pin id="2292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6/26 "/>
</bind>
</comp>

<comp id="2294" class="1004" name="storemerge349_fu_2294">
<pin_list>
<pin id="2295" dir="0" index="0" bw="1" slack="0"/>
<pin id="2296" dir="0" index="1" bw="8" slack="0"/>
<pin id="2297" dir="0" index="2" bw="8" slack="0"/>
<pin id="2298" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge349/26 "/>
</bind>
</comp>

<comp id="2302" class="1004" name="sel_tmp14_fu_2302">
<pin_list>
<pin id="2303" dir="0" index="0" bw="1" slack="1"/>
<pin id="2304" dir="0" index="1" bw="1" slack="0"/>
<pin id="2305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp14/26 "/>
</bind>
</comp>

<comp id="2307" class="1004" name="storemerge346_fu_2307">
<pin_list>
<pin id="2308" dir="0" index="0" bw="1" slack="0"/>
<pin id="2309" dir="0" index="1" bw="8" slack="0"/>
<pin id="2310" dir="0" index="2" bw="8" slack="0"/>
<pin id="2311" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge346/26 "/>
</bind>
</comp>

<comp id="2315" class="1004" name="sel_tmp22_fu_2315">
<pin_list>
<pin id="2316" dir="0" index="0" bw="1" slack="1"/>
<pin id="2317" dir="0" index="1" bw="1" slack="0"/>
<pin id="2318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp22/26 "/>
</bind>
</comp>

<comp id="2320" class="1004" name="storemerge343_fu_2320">
<pin_list>
<pin id="2321" dir="0" index="0" bw="1" slack="0"/>
<pin id="2322" dir="0" index="1" bw="8" slack="0"/>
<pin id="2323" dir="0" index="2" bw="8" slack="0"/>
<pin id="2324" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge343/26 "/>
</bind>
</comp>

<comp id="2328" class="1004" name="sel_tmp27_fu_2328">
<pin_list>
<pin id="2329" dir="0" index="0" bw="31" slack="0"/>
<pin id="2330" dir="0" index="1" bw="31" slack="0"/>
<pin id="2331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp27/26 "/>
</bind>
</comp>

<comp id="2334" class="1004" name="sel_tmp29_fu_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="31" slack="0"/>
<pin id="2336" dir="0" index="1" bw="31" slack="0"/>
<pin id="2337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp29/26 "/>
</bind>
</comp>

<comp id="2340" class="1004" name="tmp62_fu_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="1" slack="0"/>
<pin id="2342" dir="0" index="1" bw="1" slack="0"/>
<pin id="2343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp62/26 "/>
</bind>
</comp>

<comp id="2346" class="1004" name="sel_tmp30_fu_2346">
<pin_list>
<pin id="2347" dir="0" index="0" bw="1" slack="0"/>
<pin id="2348" dir="0" index="1" bw="1" slack="1"/>
<pin id="2349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp30/26 "/>
</bind>
</comp>

<comp id="2351" class="1004" name="storemerge341_fu_2351">
<pin_list>
<pin id="2352" dir="0" index="0" bw="1" slack="0"/>
<pin id="2353" dir="0" index="1" bw="8" slack="0"/>
<pin id="2354" dir="0" index="2" bw="8" slack="0"/>
<pin id="2355" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge341/26 "/>
</bind>
</comp>

<comp id="2359" class="1004" name="empty_53_fu_2359">
<pin_list>
<pin id="2360" dir="0" index="0" bw="2" slack="0"/>
<pin id="2361" dir="0" index="1" bw="2" slack="1"/>
<pin id="2362" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_53/26 "/>
</bind>
</comp>

<comp id="2365" class="1004" name="tmp_22_fu_2365">
<pin_list>
<pin id="2366" dir="0" index="0" bw="29" slack="0"/>
<pin id="2367" dir="0" index="1" bw="31" slack="0"/>
<pin id="2368" dir="0" index="2" bw="3" slack="0"/>
<pin id="2369" dir="0" index="3" bw="6" slack="0"/>
<pin id="2370" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/26 "/>
</bind>
</comp>

<comp id="2375" class="1004" name="tmp_23_fu_2375">
<pin_list>
<pin id="2376" dir="0" index="0" bw="31" slack="0"/>
<pin id="2377" dir="0" index="1" bw="29" slack="0"/>
<pin id="2378" dir="0" index="2" bw="2" slack="0"/>
<pin id="2379" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/26 "/>
</bind>
</comp>

<comp id="2383" class="1004" name="empty_54_fu_2383">
<pin_list>
<pin id="2384" dir="0" index="0" bw="31" slack="0"/>
<pin id="2385" dir="0" index="1" bw="31" slack="0"/>
<pin id="2386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_54/26 "/>
</bind>
</comp>

<comp id="2389" class="1004" name="storemerge338_fu_2389">
<pin_list>
<pin id="2390" dir="0" index="0" bw="1" slack="0"/>
<pin id="2391" dir="0" index="1" bw="8" slack="0"/>
<pin id="2392" dir="0" index="2" bw="8" slack="0"/>
<pin id="2393" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge338/26 "/>
</bind>
</comp>

<comp id="2397" class="1004" name="sel_tmp38_fu_2397">
<pin_list>
<pin id="2398" dir="0" index="0" bw="1" slack="1"/>
<pin id="2399" dir="0" index="1" bw="1" slack="0"/>
<pin id="2400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp38/26 "/>
</bind>
</comp>

<comp id="2402" class="1004" name="storemerge335_fu_2402">
<pin_list>
<pin id="2403" dir="0" index="0" bw="1" slack="0"/>
<pin id="2404" dir="0" index="1" bw="8" slack="0"/>
<pin id="2405" dir="0" index="2" bw="8" slack="0"/>
<pin id="2406" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge335/26 "/>
</bind>
</comp>

<comp id="2410" class="1004" name="sel_tmp46_fu_2410">
<pin_list>
<pin id="2411" dir="0" index="0" bw="1" slack="0"/>
<pin id="2412" dir="0" index="1" bw="1" slack="1"/>
<pin id="2413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp46/26 "/>
</bind>
</comp>

<comp id="2415" class="1004" name="storemerge331_fu_2415">
<pin_list>
<pin id="2416" dir="0" index="0" bw="1" slack="0"/>
<pin id="2417" dir="0" index="1" bw="8" slack="0"/>
<pin id="2418" dir="0" index="2" bw="8" slack="0"/>
<pin id="2419" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge331/26 "/>
</bind>
</comp>

<comp id="2423" class="1004" name="sel_tmp50_fu_2423">
<pin_list>
<pin id="2424" dir="0" index="0" bw="1" slack="1"/>
<pin id="2425" dir="0" index="1" bw="1" slack="0"/>
<pin id="2426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp50/26 "/>
</bind>
</comp>

<comp id="2428" class="1004" name="storemerge328_fu_2428">
<pin_list>
<pin id="2429" dir="0" index="0" bw="1" slack="0"/>
<pin id="2430" dir="0" index="1" bw="8" slack="0"/>
<pin id="2431" dir="0" index="2" bw="8" slack="0"/>
<pin id="2432" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge328/26 "/>
</bind>
</comp>

<comp id="2436" class="1004" name="sel_tmp54_fu_2436">
<pin_list>
<pin id="2437" dir="0" index="0" bw="1" slack="1"/>
<pin id="2438" dir="0" index="1" bw="1" slack="0"/>
<pin id="2439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp54/26 "/>
</bind>
</comp>

<comp id="2441" class="1004" name="storemerge325_fu_2441">
<pin_list>
<pin id="2442" dir="0" index="0" bw="1" slack="0"/>
<pin id="2443" dir="0" index="1" bw="8" slack="0"/>
<pin id="2444" dir="0" index="2" bw="8" slack="0"/>
<pin id="2445" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge325/26 "/>
</bind>
</comp>

<comp id="2449" class="1004" name="store_ln136_store_fu_2449">
<pin_list>
<pin id="2450" dir="0" index="0" bw="8" slack="0"/>
<pin id="2451" dir="0" index="1" bw="8" slack="12"/>
<pin id="2452" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/26 "/>
</bind>
</comp>

<comp id="2454" class="1004" name="store_ln135_store_fu_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="8" slack="0"/>
<pin id="2456" dir="0" index="1" bw="8" slack="12"/>
<pin id="2457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/26 "/>
</bind>
</comp>

<comp id="2459" class="1004" name="store_ln135_store_fu_2459">
<pin_list>
<pin id="2460" dir="0" index="0" bw="8" slack="0"/>
<pin id="2461" dir="0" index="1" bw="8" slack="12"/>
<pin id="2462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/26 "/>
</bind>
</comp>

<comp id="2464" class="1004" name="store_ln136_store_fu_2464">
<pin_list>
<pin id="2465" dir="0" index="0" bw="8" slack="0"/>
<pin id="2466" dir="0" index="1" bw="8" slack="12"/>
<pin id="2467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/26 "/>
</bind>
</comp>

<comp id="2469" class="1004" name="store_ln135_store_fu_2469">
<pin_list>
<pin id="2470" dir="0" index="0" bw="8" slack="0"/>
<pin id="2471" dir="0" index="1" bw="8" slack="12"/>
<pin id="2472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/26 "/>
</bind>
</comp>

<comp id="2474" class="1004" name="store_ln135_store_fu_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="8" slack="0"/>
<pin id="2476" dir="0" index="1" bw="8" slack="12"/>
<pin id="2477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/26 "/>
</bind>
</comp>

<comp id="2479" class="1004" name="store_ln136_store_fu_2479">
<pin_list>
<pin id="2480" dir="0" index="0" bw="8" slack="0"/>
<pin id="2481" dir="0" index="1" bw="8" slack="12"/>
<pin id="2482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/26 "/>
</bind>
</comp>

<comp id="2484" class="1004" name="store_ln135_store_fu_2484">
<pin_list>
<pin id="2485" dir="0" index="0" bw="8" slack="0"/>
<pin id="2486" dir="0" index="1" bw="8" slack="12"/>
<pin id="2487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/26 "/>
</bind>
</comp>

<comp id="2489" class="1004" name="store_ln136_store_fu_2489">
<pin_list>
<pin id="2490" dir="0" index="0" bw="8" slack="0"/>
<pin id="2491" dir="0" index="1" bw="8" slack="12"/>
<pin id="2492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/26 "/>
</bind>
</comp>

<comp id="2494" class="1004" name="window_21_load_fu_2494">
<pin_list>
<pin id="2495" dir="0" index="0" bw="8" slack="14"/>
<pin id="2496" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_21/29 "/>
</bind>
</comp>

<comp id="2497" class="1004" name="window_20_load_fu_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="8" slack="14"/>
<pin id="2499" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_20/29 "/>
</bind>
</comp>

<comp id="2500" class="1004" name="window_19_load_fu_2500">
<pin_list>
<pin id="2501" dir="0" index="0" bw="8" slack="14"/>
<pin id="2502" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_19/29 "/>
</bind>
</comp>

<comp id="2503" class="1004" name="store_ln149_store_fu_2503">
<pin_list>
<pin id="2504" dir="0" index="0" bw="8" slack="0"/>
<pin id="2505" dir="0" index="1" bw="8" slack="14"/>
<pin id="2506" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/29 "/>
</bind>
</comp>

<comp id="2508" class="1004" name="store_ln149_store_fu_2508">
<pin_list>
<pin id="2509" dir="0" index="0" bw="8" slack="0"/>
<pin id="2510" dir="0" index="1" bw="8" slack="14"/>
<pin id="2511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/29 "/>
</bind>
</comp>

<comp id="2513" class="1004" name="store_ln149_store_fu_2513">
<pin_list>
<pin id="2514" dir="0" index="0" bw="8" slack="0"/>
<pin id="2515" dir="0" index="1" bw="8" slack="14"/>
<pin id="2516" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/29 "/>
</bind>
</comp>

<comp id="2518" class="1004" name="icmp_ln155_fu_2518">
<pin_list>
<pin id="2519" dir="0" index="0" bw="31" slack="8"/>
<pin id="2520" dir="0" index="1" bw="31" slack="0"/>
<pin id="2521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/29 "/>
</bind>
</comp>

<comp id="2524" class="1004" name="and_ln155_2_fu_2524">
<pin_list>
<pin id="2525" dir="0" index="0" bw="1" slack="0"/>
<pin id="2526" dir="0" index="1" bw="1" slack="5"/>
<pin id="2527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln155_2/29 "/>
</bind>
</comp>

<comp id="2529" class="1004" name="and_ln155_1_fu_2529">
<pin_list>
<pin id="2530" dir="0" index="0" bw="1" slack="0"/>
<pin id="2531" dir="0" index="1" bw="1" slack="9"/>
<pin id="2532" dir="1" index="2" bw="1" slack="39"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln155_1/29 "/>
</bind>
</comp>

<comp id="2534" class="1004" name="window_load_load_fu_2534">
<pin_list>
<pin id="2535" dir="0" index="0" bw="8" slack="14"/>
<pin id="2536" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_load/29 "/>
</bind>
</comp>

<comp id="2538" class="1004" name="window_1_load_load_fu_2538">
<pin_list>
<pin id="2539" dir="0" index="0" bw="8" slack="14"/>
<pin id="2540" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_load/29 "/>
</bind>
</comp>

<comp id="2542" class="1004" name="window_2_load_load_fu_2542">
<pin_list>
<pin id="2543" dir="0" index="0" bw="8" slack="14"/>
<pin id="2544" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_load/29 "/>
</bind>
</comp>

<comp id="2546" class="1004" name="window_6_load_load_fu_2546">
<pin_list>
<pin id="2547" dir="0" index="0" bw="8" slack="14"/>
<pin id="2548" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_6_load/29 "/>
</bind>
</comp>

<comp id="2550" class="1004" name="window_7_load_load_fu_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="8" slack="14"/>
<pin id="2552" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_7_load/29 "/>
</bind>
</comp>

<comp id="2554" class="1004" name="window_8_load_load_fu_2554">
<pin_list>
<pin id="2555" dir="0" index="0" bw="8" slack="14"/>
<pin id="2556" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_8_load/29 "/>
</bind>
</comp>

<comp id="2558" class="1004" name="window_12_load_load_fu_2558">
<pin_list>
<pin id="2559" dir="0" index="0" bw="8" slack="14"/>
<pin id="2560" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_12_load/29 "/>
</bind>
</comp>

<comp id="2562" class="1004" name="window_13_load_load_fu_2562">
<pin_list>
<pin id="2563" dir="0" index="0" bw="8" slack="14"/>
<pin id="2564" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_13_load/29 "/>
</bind>
</comp>

<comp id="2566" class="1004" name="window_14_load_load_fu_2566">
<pin_list>
<pin id="2567" dir="0" index="0" bw="8" slack="14"/>
<pin id="2568" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_14_load/29 "/>
</bind>
</comp>

<comp id="2570" class="1004" name="trunc_ln217_fu_2570">
<pin_list>
<pin id="2571" dir="0" index="0" bw="32" slack="0"/>
<pin id="2572" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln217/30 "/>
</bind>
</comp>

<comp id="2574" class="1004" name="axie4_idx_fu_2574">
<pin_list>
<pin id="2575" dir="0" index="0" bw="1" slack="1"/>
<pin id="2576" dir="0" index="1" bw="28" slack="0"/>
<pin id="2577" dir="0" index="2" bw="28" slack="1"/>
<pin id="2578" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="axie4_idx/31 "/>
</bind>
</comp>

<comp id="2581" class="1004" name="zext_ln217_fu_2581">
<pin_list>
<pin id="2582" dir="0" index="0" bw="4" slack="1"/>
<pin id="2583" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/31 "/>
</bind>
</comp>

<comp id="2584" class="1004" name="trunc_ln217_1_fu_2584">
<pin_list>
<pin id="2585" dir="0" index="0" bw="32" slack="0"/>
<pin id="2586" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln217_1/31 "/>
</bind>
</comp>

<comp id="2588" class="1004" name="zext_ln217_1_fu_2588">
<pin_list>
<pin id="2589" dir="0" index="0" bw="4" slack="0"/>
<pin id="2590" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217_1/31 "/>
</bind>
</comp>

<comp id="2592" class="1004" name="sub_ln217_fu_2592">
<pin_list>
<pin id="2593" dir="0" index="0" bw="1" slack="0"/>
<pin id="2594" dir="0" index="1" bw="4" slack="0"/>
<pin id="2595" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln217/31 "/>
</bind>
</comp>

<comp id="2598" class="1004" name="byte_offset_fu_2598">
<pin_list>
<pin id="2599" dir="0" index="0" bw="1" slack="1"/>
<pin id="2600" dir="0" index="1" bw="5" slack="0"/>
<pin id="2601" dir="0" index="2" bw="5" slack="0"/>
<pin id="2602" dir="1" index="3" bw="5" slack="10"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="byte_offset/31 "/>
</bind>
</comp>

<comp id="2605" class="1004" name="shl_ln3_fu_2605">
<pin_list>
<pin id="2606" dir="0" index="0" bw="32" slack="0"/>
<pin id="2607" dir="0" index="1" bw="28" slack="0"/>
<pin id="2608" dir="0" index="2" bw="1" slack="0"/>
<pin id="2609" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/31 "/>
</bind>
</comp>

<comp id="2613" class="1004" name="sext_ln219_fu_2613">
<pin_list>
<pin id="2614" dir="0" index="0" bw="32" slack="0"/>
<pin id="2615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln219/31 "/>
</bind>
</comp>

<comp id="2617" class="1004" name="add_ln219_fu_2617">
<pin_list>
<pin id="2618" dir="0" index="0" bw="32" slack="0"/>
<pin id="2619" dir="0" index="1" bw="64" slack="16"/>
<pin id="2620" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln219/31 "/>
</bind>
</comp>

<comp id="2622" class="1004" name="trunc_ln9_fu_2622">
<pin_list>
<pin id="2623" dir="0" index="0" bw="60" slack="0"/>
<pin id="2624" dir="0" index="1" bw="64" slack="0"/>
<pin id="2625" dir="0" index="2" bw="4" slack="0"/>
<pin id="2626" dir="0" index="3" bw="7" slack="0"/>
<pin id="2627" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/31 "/>
</bind>
</comp>

<comp id="2632" class="1004" name="add_ln220_fu_2632">
<pin_list>
<pin id="2633" dir="0" index="0" bw="32" slack="0"/>
<pin id="2634" dir="0" index="1" bw="64" slack="16"/>
<pin id="2635" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/31 "/>
</bind>
</comp>

<comp id="2637" class="1004" name="trunc_ln1_fu_2637">
<pin_list>
<pin id="2638" dir="0" index="0" bw="60" slack="0"/>
<pin id="2639" dir="0" index="1" bw="64" slack="0"/>
<pin id="2640" dir="0" index="2" bw="4" slack="0"/>
<pin id="2641" dir="0" index="3" bw="7" slack="0"/>
<pin id="2642" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/31 "/>
</bind>
</comp>

<comp id="2647" class="1004" name="sext_ln219_1_fu_2647">
<pin_list>
<pin id="2648" dir="0" index="0" bw="60" slack="1"/>
<pin id="2649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln219_1/32 "/>
</bind>
</comp>

<comp id="2650" class="1004" name="gmem0_addr_1_fu_2650">
<pin_list>
<pin id="2651" dir="0" index="0" bw="64" slack="0"/>
<pin id="2652" dir="0" index="1" bw="64" slack="0"/>
<pin id="2653" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_1/32 "/>
</bind>
</comp>

<comp id="2657" class="1004" name="sext_ln220_fu_2657">
<pin_list>
<pin id="2658" dir="0" index="0" bw="60" slack="1"/>
<pin id="2659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln220/32 "/>
</bind>
</comp>

<comp id="2660" class="1004" name="gmem1_addr_fu_2660">
<pin_list>
<pin id="2661" dir="0" index="0" bw="64" slack="0"/>
<pin id="2662" dir="0" index="1" bw="64" slack="0"/>
<pin id="2663" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/32 "/>
</bind>
</comp>

<comp id="2667" class="1004" name="sext_ln216_fu_2667">
<pin_list>
<pin id="2668" dir="0" index="0" bw="28" slack="10"/>
<pin id="2669" dir="1" index="1" bw="29" slack="9"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln216/41 "/>
</bind>
</comp>

<comp id="2670" class="1004" name="sext_ln217_fu_2670">
<pin_list>
<pin id="2671" dir="0" index="0" bw="5" slack="10"/>
<pin id="2672" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln217/41 "/>
</bind>
</comp>

<comp id="2673" class="1004" name="sext_ln217_1_fu_2673">
<pin_list>
<pin id="2674" dir="0" index="0" bw="5" slack="10"/>
<pin id="2675" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln217_1/41 "/>
</bind>
</comp>

<comp id="2676" class="1004" name="add_ln222_fu_2676">
<pin_list>
<pin id="2677" dir="0" index="0" bw="5" slack="0"/>
<pin id="2678" dir="0" index="1" bw="5" slack="0"/>
<pin id="2679" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln222/41 "/>
</bind>
</comp>

<comp id="2682" class="1004" name="add_ln222_cast80_fu_2682">
<pin_list>
<pin id="2683" dir="0" index="0" bw="6" slack="0"/>
<pin id="2684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="add_ln222_cast80/41 "/>
</bind>
</comp>

<comp id="2686" class="1004" name="empty_57_fu_2686">
<pin_list>
<pin id="2687" dir="0" index="0" bw="6" slack="0"/>
<pin id="2688" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_57/41 "/>
</bind>
</comp>

<comp id="2690" class="1004" name="empty_58_fu_2690">
<pin_list>
<pin id="2691" dir="0" index="0" bw="32" slack="0"/>
<pin id="2692" dir="0" index="1" bw="32" slack="22"/>
<pin id="2693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_58/41 "/>
</bind>
</comp>

<comp id="2695" class="1004" name="umax_fu_2695">
<pin_list>
<pin id="2696" dir="0" index="0" bw="1" slack="0"/>
<pin id="2697" dir="0" index="1" bw="5" slack="22"/>
<pin id="2698" dir="0" index="2" bw="5" slack="0"/>
<pin id="2699" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax/41 "/>
</bind>
</comp>

<comp id="2702" class="1004" name="sub_ln222_fu_2702">
<pin_list>
<pin id="2703" dir="0" index="0" bw="1" slack="0"/>
<pin id="2704" dir="0" index="1" bw="5" slack="0"/>
<pin id="2705" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln222/41 "/>
</bind>
</comp>

<comp id="2708" class="1004" name="output_axie4_data_2_loc_load_load_fu_2708">
<pin_list>
<pin id="2709" dir="0" index="0" bw="128" slack="29"/>
<pin id="2710" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_axie4_data_2_loc_load/44 "/>
</bind>
</comp>

<comp id="2711" class="1004" name="add_ln232_fu_2711">
<pin_list>
<pin id="2712" dir="0" index="0" bw="5" slack="3"/>
<pin id="2713" dir="0" index="1" bw="32" slack="29"/>
<pin id="2714" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232/44 "/>
</bind>
</comp>

<comp id="2715" class="1004" name="trunc_ln232_fu_2715">
<pin_list>
<pin id="2716" dir="0" index="0" bw="32" slack="0"/>
<pin id="2717" dir="1" index="1" bw="31" slack="16"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln232/44 "/>
</bind>
</comp>

<comp id="2719" class="1004" name="icmp_ln232_fu_2719">
<pin_list>
<pin id="2720" dir="0" index="0" bw="32" slack="0"/>
<pin id="2721" dir="0" index="1" bw="32" slack="0"/>
<pin id="2722" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln232/44 "/>
</bind>
</comp>

<comp id="2725" class="1004" name="add_ln234_fu_2725">
<pin_list>
<pin id="2726" dir="0" index="0" bw="28" slack="9"/>
<pin id="2727" dir="0" index="1" bw="1" slack="0"/>
<pin id="2728" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln234/50 "/>
</bind>
</comp>

<comp id="2730" class="1004" name="shl_ln7_fu_2730">
<pin_list>
<pin id="2731" dir="0" index="0" bw="33" slack="0"/>
<pin id="2732" dir="0" index="1" bw="29" slack="0"/>
<pin id="2733" dir="0" index="2" bw="1" slack="0"/>
<pin id="2734" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln7/50 "/>
</bind>
</comp>

<comp id="2738" class="1004" name="sext_ln234_fu_2738">
<pin_list>
<pin id="2739" dir="0" index="0" bw="33" slack="0"/>
<pin id="2740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln234/50 "/>
</bind>
</comp>

<comp id="2742" class="1004" name="add_ln234_1_fu_2742">
<pin_list>
<pin id="2743" dir="0" index="0" bw="33" slack="0"/>
<pin id="2744" dir="0" index="1" bw="64" slack="35"/>
<pin id="2745" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln234_1/50 "/>
</bind>
</comp>

<comp id="2747" class="1004" name="trunc_ln4_fu_2747">
<pin_list>
<pin id="2748" dir="0" index="0" bw="60" slack="0"/>
<pin id="2749" dir="0" index="1" bw="64" slack="0"/>
<pin id="2750" dir="0" index="2" bw="4" slack="0"/>
<pin id="2751" dir="0" index="3" bw="7" slack="0"/>
<pin id="2752" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/50 "/>
</bind>
</comp>

<comp id="2757" class="1004" name="add_ln235_fu_2757">
<pin_list>
<pin id="2758" dir="0" index="0" bw="33" slack="0"/>
<pin id="2759" dir="0" index="1" bw="64" slack="35"/>
<pin id="2760" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln235/50 "/>
</bind>
</comp>

<comp id="2762" class="1004" name="trunc_ln5_fu_2762">
<pin_list>
<pin id="2763" dir="0" index="0" bw="60" slack="0"/>
<pin id="2764" dir="0" index="1" bw="64" slack="0"/>
<pin id="2765" dir="0" index="2" bw="4" slack="0"/>
<pin id="2766" dir="0" index="3" bw="7" slack="0"/>
<pin id="2767" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/50 "/>
</bind>
</comp>

<comp id="2772" class="1004" name="sext_ln234_1_fu_2772">
<pin_list>
<pin id="2773" dir="0" index="0" bw="60" slack="1"/>
<pin id="2774" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln234_1/51 "/>
</bind>
</comp>

<comp id="2775" class="1004" name="gmem0_addr_2_fu_2775">
<pin_list>
<pin id="2776" dir="0" index="0" bw="64" slack="0"/>
<pin id="2777" dir="0" index="1" bw="64" slack="0"/>
<pin id="2778" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_2/51 "/>
</bind>
</comp>

<comp id="2782" class="1004" name="sext_ln235_fu_2782">
<pin_list>
<pin id="2783" dir="0" index="0" bw="60" slack="1"/>
<pin id="2784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln235/51 "/>
</bind>
</comp>

<comp id="2785" class="1004" name="gmem1_addr_2_fu_2785">
<pin_list>
<pin id="2786" dir="0" index="0" bw="64" slack="0"/>
<pin id="2787" dir="0" index="1" bw="64" slack="0"/>
<pin id="2788" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr_2/51 "/>
</bind>
</comp>

<comp id="2792" class="1004" name="remaining_channels_fu_2792">
<pin_list>
<pin id="2793" dir="0" index="0" bw="31" slack="16"/>
<pin id="2794" dir="0" index="1" bw="5" slack="0"/>
<pin id="2795" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="remaining_channels/60 "/>
</bind>
</comp>

<comp id="2798" class="1004" name="next_output_axie4_data_1_loc_load_load_fu_2798">
<pin_list>
<pin id="2799" dir="0" index="0" bw="128" slack="48"/>
<pin id="2800" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="next_output_axie4_data_1_loc_load/63 "/>
</bind>
</comp>

<comp id="2802" class="1004" name="trunc_ln183_fu_2802">
<pin_list>
<pin id="2803" dir="0" index="0" bw="32" slack="0"/>
<pin id="2804" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183/69 "/>
</bind>
</comp>

<comp id="2806" class="1004" name="axie4_idx_1_fu_2806">
<pin_list>
<pin id="2807" dir="0" index="0" bw="1" slack="1"/>
<pin id="2808" dir="0" index="1" bw="28" slack="0"/>
<pin id="2809" dir="0" index="2" bw="28" slack="1"/>
<pin id="2810" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="axie4_idx_1/70 "/>
</bind>
</comp>

<comp id="2813" class="1004" name="zext_ln183_fu_2813">
<pin_list>
<pin id="2814" dir="0" index="0" bw="4" slack="1"/>
<pin id="2815" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183/70 "/>
</bind>
</comp>

<comp id="2816" class="1004" name="trunc_ln183_1_fu_2816">
<pin_list>
<pin id="2817" dir="0" index="0" bw="32" slack="0"/>
<pin id="2818" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183_1/70 "/>
</bind>
</comp>

<comp id="2820" class="1004" name="zext_ln183_1_fu_2820">
<pin_list>
<pin id="2821" dir="0" index="0" bw="4" slack="0"/>
<pin id="2822" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_1/70 "/>
</bind>
</comp>

<comp id="2824" class="1004" name="sub_ln183_fu_2824">
<pin_list>
<pin id="2825" dir="0" index="0" bw="1" slack="0"/>
<pin id="2826" dir="0" index="1" bw="4" slack="0"/>
<pin id="2827" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln183/70 "/>
</bind>
</comp>

<comp id="2830" class="1004" name="byte_offset_1_fu_2830">
<pin_list>
<pin id="2831" dir="0" index="0" bw="1" slack="1"/>
<pin id="2832" dir="0" index="1" bw="5" slack="0"/>
<pin id="2833" dir="0" index="2" bw="5" slack="0"/>
<pin id="2834" dir="1" index="3" bw="5" slack="10"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="byte_offset_1/70 "/>
</bind>
</comp>

<comp id="2837" class="1004" name="shl_ln4_fu_2837">
<pin_list>
<pin id="2838" dir="0" index="0" bw="32" slack="0"/>
<pin id="2839" dir="0" index="1" bw="28" slack="0"/>
<pin id="2840" dir="0" index="2" bw="1" slack="0"/>
<pin id="2841" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/70 "/>
</bind>
</comp>

<comp id="2845" class="1004" name="sext_ln186_fu_2845">
<pin_list>
<pin id="2846" dir="0" index="0" bw="32" slack="0"/>
<pin id="2847" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186/70 "/>
</bind>
</comp>

<comp id="2849" class="1004" name="add_ln186_fu_2849">
<pin_list>
<pin id="2850" dir="0" index="0" bw="32" slack="0"/>
<pin id="2851" dir="0" index="1" bw="64" slack="16"/>
<pin id="2852" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/70 "/>
</bind>
</comp>

<comp id="2854" class="1004" name="trunc_ln_fu_2854">
<pin_list>
<pin id="2855" dir="0" index="0" bw="60" slack="0"/>
<pin id="2856" dir="0" index="1" bw="64" slack="0"/>
<pin id="2857" dir="0" index="2" bw="4" slack="0"/>
<pin id="2858" dir="0" index="3" bw="7" slack="0"/>
<pin id="2859" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/70 "/>
</bind>
</comp>

<comp id="2864" class="1004" name="sext_ln186_1_fu_2864">
<pin_list>
<pin id="2865" dir="0" index="0" bw="60" slack="1"/>
<pin id="2866" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_1/71 "/>
</bind>
</comp>

<comp id="2867" class="1004" name="gmem1_addr_1_fu_2867">
<pin_list>
<pin id="2868" dir="0" index="0" bw="64" slack="0"/>
<pin id="2869" dir="0" index="1" bw="64" slack="0"/>
<pin id="2870" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr_1/71 "/>
</bind>
</comp>

<comp id="2874" class="1004" name="output_pixel_2_loc_load_load_fu_2874">
<pin_list>
<pin id="2875" dir="0" index="0" bw="8" slack="26"/>
<pin id="2876" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_pixel_2_loc_load/80 "/>
</bind>
</comp>

<comp id="2877" class="1004" name="output_pixel_1_loc_load_load_fu_2877">
<pin_list>
<pin id="2878" dir="0" index="0" bw="8" slack="26"/>
<pin id="2879" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_pixel_1_loc_load/80 "/>
</bind>
</comp>

<comp id="2880" class="1004" name="output_pixel_loc_load_load_fu_2880">
<pin_list>
<pin id="2881" dir="0" index="0" bw="8" slack="26"/>
<pin id="2882" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_pixel_loc_load/80 "/>
</bind>
</comp>

<comp id="2883" class="1004" name="sext_ln182_fu_2883">
<pin_list>
<pin id="2884" dir="0" index="0" bw="28" slack="10"/>
<pin id="2885" dir="1" index="1" bw="29" slack="9"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln182/80 "/>
</bind>
</comp>

<comp id="2886" class="1004" name="sext_ln183_fu_2886">
<pin_list>
<pin id="2887" dir="0" index="0" bw="5" slack="10"/>
<pin id="2888" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183/80 "/>
</bind>
</comp>

<comp id="2889" class="1004" name="sext_ln188_fu_2889">
<pin_list>
<pin id="2890" dir="0" index="0" bw="5" slack="10"/>
<pin id="2891" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln188/80 "/>
</bind>
</comp>

<comp id="2892" class="1004" name="add_ln188_fu_2892">
<pin_list>
<pin id="2893" dir="0" index="0" bw="5" slack="0"/>
<pin id="2894" dir="0" index="1" bw="5" slack="0"/>
<pin id="2895" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188/80 "/>
</bind>
</comp>

<comp id="2898" class="1004" name="empty_55_fu_2898">
<pin_list>
<pin id="2899" dir="0" index="0" bw="6" slack="0"/>
<pin id="2900" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_55/80 "/>
</bind>
</comp>

<comp id="2902" class="1004" name="add_ln188_cast_fu_2902">
<pin_list>
<pin id="2903" dir="0" index="0" bw="6" slack="0"/>
<pin id="2904" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="add_ln188_cast/80 "/>
</bind>
</comp>

<comp id="2906" class="1004" name="empty_56_fu_2906">
<pin_list>
<pin id="2907" dir="0" index="0" bw="33" slack="0"/>
<pin id="2908" dir="0" index="1" bw="33" slack="22"/>
<pin id="2909" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_56/80 "/>
</bind>
</comp>

<comp id="2911" class="1004" name="umax1_fu_2911">
<pin_list>
<pin id="2912" dir="0" index="0" bw="1" slack="0"/>
<pin id="2913" dir="0" index="1" bw="5" slack="22"/>
<pin id="2914" dir="0" index="2" bw="5" slack="0"/>
<pin id="2915" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax1/80 "/>
</bind>
</comp>

<comp id="2918" class="1004" name="sub_ln188_fu_2918">
<pin_list>
<pin id="2919" dir="0" index="0" bw="1" slack="0"/>
<pin id="2920" dir="0" index="1" bw="5" slack="0"/>
<pin id="2921" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln188/80 "/>
</bind>
</comp>

<comp id="2924" class="1004" name="axie4_data_3_loc_load_load_fu_2924">
<pin_list>
<pin id="2925" dir="0" index="0" bw="128" slack="29"/>
<pin id="2926" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axie4_data_3_loc_load/83 "/>
</bind>
</comp>

<comp id="2927" class="1004" name="add_ln200_fu_2927">
<pin_list>
<pin id="2928" dir="0" index="0" bw="5" slack="3"/>
<pin id="2929" dir="0" index="1" bw="32" slack="29"/>
<pin id="2930" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200/83 "/>
</bind>
</comp>

<comp id="2931" class="1004" name="trunc_ln200_fu_2931">
<pin_list>
<pin id="2932" dir="0" index="0" bw="32" slack="0"/>
<pin id="2933" dir="1" index="1" bw="31" slack="16"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln200/83 "/>
</bind>
</comp>

<comp id="2935" class="1004" name="icmp_ln200_fu_2935">
<pin_list>
<pin id="2936" dir="0" index="0" bw="32" slack="0"/>
<pin id="2937" dir="0" index="1" bw="32" slack="0"/>
<pin id="2938" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200/83 "/>
</bind>
</comp>

<comp id="2941" class="1004" name="add_ln202_fu_2941">
<pin_list>
<pin id="2942" dir="0" index="0" bw="28" slack="9"/>
<pin id="2943" dir="0" index="1" bw="1" slack="0"/>
<pin id="2944" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202/89 "/>
</bind>
</comp>

<comp id="2946" class="1004" name="shl_ln8_fu_2946">
<pin_list>
<pin id="2947" dir="0" index="0" bw="33" slack="0"/>
<pin id="2948" dir="0" index="1" bw="29" slack="0"/>
<pin id="2949" dir="0" index="2" bw="1" slack="0"/>
<pin id="2950" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln8/89 "/>
</bind>
</comp>

<comp id="2954" class="1004" name="sext_ln202_fu_2954">
<pin_list>
<pin id="2955" dir="0" index="0" bw="33" slack="0"/>
<pin id="2956" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln202/89 "/>
</bind>
</comp>

<comp id="2958" class="1004" name="add_ln202_1_fu_2958">
<pin_list>
<pin id="2959" dir="0" index="0" bw="33" slack="0"/>
<pin id="2960" dir="0" index="1" bw="64" slack="35"/>
<pin id="2961" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202_1/89 "/>
</bind>
</comp>

<comp id="2963" class="1004" name="trunc_ln2_fu_2963">
<pin_list>
<pin id="2964" dir="0" index="0" bw="60" slack="0"/>
<pin id="2965" dir="0" index="1" bw="64" slack="0"/>
<pin id="2966" dir="0" index="2" bw="4" slack="0"/>
<pin id="2967" dir="0" index="3" bw="7" slack="0"/>
<pin id="2968" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/89 "/>
</bind>
</comp>

<comp id="2973" class="1004" name="sext_ln202_1_fu_2973">
<pin_list>
<pin id="2974" dir="0" index="0" bw="60" slack="1"/>
<pin id="2975" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln202_1/90 "/>
</bind>
</comp>

<comp id="2976" class="1004" name="gmem1_addr_3_fu_2976">
<pin_list>
<pin id="2977" dir="0" index="0" bw="64" slack="0"/>
<pin id="2978" dir="0" index="1" bw="64" slack="0"/>
<pin id="2979" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr_3/90 "/>
</bind>
</comp>

<comp id="2983" class="1004" name="remaining_channels_1_fu_2983">
<pin_list>
<pin id="2984" dir="0" index="0" bw="31" slack="16"/>
<pin id="2985" dir="0" index="1" bw="5" slack="0"/>
<pin id="2986" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="remaining_channels_1/99 "/>
</bind>
</comp>

<comp id="2989" class="1004" name="sub342_fu_2989">
<pin_list>
<pin id="2990" dir="0" index="0" bw="5" slack="0"/>
<pin id="2991" dir="0" index="1" bw="5" slack="29"/>
<pin id="2992" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub342/99 "/>
</bind>
</comp>

<comp id="2995" class="1004" name="next_axie4_data_1_loc_load_load_fu_2995">
<pin_list>
<pin id="2996" dir="0" index="0" bw="128" slack="48"/>
<pin id="2997" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="next_axie4_data_1_loc_load/102 "/>
</bind>
</comp>

<comp id="2999" class="1005" name="phi_mul_reg_2999">
<pin_list>
<pin id="3000" dir="0" index="0" bw="32" slack="0"/>
<pin id="3001" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="3006" class="1005" name="row_reg_3006">
<pin_list>
<pin id="3007" dir="0" index="0" bw="31" slack="0"/>
<pin id="3008" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="3013" class="1005" name="window_6_0125_reg_3013">
<pin_list>
<pin id="3014" dir="0" index="0" bw="8" slack="8"/>
<pin id="3015" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_6_0125 "/>
</bind>
</comp>

<comp id="3019" class="1005" name="window_7_0126_reg_3019">
<pin_list>
<pin id="3020" dir="0" index="0" bw="8" slack="8"/>
<pin id="3021" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_7_0126 "/>
</bind>
</comp>

<comp id="3025" class="1005" name="window_8_0127_reg_3025">
<pin_list>
<pin id="3026" dir="0" index="0" bw="8" slack="8"/>
<pin id="3027" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_8_0127 "/>
</bind>
</comp>

<comp id="3031" class="1005" name="window_15_0128_reg_3031">
<pin_list>
<pin id="3032" dir="0" index="0" bw="8" slack="8"/>
<pin id="3033" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_15_0128 "/>
</bind>
</comp>

<comp id="3037" class="1005" name="window_16_0129_reg_3037">
<pin_list>
<pin id="3038" dir="0" index="0" bw="8" slack="8"/>
<pin id="3039" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_16_0129 "/>
</bind>
</comp>

<comp id="3043" class="1005" name="window_17_0130_reg_3043">
<pin_list>
<pin id="3044" dir="0" index="0" bw="8" slack="8"/>
<pin id="3045" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_17_0130 "/>
</bind>
</comp>

<comp id="3049" class="1005" name="window_24_0131_reg_3049">
<pin_list>
<pin id="3050" dir="0" index="0" bw="8" slack="8"/>
<pin id="3051" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_24_0131 "/>
</bind>
</comp>

<comp id="3055" class="1005" name="window_25_0132_reg_3055">
<pin_list>
<pin id="3056" dir="0" index="0" bw="8" slack="8"/>
<pin id="3057" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_25_0132 "/>
</bind>
</comp>

<comp id="3061" class="1005" name="window_26_0133_reg_3061">
<pin_list>
<pin id="3062" dir="0" index="0" bw="8" slack="8"/>
<pin id="3063" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_26_0133 "/>
</bind>
</comp>

<comp id="3067" class="1005" name="channels_read_reg_3067">
<pin_list>
<pin id="3068" dir="0" index="0" bw="32" slack="2"/>
<pin id="3069" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="channels_read "/>
</bind>
</comp>

<comp id="3086" class="1005" name="height_read_reg_3086">
<pin_list>
<pin id="3087" dir="0" index="0" bw="32" slack="4"/>
<pin id="3088" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="3092" class="1005" name="width_read_reg_3092">
<pin_list>
<pin id="3093" dir="0" index="0" bw="32" slack="4"/>
<pin id="3094" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="3101" class="1005" name="filter_divisor_read_reg_3101">
<pin_list>
<pin id="3102" dir="0" index="0" bw="32" slack="14"/>
<pin id="3103" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="filter_divisor_read "/>
</bind>
</comp>

<comp id="3106" class="1005" name="output_image_read_reg_3106">
<pin_list>
<pin id="3107" dir="0" index="0" bw="64" slack="16"/>
<pin id="3108" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="output_image_read "/>
</bind>
</comp>

<comp id="3114" class="1005" name="input_image_read_reg_3114">
<pin_list>
<pin id="3115" dir="0" index="0" bw="64" slack="11"/>
<pin id="3116" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="input_image_read "/>
</bind>
</comp>

<comp id="3121" class="1005" name="empty_49_reg_3121">
<pin_list>
<pin id="3122" dir="0" index="0" bw="31" slack="1"/>
<pin id="3123" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_49 "/>
</bind>
</comp>

<comp id="3128" class="1005" name="next_output_axie4_data_1_loc_reg_3128">
<pin_list>
<pin id="3129" dir="0" index="0" bw="128" slack="45"/>
<pin id="3130" dir="1" index="1" bw="128" slack="45"/>
</pin_list>
<bind>
<opset="next_output_axie4_data_1_loc "/>
</bind>
</comp>

<comp id="3134" class="1005" name="output_axie4_data_2_loc_reg_3134">
<pin_list>
<pin id="3135" dir="0" index="0" bw="128" slack="27"/>
<pin id="3136" dir="1" index="1" bw="128" slack="27"/>
</pin_list>
<bind>
<opset="output_axie4_data_2_loc "/>
</bind>
</comp>

<comp id="3140" class="1005" name="next_axie4_data_1_loc_reg_3140">
<pin_list>
<pin id="3141" dir="0" index="0" bw="128" slack="45"/>
<pin id="3142" dir="1" index="1" bw="128" slack="45"/>
</pin_list>
<bind>
<opset="next_axie4_data_1_loc "/>
</bind>
</comp>

<comp id="3146" class="1005" name="axie4_data_3_loc_reg_3146">
<pin_list>
<pin id="3147" dir="0" index="0" bw="128" slack="27"/>
<pin id="3148" dir="1" index="1" bw="128" slack="27"/>
</pin_list>
<bind>
<opset="axie4_data_3_loc "/>
</bind>
</comp>

<comp id="3152" class="1005" name="output_pixel_loc_reg_3152">
<pin_list>
<pin id="3153" dir="0" index="0" bw="8" slack="14"/>
<pin id="3154" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opset="output_pixel_loc "/>
</bind>
</comp>

<comp id="3158" class="1005" name="output_pixel_1_loc_reg_3158">
<pin_list>
<pin id="3159" dir="0" index="0" bw="8" slack="14"/>
<pin id="3160" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opset="output_pixel_1_loc "/>
</bind>
</comp>

<comp id="3164" class="1005" name="output_pixel_2_loc_reg_3164">
<pin_list>
<pin id="3165" dir="0" index="0" bw="8" slack="14"/>
<pin id="3166" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opset="output_pixel_2_loc "/>
</bind>
</comp>

<comp id="3170" class="1005" name="window_37_loc_reg_3170">
<pin_list>
<pin id="3171" dir="0" index="0" bw="8" slack="12"/>
<pin id="3172" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="window_37_loc "/>
</bind>
</comp>

<comp id="3176" class="1005" name="window_38_loc_reg_3176">
<pin_list>
<pin id="3177" dir="0" index="0" bw="8" slack="12"/>
<pin id="3178" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="window_38_loc "/>
</bind>
</comp>

<comp id="3182" class="1005" name="window_39_loc_reg_3182">
<pin_list>
<pin id="3183" dir="0" index="0" bw="8" slack="12"/>
<pin id="3184" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="window_39_loc "/>
</bind>
</comp>

<comp id="3188" class="1005" name="mux_case_014216_loc_reg_3188">
<pin_list>
<pin id="3189" dir="0" index="0" bw="32" slack="2"/>
<pin id="3190" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mux_case_014216_loc "/>
</bind>
</comp>

<comp id="3194" class="1005" name="mux_case_116225_loc_reg_3194">
<pin_list>
<pin id="3195" dir="0" index="0" bw="32" slack="2"/>
<pin id="3196" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mux_case_116225_loc "/>
</bind>
</comp>

<comp id="3200" class="1005" name="mux_case_218234_loc_reg_3200">
<pin_list>
<pin id="3201" dir="0" index="0" bw="32" slack="2"/>
<pin id="3202" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mux_case_218234_loc "/>
</bind>
</comp>

<comp id="3206" class="1005" name="mux_case_032243_loc_reg_3206">
<pin_list>
<pin id="3207" dir="0" index="0" bw="32" slack="2"/>
<pin id="3208" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mux_case_032243_loc "/>
</bind>
</comp>

<comp id="3212" class="1005" name="mux_case_134252_loc_reg_3212">
<pin_list>
<pin id="3213" dir="0" index="0" bw="32" slack="2"/>
<pin id="3214" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mux_case_134252_loc "/>
</bind>
</comp>

<comp id="3218" class="1005" name="mux_case_236261_loc_reg_3218">
<pin_list>
<pin id="3219" dir="0" index="0" bw="32" slack="2"/>
<pin id="3220" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mux_case_236261_loc "/>
</bind>
</comp>

<comp id="3224" class="1005" name="mux_case_097270_loc_reg_3224">
<pin_list>
<pin id="3225" dir="0" index="0" bw="32" slack="2"/>
<pin id="3226" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mux_case_097270_loc "/>
</bind>
</comp>

<comp id="3230" class="1005" name="mux_case_199279_loc_reg_3230">
<pin_list>
<pin id="3231" dir="0" index="0" bw="32" slack="2"/>
<pin id="3232" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mux_case_199279_loc "/>
</bind>
</comp>

<comp id="3236" class="1005" name="mux_case_2101288_loc_reg_3236">
<pin_list>
<pin id="3237" dir="0" index="0" bw="32" slack="2"/>
<pin id="3238" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mux_case_2101288_loc "/>
</bind>
</comp>

<comp id="3242" class="1005" name="window_reg_3242">
<pin_list>
<pin id="3243" dir="0" index="0" bw="8" slack="8"/>
<pin id="3244" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window "/>
</bind>
</comp>

<comp id="3248" class="1005" name="window_1_reg_3248">
<pin_list>
<pin id="3249" dir="0" index="0" bw="8" slack="8"/>
<pin id="3250" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_1 "/>
</bind>
</comp>

<comp id="3254" class="1005" name="window_2_reg_3254">
<pin_list>
<pin id="3255" dir="0" index="0" bw="8" slack="8"/>
<pin id="3256" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_2 "/>
</bind>
</comp>

<comp id="3260" class="1005" name="window_3_reg_3260">
<pin_list>
<pin id="3261" dir="0" index="0" bw="8" slack="8"/>
<pin id="3262" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_3 "/>
</bind>
</comp>

<comp id="3266" class="1005" name="window_4_reg_3266">
<pin_list>
<pin id="3267" dir="0" index="0" bw="8" slack="8"/>
<pin id="3268" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_4 "/>
</bind>
</comp>

<comp id="3272" class="1005" name="window_5_reg_3272">
<pin_list>
<pin id="3273" dir="0" index="0" bw="8" slack="8"/>
<pin id="3274" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_5 "/>
</bind>
</comp>

<comp id="3278" class="1005" name="window_6_reg_3278">
<pin_list>
<pin id="3279" dir="0" index="0" bw="8" slack="8"/>
<pin id="3280" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_6 "/>
</bind>
</comp>

<comp id="3284" class="1005" name="window_7_reg_3284">
<pin_list>
<pin id="3285" dir="0" index="0" bw="8" slack="8"/>
<pin id="3286" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_7 "/>
</bind>
</comp>

<comp id="3290" class="1005" name="window_8_reg_3290">
<pin_list>
<pin id="3291" dir="0" index="0" bw="8" slack="8"/>
<pin id="3292" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_8 "/>
</bind>
</comp>

<comp id="3296" class="1005" name="window_9_reg_3296">
<pin_list>
<pin id="3297" dir="0" index="0" bw="8" slack="8"/>
<pin id="3298" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_9 "/>
</bind>
</comp>

<comp id="3303" class="1005" name="window_10_reg_3303">
<pin_list>
<pin id="3304" dir="0" index="0" bw="8" slack="8"/>
<pin id="3305" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_10 "/>
</bind>
</comp>

<comp id="3310" class="1005" name="window_11_reg_3310">
<pin_list>
<pin id="3311" dir="0" index="0" bw="8" slack="8"/>
<pin id="3312" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_11 "/>
</bind>
</comp>

<comp id="3317" class="1005" name="window_12_reg_3317">
<pin_list>
<pin id="3318" dir="0" index="0" bw="8" slack="8"/>
<pin id="3319" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_12 "/>
</bind>
</comp>

<comp id="3323" class="1005" name="window_13_reg_3323">
<pin_list>
<pin id="3324" dir="0" index="0" bw="8" slack="8"/>
<pin id="3325" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_13 "/>
</bind>
</comp>

<comp id="3329" class="1005" name="window_14_reg_3329">
<pin_list>
<pin id="3330" dir="0" index="0" bw="8" slack="8"/>
<pin id="3331" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_14 "/>
</bind>
</comp>

<comp id="3335" class="1005" name="window_15_reg_3335">
<pin_list>
<pin id="3336" dir="0" index="0" bw="8" slack="8"/>
<pin id="3337" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_15 "/>
</bind>
</comp>

<comp id="3341" class="1005" name="window_16_reg_3341">
<pin_list>
<pin id="3342" dir="0" index="0" bw="8" slack="8"/>
<pin id="3343" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_16 "/>
</bind>
</comp>

<comp id="3347" class="1005" name="window_17_reg_3347">
<pin_list>
<pin id="3348" dir="0" index="0" bw="8" slack="8"/>
<pin id="3349" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_17 "/>
</bind>
</comp>

<comp id="3353" class="1005" name="cmp2538_reg_3353">
<pin_list>
<pin id="3354" dir="0" index="0" bw="1" slack="2"/>
<pin id="3355" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp2538 "/>
</bind>
</comp>

<comp id="3359" class="1005" name="empty_50_reg_3359">
<pin_list>
<pin id="3360" dir="0" index="0" bw="1" slack="1"/>
<pin id="3361" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_50 "/>
</bind>
</comp>

<comp id="3364" class="1005" name="smax26_reg_3364">
<pin_list>
<pin id="3365" dir="0" index="0" bw="31" slack="1"/>
<pin id="3366" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax26 "/>
</bind>
</comp>

<comp id="3370" class="1005" name="mul_ln58_reg_3370">
<pin_list>
<pin id="3371" dir="0" index="0" bw="62" slack="1"/>
<pin id="3372" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln58 "/>
</bind>
</comp>

<comp id="3377" class="1005" name="sub_ln58_reg_3377">
<pin_list>
<pin id="3378" dir="0" index="0" bw="64" slack="1"/>
<pin id="3379" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln58 "/>
</bind>
</comp>

<comp id="3409" class="1005" name="sext_ln75_1_reg_3409">
<pin_list>
<pin id="3410" dir="0" index="0" bw="33" slack="5"/>
<pin id="3411" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln75_1 "/>
</bind>
</comp>

<comp id="3415" class="1005" name="sub_reg_3415">
<pin_list>
<pin id="3416" dir="0" index="0" bw="32" slack="1"/>
<pin id="3417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="3420" class="1005" name="sub192_reg_3420">
<pin_list>
<pin id="3421" dir="0" index="0" bw="32" slack="5"/>
<pin id="3422" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sub192 "/>
</bind>
</comp>

<comp id="3425" class="1005" name="sub_ln85_reg_3425">
<pin_list>
<pin id="3426" dir="0" index="0" bw="32" slack="22"/>
<pin id="3427" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="sub_ln85 "/>
</bind>
</comp>

<comp id="3430" class="1005" name="trunc_ln85_reg_3430">
<pin_list>
<pin id="3431" dir="0" index="0" bw="5" slack="22"/>
<pin id="3432" dir="1" index="1" bw="5" slack="22"/>
</pin_list>
<bind>
<opset="trunc_ln85 "/>
</bind>
</comp>

<comp id="3435" class="1005" name="sub_ln85_1_reg_3435">
<pin_list>
<pin id="3436" dir="0" index="0" bw="33" slack="22"/>
<pin id="3437" dir="1" index="1" bw="33" slack="22"/>
</pin_list>
<bind>
<opset="sub_ln85_1 "/>
</bind>
</comp>

<comp id="3440" class="1005" name="trunc_ln85_1_reg_3440">
<pin_list>
<pin id="3441" dir="0" index="0" bw="5" slack="22"/>
<pin id="3442" dir="1" index="1" bw="5" slack="22"/>
</pin_list>
<bind>
<opset="trunc_ln85_1 "/>
</bind>
</comp>

<comp id="3445" class="1005" name="sext_ln85_reg_3445">
<pin_list>
<pin id="3446" dir="0" index="0" bw="64" slack="5"/>
<pin id="3447" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln85 "/>
</bind>
</comp>

<comp id="3450" class="1005" name="sext_ln85_1_reg_3450">
<pin_list>
<pin id="3451" dir="0" index="0" bw="63" slack="5"/>
<pin id="3452" dir="1" index="1" bw="63" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln85_1 "/>
</bind>
</comp>

<comp id="3455" class="1005" name="sext_ln85_2_reg_3455">
<pin_list>
<pin id="3456" dir="0" index="0" bw="64" slack="6"/>
<pin id="3457" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="sext_ln85_2 "/>
</bind>
</comp>

<comp id="3461" class="1005" name="bound67_reg_3461">
<pin_list>
<pin id="3462" dir="0" index="0" bw="63" slack="3"/>
<pin id="3463" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opset="bound67 "/>
</bind>
</comp>

<comp id="3466" class="1005" name="tmp_s_reg_3466">
<pin_list>
<pin id="3467" dir="0" index="0" bw="64" slack="3"/>
<pin id="3468" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="3471" class="1005" name="sub_ln85_3_cast_reg_3471">
<pin_list>
<pin id="3472" dir="0" index="0" bw="64" slack="6"/>
<pin id="3473" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="sub_ln85_3_cast "/>
</bind>
</comp>

<comp id="3477" class="1005" name="phi_mul_load_reg_3477">
<pin_list>
<pin id="3478" dir="0" index="0" bw="32" slack="4"/>
<pin id="3479" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="phi_mul_load "/>
</bind>
</comp>

<comp id="3483" class="1005" name="add_ln85_1_reg_3483">
<pin_list>
<pin id="3484" dir="0" index="0" bw="32" slack="1"/>
<pin id="3485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln85_1 "/>
</bind>
</comp>

<comp id="3491" class="1005" name="add_ln85_reg_3491">
<pin_list>
<pin id="3492" dir="0" index="0" bw="31" slack="1"/>
<pin id="3493" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln85 "/>
</bind>
</comp>

<comp id="3496" class="1005" name="cmp155_reg_3496">
<pin_list>
<pin id="3497" dir="0" index="0" bw="1" slack="15"/>
<pin id="3498" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="cmp155 "/>
</bind>
</comp>

<comp id="3501" class="1005" name="and_ln155_reg_3501">
<pin_list>
<pin id="3502" dir="0" index="0" bw="1" slack="9"/>
<pin id="3503" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="and_ln155 "/>
</bind>
</comp>

<comp id="3506" class="1005" name="zext_ln87_1_reg_3506">
<pin_list>
<pin id="3507" dir="0" index="0" bw="32" slack="3"/>
<pin id="3508" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln87_1 "/>
</bind>
</comp>

<comp id="3515" class="1005" name="indvars_iv_next122_reg_3515">
<pin_list>
<pin id="3516" dir="0" index="0" bw="31" slack="0"/>
<pin id="3517" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv_next122 "/>
</bind>
</comp>

<comp id="3521" class="1005" name="zext_ln87_reg_3521">
<pin_list>
<pin id="3522" dir="0" index="0" bw="64" slack="5"/>
<pin id="3523" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln87 "/>
</bind>
</comp>

<comp id="3531" class="1005" name="add_ln89_1_reg_3531">
<pin_list>
<pin id="3532" dir="0" index="0" bw="3" slack="0"/>
<pin id="3533" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln89_1 "/>
</bind>
</comp>

<comp id="3536" class="1005" name="and_ln89_reg_3536">
<pin_list>
<pin id="3537" dir="0" index="0" bw="1" slack="1"/>
<pin id="3538" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln89 "/>
</bind>
</comp>

<comp id="3543" class="1005" name="select_ln89_1_reg_3543">
<pin_list>
<pin id="3544" dir="0" index="0" bw="2" slack="0"/>
<pin id="3545" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln89_1 "/>
</bind>
</comp>

<comp id="3549" class="1005" name="indvars_iv_next62_reg_3549">
<pin_list>
<pin id="3550" dir="0" index="0" bw="2" slack="0"/>
<pin id="3551" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv_next62 "/>
</bind>
</comp>

<comp id="3554" class="1005" name="cond292_reg_3554">
<pin_list>
<pin id="3555" dir="0" index="0" bw="1" slack="1"/>
<pin id="3556" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond292 "/>
</bind>
</comp>

<comp id="3558" class="1005" name="icmp_ln99_reg_3558">
<pin_list>
<pin id="3559" dir="0" index="0" bw="1" slack="1"/>
<pin id="3560" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln99 "/>
</bind>
</comp>

<comp id="3565" class="1005" name="add_ln91_reg_3565">
<pin_list>
<pin id="3566" dir="0" index="0" bw="2" slack="0"/>
<pin id="3567" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="3570" class="1005" name="sext_ln114_reg_3570">
<pin_list>
<pin id="3571" dir="0" index="0" bw="33" slack="1"/>
<pin id="3572" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln114 "/>
</bind>
</comp>

<comp id="3578" class="1005" name="trunc_ln114_reg_3578">
<pin_list>
<pin id="3579" dir="0" index="0" bw="31" slack="11"/>
<pin id="3580" dir="1" index="1" bw="31" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln114 "/>
</bind>
</comp>

<comp id="3583" class="1005" name="select_ln114_reg_3583">
<pin_list>
<pin id="3584" dir="0" index="0" bw="31" slack="1"/>
<pin id="3585" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln114 "/>
</bind>
</comp>

<comp id="3588" class="1005" name="sub_ln114_reg_3588">
<pin_list>
<pin id="3589" dir="0" index="0" bw="64" slack="1"/>
<pin id="3590" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln114 "/>
</bind>
</comp>

<comp id="3596" class="1005" name="add_ln115_reg_3596">
<pin_list>
<pin id="3597" dir="0" index="0" bw="32" slack="1"/>
<pin id="3598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln115 "/>
</bind>
</comp>

<comp id="3601" class="1005" name="add_ln119_reg_3601">
<pin_list>
<pin id="3602" dir="0" index="0" bw="32" slack="1"/>
<pin id="3603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln119 "/>
</bind>
</comp>

<comp id="3607" class="1005" name="add_ln114_reg_3607">
<pin_list>
<pin id="3608" dir="0" index="0" bw="32" slack="0"/>
<pin id="3609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln114 "/>
</bind>
</comp>

<comp id="3612" class="1005" name="add_ln114_1_reg_3612">
<pin_list>
<pin id="3613" dir="0" index="0" bw="64" slack="0"/>
<pin id="3614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln114_1 "/>
</bind>
</comp>

<comp id="3617" class="1005" name="add_ln114_2_reg_3617">
<pin_list>
<pin id="3618" dir="0" index="0" bw="63" slack="0"/>
<pin id="3619" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="add_ln114_2 "/>
</bind>
</comp>

<comp id="3622" class="1005" name="add_ln114_3_reg_3622">
<pin_list>
<pin id="3623" dir="0" index="0" bw="32" slack="0"/>
<pin id="3624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln114_3 "/>
</bind>
</comp>

<comp id="3627" class="1005" name="add_ln114_4_reg_3627">
<pin_list>
<pin id="3628" dir="0" index="0" bw="32" slack="0"/>
<pin id="3629" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln114_4 "/>
</bind>
</comp>

<comp id="3632" class="1005" name="cmp193_reg_3632">
<pin_list>
<pin id="3633" dir="0" index="0" bw="1" slack="3"/>
<pin id="3634" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp193 "/>
</bind>
</comp>

<comp id="3638" class="1005" name="line_buffer_addr_reg_3638">
<pin_list>
<pin id="3639" dir="0" index="0" bw="11" slack="1"/>
<pin id="3640" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr "/>
</bind>
</comp>

<comp id="3643" class="1005" name="line_buffer_1_addr_reg_3643">
<pin_list>
<pin id="3644" dir="0" index="0" bw="11" slack="1"/>
<pin id="3645" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_1_addr "/>
</bind>
</comp>

<comp id="3648" class="1005" name="line_buffer_2_addr_reg_3648">
<pin_list>
<pin id="3649" dir="0" index="0" bw="11" slack="1"/>
<pin id="3650" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_2_addr "/>
</bind>
</comp>

<comp id="3653" class="1005" name="line_buffer_3_addr_reg_3653">
<pin_list>
<pin id="3654" dir="0" index="0" bw="11" slack="1"/>
<pin id="3655" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_3_addr "/>
</bind>
</comp>

<comp id="3658" class="1005" name="line_buffer_4_addr_reg_3658">
<pin_list>
<pin id="3659" dir="0" index="0" bw="11" slack="1"/>
<pin id="3660" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_4_addr "/>
</bind>
</comp>

<comp id="3663" class="1005" name="line_buffer_5_addr_reg_3663">
<pin_list>
<pin id="3664" dir="0" index="0" bw="11" slack="1"/>
<pin id="3665" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_5_addr "/>
</bind>
</comp>

<comp id="3668" class="1005" name="line_buffer_6_addr_reg_3668">
<pin_list>
<pin id="3669" dir="0" index="0" bw="11" slack="1"/>
<pin id="3670" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_6_addr "/>
</bind>
</comp>

<comp id="3673" class="1005" name="line_buffer_7_addr_reg_3673">
<pin_list>
<pin id="3674" dir="0" index="0" bw="11" slack="1"/>
<pin id="3675" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_7_addr "/>
</bind>
</comp>

<comp id="3678" class="1005" name="line_buffer_8_addr_reg_3678">
<pin_list>
<pin id="3679" dir="0" index="0" bw="11" slack="1"/>
<pin id="3680" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_8_addr "/>
</bind>
</comp>

<comp id="3683" class="1005" name="xor_ln114_reg_3683">
<pin_list>
<pin id="3684" dir="0" index="0" bw="64" slack="10"/>
<pin id="3685" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="xor_ln114 "/>
</bind>
</comp>

<comp id="3688" class="1005" name="sub_ln119_reg_3688">
<pin_list>
<pin id="3689" dir="0" index="0" bw="33" slack="7"/>
<pin id="3690" dir="1" index="1" bw="33" slack="7"/>
</pin_list>
<bind>
<opset="sub_ln119 "/>
</bind>
</comp>

<comp id="3693" class="1005" name="xor_ln119_reg_3693">
<pin_list>
<pin id="3694" dir="0" index="0" bw="64" slack="7"/>
<pin id="3695" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln119 "/>
</bind>
</comp>

<comp id="3698" class="1005" name="trunc_ln3_reg_3698">
<pin_list>
<pin id="3699" dir="0" index="0" bw="60" slack="1"/>
<pin id="3700" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="3703" class="1005" name="gmem0_addr_reg_3703">
<pin_list>
<pin id="3704" dir="0" index="0" bw="128" slack="1"/>
<pin id="3705" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="3709" class="1005" name="zext_ln114_4_reg_3709">
<pin_list>
<pin id="3710" dir="0" index="0" bw="128" slack="1"/>
<pin id="3711" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln114_4 "/>
</bind>
</comp>

<comp id="3714" class="1005" name="zext_ln114_5_reg_3714">
<pin_list>
<pin id="3715" dir="0" index="0" bw="128" slack="1"/>
<pin id="3716" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln114_5 "/>
</bind>
</comp>

<comp id="3719" class="1005" name="mul_ln114_reg_3719">
<pin_list>
<pin id="3720" dir="0" index="0" bw="128" slack="1"/>
<pin id="3721" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln114 "/>
</bind>
</comp>

<comp id="3724" class="1005" name="axie4_data_reg_3724">
<pin_list>
<pin id="3725" dir="0" index="0" bw="128" slack="1"/>
<pin id="3726" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="axie4_data "/>
</bind>
</comp>

<comp id="3729" class="1005" name="line_buffer_load_reg_3729">
<pin_list>
<pin id="3730" dir="0" index="0" bw="8" slack="2"/>
<pin id="3731" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_load "/>
</bind>
</comp>

<comp id="3734" class="1005" name="line_buffer_1_load_reg_3734">
<pin_list>
<pin id="3735" dir="0" index="0" bw="8" slack="2"/>
<pin id="3736" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_1_load "/>
</bind>
</comp>

<comp id="3739" class="1005" name="line_buffer_2_load_reg_3739">
<pin_list>
<pin id="3740" dir="0" index="0" bw="8" slack="2"/>
<pin id="3741" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_2_load "/>
</bind>
</comp>

<comp id="3744" class="1005" name="line_buffer_6_load_reg_3744">
<pin_list>
<pin id="3745" dir="0" index="0" bw="8" slack="2"/>
<pin id="3746" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_6_load "/>
</bind>
</comp>

<comp id="3749" class="1005" name="line_buffer_7_load_reg_3749">
<pin_list>
<pin id="3750" dir="0" index="0" bw="8" slack="2"/>
<pin id="3751" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_7_load "/>
</bind>
</comp>

<comp id="3754" class="1005" name="line_buffer_8_load_reg_3754">
<pin_list>
<pin id="3755" dir="0" index="0" bw="8" slack="2"/>
<pin id="3756" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_8_load "/>
</bind>
</comp>

<comp id="3762" class="1005" name="add_ln135_reg_3762">
<pin_list>
<pin id="3763" dir="0" index="0" bw="2" slack="0"/>
<pin id="3764" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln135 "/>
</bind>
</comp>

<comp id="3767" class="1005" name="sel_tmp_reg_3767">
<pin_list>
<pin id="3768" dir="0" index="0" bw="1" slack="1"/>
<pin id="3769" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="3773" class="1005" name="sel_tmp1_reg_3773">
<pin_list>
<pin id="3774" dir="0" index="0" bw="1" slack="1"/>
<pin id="3775" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp1 "/>
</bind>
</comp>

<comp id="3780" class="1005" name="tmp60_reg_3780">
<pin_list>
<pin id="3781" dir="0" index="0" bw="1" slack="1"/>
<pin id="3782" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp60 "/>
</bind>
</comp>

<comp id="3785" class="1005" name="sel_tmp13_reg_3785">
<pin_list>
<pin id="3786" dir="0" index="0" bw="1" slack="1"/>
<pin id="3787" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp13 "/>
</bind>
</comp>

<comp id="3791" class="1005" name="line_buffer_3_addr_2_reg_3791">
<pin_list>
<pin id="3792" dir="0" index="0" bw="11" slack="1"/>
<pin id="3793" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_3_addr_2 "/>
</bind>
</comp>

<comp id="3796" class="1005" name="line_buffer_4_addr_2_reg_3796">
<pin_list>
<pin id="3797" dir="0" index="0" bw="11" slack="1"/>
<pin id="3798" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_4_addr_2 "/>
</bind>
</comp>

<comp id="3801" class="1005" name="line_buffer_5_addr_2_reg_3801">
<pin_list>
<pin id="3802" dir="0" index="0" bw="11" slack="1"/>
<pin id="3803" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_5_addr_2 "/>
</bind>
</comp>

<comp id="3809" class="1005" name="add_ln136_reg_3809">
<pin_list>
<pin id="3810" dir="0" index="0" bw="31" slack="0"/>
<pin id="3811" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln136 "/>
</bind>
</comp>

<comp id="3814" class="1005" name="and_ln155_1_reg_3814">
<pin_list>
<pin id="3815" dir="0" index="0" bw="1" slack="39"/>
<pin id="3816" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln155_1 "/>
</bind>
</comp>

<comp id="3818" class="1005" name="window_6_0125_load_1_reg_3818">
<pin_list>
<pin id="3819" dir="0" index="0" bw="8" slack="1"/>
<pin id="3820" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_6_0125_load_1 "/>
</bind>
</comp>

<comp id="3823" class="1005" name="window_7_0126_load_1_reg_3823">
<pin_list>
<pin id="3824" dir="0" index="0" bw="8" slack="1"/>
<pin id="3825" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_7_0126_load_1 "/>
</bind>
</comp>

<comp id="3828" class="1005" name="window_8_0127_load_1_reg_3828">
<pin_list>
<pin id="3829" dir="0" index="0" bw="8" slack="1"/>
<pin id="3830" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_8_0127_load_1 "/>
</bind>
</comp>

<comp id="3833" class="1005" name="window_15_0128_load_1_reg_3833">
<pin_list>
<pin id="3834" dir="0" index="0" bw="8" slack="1"/>
<pin id="3835" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_15_0128_load_1 "/>
</bind>
</comp>

<comp id="3838" class="1005" name="window_16_0129_load_1_reg_3838">
<pin_list>
<pin id="3839" dir="0" index="0" bw="8" slack="1"/>
<pin id="3840" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_16_0129_load_1 "/>
</bind>
</comp>

<comp id="3843" class="1005" name="window_17_0130_load_1_reg_3843">
<pin_list>
<pin id="3844" dir="0" index="0" bw="8" slack="1"/>
<pin id="3845" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_17_0130_load_1 "/>
</bind>
</comp>

<comp id="3848" class="1005" name="window_24_0131_load_1_reg_3848">
<pin_list>
<pin id="3849" dir="0" index="0" bw="8" slack="1"/>
<pin id="3850" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_24_0131_load_1 "/>
</bind>
</comp>

<comp id="3853" class="1005" name="window_25_0132_load_1_reg_3853">
<pin_list>
<pin id="3854" dir="0" index="0" bw="8" slack="1"/>
<pin id="3855" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_25_0132_load_1 "/>
</bind>
</comp>

<comp id="3858" class="1005" name="window_26_0133_load_1_reg_3858">
<pin_list>
<pin id="3859" dir="0" index="0" bw="8" slack="1"/>
<pin id="3860" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_26_0133_load_1 "/>
</bind>
</comp>

<comp id="3890" class="1005" name="window_3_load_1_reg_3890">
<pin_list>
<pin id="3891" dir="0" index="0" bw="8" slack="1"/>
<pin id="3892" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_3_load_1 "/>
</bind>
</comp>

<comp id="3895" class="1005" name="window_4_load_1_reg_3895">
<pin_list>
<pin id="3896" dir="0" index="0" bw="8" slack="1"/>
<pin id="3897" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_4_load_1 "/>
</bind>
</comp>

<comp id="3900" class="1005" name="window_5_load_1_reg_3900">
<pin_list>
<pin id="3901" dir="0" index="0" bw="8" slack="1"/>
<pin id="3902" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_5_load_1 "/>
</bind>
</comp>

<comp id="3905" class="1005" name="window_15_load_1_reg_3905">
<pin_list>
<pin id="3906" dir="0" index="0" bw="8" slack="1"/>
<pin id="3907" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_15_load_1 "/>
</bind>
</comp>

<comp id="3910" class="1005" name="window_16_load_1_reg_3910">
<pin_list>
<pin id="3911" dir="0" index="0" bw="8" slack="1"/>
<pin id="3912" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_16_load_1 "/>
</bind>
</comp>

<comp id="3915" class="1005" name="window_17_load_1_reg_3915">
<pin_list>
<pin id="3916" dir="0" index="0" bw="8" slack="1"/>
<pin id="3917" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_17_load_1 "/>
</bind>
</comp>

<comp id="3920" class="1005" name="tmp_19_reg_3920">
<pin_list>
<pin id="3921" dir="0" index="0" bw="1" slack="1"/>
<pin id="3922" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="3926" class="1005" name="trunc_ln217_reg_3926">
<pin_list>
<pin id="3927" dir="0" index="0" bw="4" slack="1"/>
<pin id="3928" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln217 "/>
</bind>
</comp>

<comp id="3931" class="1005" name="axie4_idx_reg_3931">
<pin_list>
<pin id="3932" dir="0" index="0" bw="28" slack="10"/>
<pin id="3933" dir="1" index="1" bw="28" slack="10"/>
</pin_list>
<bind>
<opset="axie4_idx "/>
</bind>
</comp>

<comp id="3936" class="1005" name="byte_offset_reg_3936">
<pin_list>
<pin id="3937" dir="0" index="0" bw="5" slack="10"/>
<pin id="3938" dir="1" index="1" bw="5" slack="10"/>
</pin_list>
<bind>
<opset="byte_offset "/>
</bind>
</comp>

<comp id="3943" class="1005" name="trunc_ln9_reg_3943">
<pin_list>
<pin id="3944" dir="0" index="0" bw="60" slack="1"/>
<pin id="3945" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="3948" class="1005" name="trunc_ln1_reg_3948">
<pin_list>
<pin id="3949" dir="0" index="0" bw="60" slack="1"/>
<pin id="3950" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="3953" class="1005" name="gmem0_addr_1_reg_3953">
<pin_list>
<pin id="3954" dir="0" index="0" bw="128" slack="1"/>
<pin id="3955" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_1 "/>
</bind>
</comp>

<comp id="3959" class="1005" name="gmem1_addr_reg_3959">
<pin_list>
<pin id="3960" dir="0" index="0" bw="128" slack="1"/>
<pin id="3961" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="3966" class="1005" name="input_axie4_data_reg_3966">
<pin_list>
<pin id="3967" dir="0" index="0" bw="128" slack="2"/>
<pin id="3968" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="input_axie4_data "/>
</bind>
</comp>

<comp id="3971" class="1005" name="output_axie4_data_reg_3971">
<pin_list>
<pin id="3972" dir="0" index="0" bw="128" slack="2"/>
<pin id="3973" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="output_axie4_data "/>
</bind>
</comp>

<comp id="3977" class="1005" name="sext_ln216_reg_3977">
<pin_list>
<pin id="3978" dir="0" index="0" bw="29" slack="9"/>
<pin id="3979" dir="1" index="1" bw="29" slack="9"/>
</pin_list>
<bind>
<opset="sext_ln216 "/>
</bind>
</comp>

<comp id="3982" class="1005" name="sext_ln217_reg_3982">
<pin_list>
<pin id="3983" dir="0" index="0" bw="32" slack="3"/>
<pin id="3984" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln217 "/>
</bind>
</comp>

<comp id="3987" class="1005" name="sub_ln222_reg_3987">
<pin_list>
<pin id="3988" dir="0" index="0" bw="5" slack="1"/>
<pin id="3989" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln222 "/>
</bind>
</comp>

<comp id="3995" class="1005" name="trunc_ln232_reg_3995">
<pin_list>
<pin id="3996" dir="0" index="0" bw="31" slack="16"/>
<pin id="3997" dir="1" index="1" bw="31" slack="16"/>
</pin_list>
<bind>
<opset="trunc_ln232 "/>
</bind>
</comp>

<comp id="4000" class="1005" name="icmp_ln232_reg_4000">
<pin_list>
<pin id="4001" dir="0" index="0" bw="1" slack="6"/>
<pin id="4002" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln232 "/>
</bind>
</comp>

<comp id="4004" class="1005" name="trunc_ln4_reg_4004">
<pin_list>
<pin id="4005" dir="0" index="0" bw="60" slack="1"/>
<pin id="4006" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="4009" class="1005" name="trunc_ln5_reg_4009">
<pin_list>
<pin id="4010" dir="0" index="0" bw="60" slack="1"/>
<pin id="4011" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="4014" class="1005" name="gmem0_addr_2_reg_4014">
<pin_list>
<pin id="4015" dir="0" index="0" bw="128" slack="1"/>
<pin id="4016" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_2 "/>
</bind>
</comp>

<comp id="4020" class="1005" name="gmem1_addr_2_reg_4020">
<pin_list>
<pin id="4021" dir="0" index="0" bw="128" slack="1"/>
<pin id="4022" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_2 "/>
</bind>
</comp>

<comp id="4027" class="1005" name="next_input_axie4_data_reg_4027">
<pin_list>
<pin id="4028" dir="0" index="0" bw="128" slack="1"/>
<pin id="4029" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="next_input_axie4_data "/>
</bind>
</comp>

<comp id="4032" class="1005" name="next_output_axie4_data_reg_4032">
<pin_list>
<pin id="4033" dir="0" index="0" bw="128" slack="1"/>
<pin id="4034" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="next_output_axie4_data "/>
</bind>
</comp>

<comp id="4037" class="1005" name="remaining_channels_reg_4037">
<pin_list>
<pin id="4038" dir="0" index="0" bw="31" slack="1"/>
<pin id="4039" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="remaining_channels "/>
</bind>
</comp>

<comp id="4042" class="1005" name="tmp_16_reg_4042">
<pin_list>
<pin id="4043" dir="0" index="0" bw="1" slack="1"/>
<pin id="4044" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="4048" class="1005" name="trunc_ln183_reg_4048">
<pin_list>
<pin id="4049" dir="0" index="0" bw="4" slack="1"/>
<pin id="4050" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln183 "/>
</bind>
</comp>

<comp id="4053" class="1005" name="axie4_idx_1_reg_4053">
<pin_list>
<pin id="4054" dir="0" index="0" bw="28" slack="10"/>
<pin id="4055" dir="1" index="1" bw="28" slack="10"/>
</pin_list>
<bind>
<opset="axie4_idx_1 "/>
</bind>
</comp>

<comp id="4058" class="1005" name="byte_offset_1_reg_4058">
<pin_list>
<pin id="4059" dir="0" index="0" bw="5" slack="10"/>
<pin id="4060" dir="1" index="1" bw="5" slack="10"/>
</pin_list>
<bind>
<opset="byte_offset_1 "/>
</bind>
</comp>

<comp id="4066" class="1005" name="trunc_ln_reg_4066">
<pin_list>
<pin id="4067" dir="0" index="0" bw="60" slack="1"/>
<pin id="4068" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="4071" class="1005" name="gmem1_addr_1_reg_4071">
<pin_list>
<pin id="4072" dir="0" index="0" bw="128" slack="1"/>
<pin id="4073" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_1 "/>
</bind>
</comp>

<comp id="4078" class="1005" name="axie4_data_4_reg_4078">
<pin_list>
<pin id="4079" dir="0" index="0" bw="128" slack="2"/>
<pin id="4080" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="axie4_data_4 "/>
</bind>
</comp>

<comp id="4093" class="1005" name="sext_ln182_reg_4093">
<pin_list>
<pin id="4094" dir="0" index="0" bw="29" slack="9"/>
<pin id="4095" dir="1" index="1" bw="29" slack="9"/>
</pin_list>
<bind>
<opset="sext_ln182 "/>
</bind>
</comp>

<comp id="4098" class="1005" name="sext_ln183_reg_4098">
<pin_list>
<pin id="4099" dir="0" index="0" bw="32" slack="3"/>
<pin id="4100" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln183 "/>
</bind>
</comp>

<comp id="4103" class="1005" name="sub_ln188_reg_4103">
<pin_list>
<pin id="4104" dir="0" index="0" bw="5" slack="1"/>
<pin id="4105" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln188 "/>
</bind>
</comp>

<comp id="4111" class="1005" name="trunc_ln200_reg_4111">
<pin_list>
<pin id="4112" dir="0" index="0" bw="31" slack="16"/>
<pin id="4113" dir="1" index="1" bw="31" slack="16"/>
</pin_list>
<bind>
<opset="trunc_ln200 "/>
</bind>
</comp>

<comp id="4116" class="1005" name="icmp_ln200_reg_4116">
<pin_list>
<pin id="4117" dir="0" index="0" bw="1" slack="6"/>
<pin id="4118" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln200 "/>
</bind>
</comp>

<comp id="4120" class="1005" name="trunc_ln2_reg_4120">
<pin_list>
<pin id="4121" dir="0" index="0" bw="60" slack="1"/>
<pin id="4122" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="4125" class="1005" name="gmem1_addr_3_reg_4125">
<pin_list>
<pin id="4126" dir="0" index="0" bw="128" slack="1"/>
<pin id="4127" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_3 "/>
</bind>
</comp>

<comp id="4132" class="1005" name="next_axie4_data_reg_4132">
<pin_list>
<pin id="4133" dir="0" index="0" bw="128" slack="1"/>
<pin id="4134" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="next_axie4_data "/>
</bind>
</comp>

<comp id="4137" class="1005" name="remaining_channels_1_reg_4137">
<pin_list>
<pin id="4138" dir="0" index="0" bw="31" slack="1"/>
<pin id="4139" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="remaining_channels_1 "/>
</bind>
</comp>

<comp id="4142" class="1005" name="sub342_reg_4142">
<pin_list>
<pin id="4143" dir="0" index="0" bw="5" slack="1"/>
<pin id="4144" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub342 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="239"><net_src comp="18" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="18" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="18" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="18" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="18" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="18" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="26" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="26" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="26" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="26" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="26" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="26" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="26" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="26" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="26" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="26" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="26" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="26" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="26" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="26" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="26" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="26" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="26" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="26" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="26" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="26" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="26" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="26" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="26" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="26" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="26" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="26" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="26" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="26" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="26" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="26" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="26" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="26" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="26" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="26" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="26" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="26" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="26" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="26" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="26" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="26" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="20" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="16" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="20" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="14" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="20" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="12" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="22" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="10" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="24" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="6" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="24" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="4" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="174" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="26" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="176" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="174" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="26" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="174" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="26" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="176" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="176" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="214" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="543"><net_src comp="216" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="218" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="545"><net_src comp="220" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="551"><net_src comp="174" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="26" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="558"><net_src comp="174" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="26" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="564"><net_src comp="176" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="176" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="214" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="577"><net_src comp="216" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="218" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="579"><net_src comp="220" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="585"><net_src comp="174" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="26" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="591"><net_src comp="176" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="214" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="599"><net_src comp="216" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="218" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="601"><net_src comp="220" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="607"><net_src comp="174" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="26" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="613"><net_src comp="176" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="214" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="621"><net_src comp="216" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="218" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="623"><net_src comp="220" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="629"><net_src comp="160" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="160" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="160" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="647"><net_src comp="160" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="653"><net_src comp="160" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="160" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="160" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="671"><net_src comp="160" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="160" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="624" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="689"><net_src comp="630" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="695"><net_src comp="636" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="701"><net_src comp="642" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="707"><net_src comp="648" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="713"><net_src comp="654" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="719"><net_src comp="660" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="725"><net_src comp="666" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="731"><net_src comp="672" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="737"><net_src comp="160" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="743"><net_src comp="160" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="749"><net_src comp="160" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="750"><net_src comp="732" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="751"><net_src comp="738" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="752"><net_src comp="744" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="756"><net_src comp="30" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="763"><net_src comp="753" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="757" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="768"><net_src comp="120" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="775"><net_src comp="765" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="779"><net_src comp="36" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="786"><net_src comp="776" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="790"><net_src comp="36" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="797"><net_src comp="787" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="801"><net_src comp="36" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="808"><net_src comp="798" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="812"><net_src comp="28" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="819"><net_src comp="809" pin="1"/><net_sink comp="813" pin=2"/></net>

<net id="823"><net_src comp="148" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="830"><net_src comp="820" pin="1"/><net_sink comp="824" pin=2"/></net>

<net id="834"><net_src comp="28" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="841"><net_src comp="831" pin="1"/><net_sink comp="835" pin=2"/></net>

<net id="845"><net_src comp="150" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="852"><net_src comp="842" pin="1"/><net_sink comp="846" pin=2"/></net>

<net id="856"><net_src comp="152" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="863"><net_src comp="853" pin="1"/><net_sink comp="857" pin=2"/></net>

<net id="867"><net_src comp="36" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="874"><net_src comp="864" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="868" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="879"><net_src comp="30" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="886"><net_src comp="876" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="896"><net_src comp="890" pin="4"/><net_sink comp="537" pin=2"/></net>

<net id="906"><net_src comp="900" pin="4"/><net_sink comp="593" pin=2"/></net>

<net id="920"><net_src comp="32" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="921"><net_src comp="8" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="938"><net_src comp="38" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="954"><net_src comp="140" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="968"><net_src comp="178" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="969"><net_src comp="507" pin="2"/><net_sink comp="955" pin=10"/></net>

<net id="983"><net_src comp="204" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="984"><net_src comp="696" pin="3"/><net_sink comp="970" pin=5"/></net>

<net id="985"><net_src comp="702" pin="3"/><net_sink comp="970" pin=6"/></net>

<net id="986"><net_src comp="708" pin="3"/><net_sink comp="970" pin=7"/></net>

<net id="1031"><net_src comp="206" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="1040"><net_src comp="212" pin="0"/><net_sink comp="1032" pin=0"/></net>

<net id="1048"><net_src comp="228" pin="0"/><net_sink comp="1041" pin=0"/></net>

<net id="1059"><net_src comp="230" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1069"><net_src comp="234" pin="0"/><net_sink comp="1060" pin=0"/></net>

<net id="1089"><net_src comp="1086" pin="1"/><net_sink comp="987" pin=20"/></net>

<net id="1093"><net_src comp="1090" pin="1"/><net_sink comp="987" pin=21"/></net>

<net id="1097"><net_src comp="1094" pin="1"/><net_sink comp="987" pin=22"/></net>

<net id="1101"><net_src comp="1098" pin="1"/><net_sink comp="987" pin=23"/></net>

<net id="1105"><net_src comp="1102" pin="1"/><net_sink comp="987" pin=24"/></net>

<net id="1109"><net_src comp="1106" pin="1"/><net_sink comp="987" pin=25"/></net>

<net id="1113"><net_src comp="1110" pin="1"/><net_sink comp="987" pin=26"/></net>

<net id="1117"><net_src comp="1114" pin="1"/><net_sink comp="987" pin=27"/></net>

<net id="1121"><net_src comp="1118" pin="1"/><net_sink comp="987" pin=28"/></net>

<net id="1125"><net_src comp="1122" pin="1"/><net_sink comp="987" pin=11"/></net>

<net id="1129"><net_src comp="1126" pin="1"/><net_sink comp="987" pin=12"/></net>

<net id="1133"><net_src comp="1130" pin="1"/><net_sink comp="987" pin=13"/></net>

<net id="1137"><net_src comp="1134" pin="1"/><net_sink comp="970" pin=2"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="987" pin=14"/></net>

<net id="1142"><net_src comp="1139" pin="1"/><net_sink comp="970" pin=3"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="987" pin=15"/></net>

<net id="1147"><net_src comp="1144" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="987" pin=16"/></net>

<net id="1152"><net_src comp="1149" pin="1"/><net_sink comp="987" pin=17"/></net>

<net id="1156"><net_src comp="1153" pin="1"/><net_sink comp="987" pin=18"/></net>

<net id="1160"><net_src comp="1157" pin="1"/><net_sink comp="987" pin=19"/></net>

<net id="1170"><net_src comp="108" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1171"><net_src comp="1078" pin="2"/><net_sink comp="1165" pin=1"/></net>

<net id="1172"><net_src comp="110" pin="0"/><net_sink comp="1165" pin=2"/></net>

<net id="1179"><net_src comp="162" pin="0"/><net_sink comp="1173" pin=0"/></net>

<net id="1180"><net_src comp="1078" pin="2"/><net_sink comp="1173" pin=1"/></net>

<net id="1181"><net_src comp="164" pin="0"/><net_sink comp="1173" pin=2"/></net>

<net id="1182"><net_src comp="110" pin="0"/><net_sink comp="1173" pin=3"/></net>

<net id="1186"><net_src comp="1078" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1190"><net_src comp="696" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="970" pin=5"/></net>

<net id="1195"><net_src comp="702" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="970" pin=6"/></net>

<net id="1200"><net_src comp="708" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="970" pin=7"/></net>

<net id="1205"><net_src comp="1139" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="970" pin=3"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="987" pin=15"/></net>

<net id="1211"><net_src comp="1134" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="970" pin=2"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="987" pin=14"/></net>

<net id="1217"><net_src comp="1144" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="987" pin=16"/></net>

<net id="1223"><net_src comp="1161" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1228"><net_src comp="1173" pin="4"/><net_sink comp="1225" pin=0"/></net>

<net id="1233"><net_src comp="28" pin="0"/><net_sink comp="1229" pin=0"/></net>

<net id="1234"><net_src comp="1183" pin="1"/><net_sink comp="1229" pin=1"/></net>

<net id="1241"><net_src comp="162" pin="0"/><net_sink comp="1235" pin=0"/></net>

<net id="1242"><net_src comp="1229" pin="2"/><net_sink comp="1235" pin=1"/></net>

<net id="1243"><net_src comp="164" pin="0"/><net_sink comp="1235" pin=2"/></net>

<net id="1244"><net_src comp="110" pin="0"/><net_sink comp="1235" pin=3"/></net>

<net id="1249"><net_src comp="166" pin="0"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="1235" pin="4"/><net_sink comp="1245" pin=1"/></net>

<net id="1254"><net_src comp="464" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1258"><net_src comp="476" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1263"><net_src comp="464" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1264"><net_src comp="28" pin="0"/><net_sink comp="1259" pin=1"/></net>

<net id="1269"><net_src comp="476" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="28" pin="0"/><net_sink comp="1265" pin=1"/></net>

<net id="1276"><net_src comp="1259" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1277"><net_src comp="1251" pin="1"/><net_sink comp="1271" pin=1"/></net>

<net id="1278"><net_src comp="30" pin="0"/><net_sink comp="1271" pin=2"/></net>

<net id="1283"><net_src comp="30" pin="0"/><net_sink comp="1279" pin=0"/></net>

<net id="1288"><net_src comp="28" pin="0"/><net_sink comp="1284" pin=0"/></net>

<net id="1294"><net_src comp="30" pin="0"/><net_sink comp="1289" pin=2"/></net>

<net id="1298"><net_src comp="1289" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1303"><net_src comp="1300" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1312"><net_src comp="34" pin="0"/><net_sink comp="1307" pin=0"/></net>

<net id="1313"><net_src comp="36" pin="0"/><net_sink comp="1307" pin=2"/></net>

<net id="1318"><net_src comp="1307" pin="3"/><net_sink comp="1314" pin=0"/></net>

<net id="1319"><net_src comp="1304" pin="1"/><net_sink comp="1314" pin=1"/></net>

<net id="1320"><net_src comp="1314" pin="2"/><net_sink comp="922" pin=2"/></net>

<net id="1357"><net_src comp="1354" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1362"><net_src comp="58" pin="0"/><net_sink comp="1358" pin=1"/></net>

<net id="1367"><net_src comp="58" pin="0"/><net_sink comp="1363" pin=1"/></net>

<net id="1372"><net_src comp="28" pin="0"/><net_sink comp="1368" pin=0"/></net>

<net id="1376"><net_src comp="1368" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1381"><net_src comp="96" pin="0"/><net_sink comp="1377" pin=0"/></net>

<net id="1382"><net_src comp="1348" pin="1"/><net_sink comp="1377" pin=1"/></net>

<net id="1386"><net_src comp="1377" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1392"><net_src comp="98" pin="0"/><net_sink comp="1387" pin=0"/></net>

<net id="1393"><net_src comp="100" pin="0"/><net_sink comp="1387" pin=2"/></net>

<net id="1397"><net_src comp="1387" pin="3"/><net_sink comp="1394" pin=0"/></net>

<net id="1401"><net_src comp="1387" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1406"><net_src comp="58" pin="0"/><net_sink comp="1402" pin=1"/></net>

<net id="1412"><net_src comp="1402" pin="2"/><net_sink comp="1407" pin=1"/></net>

<net id="1413"><net_src comp="58" pin="0"/><net_sink comp="1407" pin=2"/></net>

<net id="1417"><net_src comp="1407" pin="3"/><net_sink comp="1414" pin=0"/></net>

<net id="1421"><net_src comp="1418" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1427"><net_src comp="102" pin="0"/><net_sink comp="1422" pin=0"/></net>

<net id="1428"><net_src comp="1074" pin="2"/><net_sink comp="1422" pin=1"/></net>

<net id="1429"><net_src comp="104" pin="0"/><net_sink comp="1422" pin=2"/></net>

<net id="1434"><net_src comp="106" pin="0"/><net_sink comp="1430" pin=0"/></net>

<net id="1440"><net_src comp="108" pin="0"/><net_sink comp="1435" pin=0"/></net>

<net id="1441"><net_src comp="1402" pin="2"/><net_sink comp="1435" pin=1"/></net>

<net id="1442"><net_src comp="110" pin="0"/><net_sink comp="1435" pin=2"/></net>

<net id="1448"><net_src comp="1435" pin="3"/><net_sink comp="1443" pin=0"/></net>

<net id="1449"><net_src comp="58" pin="0"/><net_sink comp="1443" pin=1"/></net>

<net id="1450"><net_src comp="1402" pin="2"/><net_sink comp="1443" pin=2"/></net>

<net id="1455"><net_src comp="1430" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1456"><net_src comp="1443" pin="3"/><net_sink comp="1451" pin=1"/></net>

<net id="1460"><net_src comp="1451" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1471"><net_src comp="1461" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1475"><net_src comp="1464" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1480"><net_src comp="1472" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="1485"><net_src comp="1464" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="1486"><net_src comp="112" pin="0"/><net_sink comp="1481" pin=1"/></net>

<net id="1491"><net_src comp="1472" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1496"><net_src comp="1464" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1497"><net_src comp="30" pin="0"/><net_sink comp="1492" pin=1"/></net>

<net id="1502"><net_src comp="1487" pin="2"/><net_sink comp="1498" pin=0"/></net>

<net id="1503"><net_src comp="1492" pin="2"/><net_sink comp="1498" pin=1"/></net>

<net id="1507"><net_src comp="757" pin="4"/><net_sink comp="1504" pin=0"/></net>

<net id="1512"><net_src comp="1504" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="1517"><net_src comp="757" pin="4"/><net_sink comp="1513" pin=0"/></net>

<net id="1518"><net_src comp="112" pin="0"/><net_sink comp="1513" pin=1"/></net>

<net id="1522"><net_src comp="757" pin="4"/><net_sink comp="1519" pin=0"/></net>

<net id="1535"><net_src comp="769" pin="4"/><net_sink comp="1531" pin=0"/></net>

<net id="1536"><net_src comp="122" pin="0"/><net_sink comp="1531" pin=1"/></net>

<net id="1541"><net_src comp="769" pin="4"/><net_sink comp="1537" pin=0"/></net>

<net id="1542"><net_src comp="124" pin="0"/><net_sink comp="1537" pin=1"/></net>

<net id="1546"><net_src comp="791" pin="4"/><net_sink comp="1543" pin=0"/></net>

<net id="1551"><net_src comp="780" pin="4"/><net_sink comp="1547" pin=0"/></net>

<net id="1552"><net_src comp="126" pin="0"/><net_sink comp="1547" pin=1"/></net>

<net id="1557"><net_src comp="791" pin="4"/><net_sink comp="1553" pin=0"/></net>

<net id="1558"><net_src comp="134" pin="0"/><net_sink comp="1553" pin=1"/></net>

<net id="1563"><net_src comp="1553" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1564"><net_src comp="136" pin="0"/><net_sink comp="1559" pin=1"/></net>

<net id="1569"><net_src comp="1543" pin="1"/><net_sink comp="1565" pin=0"/></net>

<net id="1570"><net_src comp="1559" pin="2"/><net_sink comp="1565" pin=1"/></net>

<net id="1576"><net_src comp="1553" pin="2"/><net_sink comp="1571" pin=0"/></net>

<net id="1577"><net_src comp="1547" pin="2"/><net_sink comp="1571" pin=1"/></net>

<net id="1578"><net_src comp="780" pin="4"/><net_sink comp="1571" pin=2"/></net>

<net id="1584"><net_src comp="1565" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1585"><net_src comp="134" pin="0"/><net_sink comp="1579" pin=1"/></net>

<net id="1586"><net_src comp="126" pin="0"/><net_sink comp="1579" pin=2"/></net>

<net id="1591"><net_src comp="1543" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1592"><net_src comp="136" pin="0"/><net_sink comp="1587" pin=1"/></net>

<net id="1597"><net_src comp="1553" pin="2"/><net_sink comp="1593" pin=0"/></net>

<net id="1598"><net_src comp="1587" pin="2"/><net_sink comp="1593" pin=1"/></net>

<net id="1603"><net_src comp="753" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="1604"><net_src comp="30" pin="0"/><net_sink comp="1599" pin=1"/></net>

<net id="1608"><net_src comp="802" pin="4"/><net_sink comp="1605" pin=0"/></net>

<net id="1613"><net_src comp="1605" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="1618"><net_src comp="802" pin="4"/><net_sink comp="1614" pin=0"/></net>

<net id="1619"><net_src comp="126" pin="0"/><net_sink comp="1614" pin=1"/></net>

<net id="1631"><net_src comp="144" pin="0"/><net_sink comp="1620" pin=0"/></net>

<net id="1632"><net_src comp="36" pin="0"/><net_sink comp="1620" pin=1"/></net>

<net id="1633"><net_src comp="1122" pin="1"/><net_sink comp="1620" pin=2"/></net>

<net id="1634"><net_src comp="126" pin="0"/><net_sink comp="1620" pin=3"/></net>

<net id="1635"><net_src comp="1126" pin="1"/><net_sink comp="1620" pin=4"/></net>

<net id="1636"><net_src comp="134" pin="0"/><net_sink comp="1620" pin=5"/></net>

<net id="1637"><net_src comp="1130" pin="1"/><net_sink comp="1620" pin=6"/></net>

<net id="1638"><net_src comp="146" pin="0"/><net_sink comp="1620" pin=7"/></net>

<net id="1639"><net_src comp="802" pin="4"/><net_sink comp="1620" pin=8"/></net>

<net id="1651"><net_src comp="144" pin="0"/><net_sink comp="1640" pin=0"/></net>

<net id="1652"><net_src comp="36" pin="0"/><net_sink comp="1640" pin=1"/></net>

<net id="1653"><net_src comp="1086" pin="1"/><net_sink comp="1640" pin=2"/></net>

<net id="1654"><net_src comp="126" pin="0"/><net_sink comp="1640" pin=3"/></net>

<net id="1655"><net_src comp="1090" pin="1"/><net_sink comp="1640" pin=4"/></net>

<net id="1656"><net_src comp="134" pin="0"/><net_sink comp="1640" pin=5"/></net>

<net id="1657"><net_src comp="1094" pin="1"/><net_sink comp="1640" pin=6"/></net>

<net id="1658"><net_src comp="146" pin="0"/><net_sink comp="1640" pin=7"/></net>

<net id="1659"><net_src comp="802" pin="4"/><net_sink comp="1640" pin=8"/></net>

<net id="1665"><net_src comp="1640" pin="9"/><net_sink comp="1660" pin=1"/></net>

<net id="1666"><net_src comp="1620" pin="9"/><net_sink comp="1660" pin=2"/></net>

<net id="1678"><net_src comp="144" pin="0"/><net_sink comp="1667" pin=0"/></net>

<net id="1679"><net_src comp="36" pin="0"/><net_sink comp="1667" pin=1"/></net>

<net id="1680"><net_src comp="1134" pin="1"/><net_sink comp="1667" pin=2"/></net>

<net id="1681"><net_src comp="126" pin="0"/><net_sink comp="1667" pin=3"/></net>

<net id="1682"><net_src comp="1139" pin="1"/><net_sink comp="1667" pin=4"/></net>

<net id="1683"><net_src comp="134" pin="0"/><net_sink comp="1667" pin=5"/></net>

<net id="1684"><net_src comp="1144" pin="1"/><net_sink comp="1667" pin=6"/></net>

<net id="1685"><net_src comp="146" pin="0"/><net_sink comp="1667" pin=7"/></net>

<net id="1686"><net_src comp="802" pin="4"/><net_sink comp="1667" pin=8"/></net>

<net id="1698"><net_src comp="144" pin="0"/><net_sink comp="1687" pin=0"/></net>

<net id="1699"><net_src comp="36" pin="0"/><net_sink comp="1687" pin=1"/></net>

<net id="1700"><net_src comp="1098" pin="1"/><net_sink comp="1687" pin=2"/></net>

<net id="1701"><net_src comp="126" pin="0"/><net_sink comp="1687" pin=3"/></net>

<net id="1702"><net_src comp="1102" pin="1"/><net_sink comp="1687" pin=4"/></net>

<net id="1703"><net_src comp="134" pin="0"/><net_sink comp="1687" pin=5"/></net>

<net id="1704"><net_src comp="1106" pin="1"/><net_sink comp="1687" pin=6"/></net>

<net id="1705"><net_src comp="146" pin="0"/><net_sink comp="1687" pin=7"/></net>

<net id="1706"><net_src comp="802" pin="4"/><net_sink comp="1687" pin=8"/></net>

<net id="1712"><net_src comp="1687" pin="9"/><net_sink comp="1707" pin=1"/></net>

<net id="1713"><net_src comp="1667" pin="9"/><net_sink comp="1707" pin=2"/></net>

<net id="1725"><net_src comp="144" pin="0"/><net_sink comp="1714" pin=0"/></net>

<net id="1726"><net_src comp="36" pin="0"/><net_sink comp="1714" pin=1"/></net>

<net id="1727"><net_src comp="1149" pin="1"/><net_sink comp="1714" pin=2"/></net>

<net id="1728"><net_src comp="126" pin="0"/><net_sink comp="1714" pin=3"/></net>

<net id="1729"><net_src comp="1153" pin="1"/><net_sink comp="1714" pin=4"/></net>

<net id="1730"><net_src comp="134" pin="0"/><net_sink comp="1714" pin=5"/></net>

<net id="1731"><net_src comp="1157" pin="1"/><net_sink comp="1714" pin=6"/></net>

<net id="1732"><net_src comp="146" pin="0"/><net_sink comp="1714" pin=7"/></net>

<net id="1733"><net_src comp="802" pin="4"/><net_sink comp="1714" pin=8"/></net>

<net id="1745"><net_src comp="144" pin="0"/><net_sink comp="1734" pin=0"/></net>

<net id="1746"><net_src comp="36" pin="0"/><net_sink comp="1734" pin=1"/></net>

<net id="1747"><net_src comp="1110" pin="1"/><net_sink comp="1734" pin=2"/></net>

<net id="1748"><net_src comp="126" pin="0"/><net_sink comp="1734" pin=3"/></net>

<net id="1749"><net_src comp="1114" pin="1"/><net_sink comp="1734" pin=4"/></net>

<net id="1750"><net_src comp="134" pin="0"/><net_sink comp="1734" pin=5"/></net>

<net id="1751"><net_src comp="1118" pin="1"/><net_sink comp="1734" pin=6"/></net>

<net id="1752"><net_src comp="146" pin="0"/><net_sink comp="1734" pin=7"/></net>

<net id="1753"><net_src comp="802" pin="4"/><net_sink comp="1734" pin=8"/></net>

<net id="1759"><net_src comp="1734" pin="9"/><net_sink comp="1754" pin=1"/></net>

<net id="1760"><net_src comp="1714" pin="9"/><net_sink comp="1754" pin=2"/></net>

<net id="1772"><net_src comp="144" pin="0"/><net_sink comp="1761" pin=0"/></net>

<net id="1773"><net_src comp="36" pin="0"/><net_sink comp="1761" pin=1"/></net>

<net id="1774"><net_src comp="1660" pin="3"/><net_sink comp="1761" pin=2"/></net>

<net id="1775"><net_src comp="126" pin="0"/><net_sink comp="1761" pin=3"/></net>

<net id="1776"><net_src comp="1707" pin="3"/><net_sink comp="1761" pin=4"/></net>

<net id="1777"><net_src comp="134" pin="0"/><net_sink comp="1761" pin=5"/></net>

<net id="1778"><net_src comp="1754" pin="3"/><net_sink comp="1761" pin=6"/></net>

<net id="1779"><net_src comp="146" pin="0"/><net_sink comp="1761" pin=7"/></net>

<net id="1784"><net_src comp="1761" pin="9"/><net_sink comp="1780" pin=0"/></net>

<net id="1789"><net_src comp="1761" pin="9"/><net_sink comp="1785" pin=0"/></net>

<net id="1794"><net_src comp="1761" pin="9"/><net_sink comp="1790" pin=0"/></net>

<net id="1799"><net_src comp="1761" pin="9"/><net_sink comp="1795" pin=0"/></net>

<net id="1804"><net_src comp="1761" pin="9"/><net_sink comp="1800" pin=0"/></net>

<net id="1809"><net_src comp="1761" pin="9"/><net_sink comp="1805" pin=0"/></net>

<net id="1814"><net_src comp="1761" pin="9"/><net_sink comp="1810" pin=0"/></net>

<net id="1819"><net_src comp="1761" pin="9"/><net_sink comp="1815" pin=0"/></net>

<net id="1824"><net_src comp="1761" pin="9"/><net_sink comp="1820" pin=0"/></net>

<net id="1829"><net_src comp="1761" pin="9"/><net_sink comp="1825" pin=0"/></net>

<net id="1834"><net_src comp="1761" pin="9"/><net_sink comp="1830" pin=0"/></net>

<net id="1839"><net_src comp="1761" pin="9"/><net_sink comp="1835" pin=0"/></net>

<net id="1844"><net_src comp="1761" pin="9"/><net_sink comp="1840" pin=0"/></net>

<net id="1849"><net_src comp="1761" pin="9"/><net_sink comp="1845" pin=0"/></net>

<net id="1854"><net_src comp="1761" pin="9"/><net_sink comp="1850" pin=0"/></net>

<net id="1859"><net_src comp="1761" pin="9"/><net_sink comp="1855" pin=0"/></net>

<net id="1864"><net_src comp="1761" pin="9"/><net_sink comp="1860" pin=0"/></net>

<net id="1869"><net_src comp="1761" pin="9"/><net_sink comp="1865" pin=0"/></net>

<net id="1873"><net_src comp="824" pin="4"/><net_sink comp="1870" pin=0"/></net>

<net id="1877"><net_src comp="835" pin="4"/><net_sink comp="1874" pin=0"/></net>

<net id="1882"><net_src comp="1874" pin="1"/><net_sink comp="1878" pin=0"/></net>

<net id="1886"><net_src comp="835" pin="4"/><net_sink comp="1883" pin=0"/></net>

<net id="1890"><net_src comp="846" pin="4"/><net_sink comp="1887" pin=0"/></net>

<net id="1895"><net_src comp="1874" pin="1"/><net_sink comp="1891" pin=0"/></net>

<net id="1901"><net_src comp="1891" pin="2"/><net_sink comp="1896" pin=0"/></net>

<net id="1902"><net_src comp="1883" pin="1"/><net_sink comp="1896" pin=1"/></net>

<net id="1906"><net_src comp="1896" pin="3"/><net_sink comp="1903" pin=0"/></net>

<net id="1911"><net_src comp="846" pin="4"/><net_sink comp="1907" pin=0"/></net>

<net id="1912"><net_src comp="154" pin="0"/><net_sink comp="1907" pin=1"/></net>

<net id="1918"><net_src comp="1907" pin="2"/><net_sink comp="1913" pin=0"/></net>

<net id="1919"><net_src comp="1887" pin="1"/><net_sink comp="1913" pin=1"/></net>

<net id="1920"><net_src comp="156" pin="0"/><net_sink comp="1913" pin=2"/></net>

<net id="1924"><net_src comp="1913" pin="3"/><net_sink comp="1921" pin=0"/></net>

<net id="1929"><net_src comp="857" pin="4"/><net_sink comp="1925" pin=0"/></net>

<net id="1930"><net_src comp="1921" pin="1"/><net_sink comp="1925" pin=1"/></net>

<net id="1935"><net_src comp="835" pin="4"/><net_sink comp="1931" pin=0"/></net>

<net id="1940"><net_src comp="813" pin="4"/><net_sink comp="1936" pin=0"/></net>

<net id="1941"><net_src comp="1903" pin="1"/><net_sink comp="1936" pin=1"/></net>

<net id="1946"><net_src comp="835" pin="4"/><net_sink comp="1942" pin=0"/></net>

<net id="1947"><net_src comp="148" pin="0"/><net_sink comp="1942" pin=1"/></net>

<net id="1952"><net_src comp="857" pin="4"/><net_sink comp="1948" pin=1"/></net>

<net id="1957"><net_src comp="846" pin="4"/><net_sink comp="1953" pin=1"/></net>

<net id="1962"><net_src comp="824" pin="4"/><net_sink comp="1958" pin=0"/></net>

<net id="1963"><net_src comp="158" pin="0"/><net_sink comp="1958" pin=1"/></net>

<net id="1968"><net_src comp="813" pin="4"/><net_sink comp="1964" pin=0"/></net>

<net id="1969"><net_src comp="158" pin="0"/><net_sink comp="1964" pin=1"/></net>

<net id="1977"><net_src comp="1974" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="1978"><net_src comp="1974" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="1979"><net_src comp="1974" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="1980"><net_src comp="1974" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="1981"><net_src comp="1974" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="1982"><net_src comp="1974" pin="1"/><net_sink comp="654" pin=2"/></net>

<net id="1983"><net_src comp="1974" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="1984"><net_src comp="1974" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="1985"><net_src comp="1974" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="1998"><net_src comp="1989" pin="2"/><net_sink comp="1993" pin=0"/></net>

<net id="2003"><net_src comp="1993" pin="3"/><net_sink comp="1999" pin=0"/></net>

<net id="2004"><net_src comp="152" pin="0"/><net_sink comp="1999" pin=1"/></net>

<net id="2009"><net_src comp="1986" pin="1"/><net_sink comp="2005" pin=1"/></net>

<net id="2014"><net_src comp="148" pin="0"/><net_sink comp="2010" pin=1"/></net>

<net id="2020"><net_src comp="2010" pin="2"/><net_sink comp="2015" pin=0"/></net>

<net id="2021"><net_src comp="148" pin="0"/><net_sink comp="2015" pin=2"/></net>

<net id="2025"><net_src comp="2015" pin="3"/><net_sink comp="2022" pin=0"/></net>

<net id="2030"><net_src comp="2005" pin="2"/><net_sink comp="2026" pin=0"/></net>

<net id="2031"><net_src comp="2022" pin="1"/><net_sink comp="2026" pin=1"/></net>

<net id="2041"><net_src comp="2032" pin="2"/><net_sink comp="2036" pin=0"/></net>

<net id="2046"><net_src comp="2036" pin="3"/><net_sink comp="2042" pin=0"/></net>

<net id="2047"><net_src comp="152" pin="0"/><net_sink comp="2042" pin=1"/></net>

<net id="2053"><net_src comp="108" pin="0"/><net_sink comp="2048" pin=0"/></net>

<net id="2054"><net_src comp="1183" pin="1"/><net_sink comp="2048" pin=1"/></net>

<net id="2055"><net_src comp="110" pin="0"/><net_sink comp="2048" pin=2"/></net>

<net id="2062"><net_src comp="162" pin="0"/><net_sink comp="2056" pin=0"/></net>

<net id="2063"><net_src comp="1183" pin="1"/><net_sink comp="2056" pin=1"/></net>

<net id="2064"><net_src comp="164" pin="0"/><net_sink comp="2056" pin=2"/></net>

<net id="2065"><net_src comp="110" pin="0"/><net_sink comp="2056" pin=3"/></net>

<net id="2071"><net_src comp="2048" pin="3"/><net_sink comp="2066" pin=0"/></net>

<net id="2072"><net_src comp="1245" pin="2"/><net_sink comp="2066" pin=1"/></net>

<net id="2073"><net_src comp="2056" pin="4"/><net_sink comp="2066" pin=2"/></net>

<net id="2079"><net_src comp="168" pin="0"/><net_sink comp="2074" pin=0"/></net>

<net id="2080"><net_src comp="2066" pin="3"/><net_sink comp="2074" pin=1"/></net>

<net id="2081"><net_src comp="100" pin="0"/><net_sink comp="2074" pin=2"/></net>

<net id="2085"><net_src comp="2074" pin="3"/><net_sink comp="2082" pin=0"/></net>

<net id="2090"><net_src comp="2082" pin="1"/><net_sink comp="2086" pin=0"/></net>

<net id="2097"><net_src comp="170" pin="0"/><net_sink comp="2091" pin=0"/></net>

<net id="2098"><net_src comp="2086" pin="2"/><net_sink comp="2091" pin=1"/></net>

<net id="2099"><net_src comp="164" pin="0"/><net_sink comp="2091" pin=2"/></net>

<net id="2100"><net_src comp="172" pin="0"/><net_sink comp="2091" pin=3"/></net>

<net id="2108"><net_src comp="0" pin="0"/><net_sink comp="2104" pin=0"/></net>

<net id="2109"><net_src comp="2101" pin="1"/><net_sink comp="2104" pin=1"/></net>

<net id="2110"><net_src comp="2104" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="2117"><net_src comp="2111" pin="1"/><net_sink comp="2114" pin=0"/></net>

<net id="2118"><net_src comp="2114" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="2122"><net_src comp="2119" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="2127"><net_src comp="868" pin="4"/><net_sink comp="2123" pin=0"/></net>

<net id="2128"><net_src comp="186" pin="0"/><net_sink comp="2123" pin=1"/></net>

<net id="2133"><net_src comp="868" pin="4"/><net_sink comp="2129" pin=0"/></net>

<net id="2134"><net_src comp="126" pin="0"/><net_sink comp="2129" pin=1"/></net>

<net id="2139"><net_src comp="868" pin="4"/><net_sink comp="2135" pin=0"/></net>

<net id="2140"><net_src comp="36" pin="0"/><net_sink comp="2135" pin=1"/></net>

<net id="2145"><net_src comp="868" pin="4"/><net_sink comp="2141" pin=0"/></net>

<net id="2146"><net_src comp="126" pin="0"/><net_sink comp="2141" pin=1"/></net>

<net id="2151"><net_src comp="2135" pin="2"/><net_sink comp="2147" pin=0"/></net>

<net id="2152"><net_src comp="2141" pin="2"/><net_sink comp="2147" pin=1"/></net>

<net id="2157"><net_src comp="868" pin="4"/><net_sink comp="2153" pin=0"/></net>

<net id="2158"><net_src comp="36" pin="0"/><net_sink comp="2153" pin=1"/></net>

<net id="2163"><net_src comp="868" pin="4"/><net_sink comp="2159" pin=0"/></net>

<net id="2164"><net_src comp="126" pin="0"/><net_sink comp="2159" pin=1"/></net>

<net id="2169"><net_src comp="2153" pin="2"/><net_sink comp="2165" pin=0"/></net>

<net id="2170"><net_src comp="2159" pin="2"/><net_sink comp="2165" pin=1"/></net>

<net id="2174"><net_src comp="880" pin="4"/><net_sink comp="2171" pin=0"/></net>

<net id="2179"><net_src comp="2171" pin="1"/><net_sink comp="2175" pin=0"/></net>

<net id="2184"><net_src comp="880" pin="4"/><net_sink comp="2180" pin=0"/></net>

<net id="2185"><net_src comp="112" pin="0"/><net_sink comp="2180" pin=1"/></net>

<net id="2189"><net_src comp="880" pin="4"/><net_sink comp="2186" pin=0"/></net>

<net id="2201"><net_src comp="144" pin="0"/><net_sink comp="2190" pin=0"/></net>

<net id="2202"><net_src comp="36" pin="0"/><net_sink comp="2190" pin=1"/></net>

<net id="2203"><net_src comp="126" pin="0"/><net_sink comp="2190" pin=3"/></net>

<net id="2204"><net_src comp="134" pin="0"/><net_sink comp="2190" pin=5"/></net>

<net id="2205"><net_src comp="146" pin="0"/><net_sink comp="2190" pin=7"/></net>

<net id="2206"><net_src comp="2186" pin="1"/><net_sink comp="2190" pin=8"/></net>

<net id="2218"><net_src comp="144" pin="0"/><net_sink comp="2207" pin=0"/></net>

<net id="2219"><net_src comp="36" pin="0"/><net_sink comp="2207" pin=1"/></net>

<net id="2220"><net_src comp="1187" pin="1"/><net_sink comp="2207" pin=2"/></net>

<net id="2221"><net_src comp="126" pin="0"/><net_sink comp="2207" pin=3"/></net>

<net id="2222"><net_src comp="1192" pin="1"/><net_sink comp="2207" pin=4"/></net>

<net id="2223"><net_src comp="134" pin="0"/><net_sink comp="2207" pin=5"/></net>

<net id="2224"><net_src comp="1197" pin="1"/><net_sink comp="2207" pin=6"/></net>

<net id="2225"><net_src comp="146" pin="0"/><net_sink comp="2207" pin=7"/></net>

<net id="2226"><net_src comp="2186" pin="1"/><net_sink comp="2207" pin=8"/></net>

<net id="2238"><net_src comp="144" pin="0"/><net_sink comp="2227" pin=0"/></net>

<net id="2239"><net_src comp="36" pin="0"/><net_sink comp="2227" pin=1"/></net>

<net id="2240"><net_src comp="126" pin="0"/><net_sink comp="2227" pin=3"/></net>

<net id="2241"><net_src comp="134" pin="0"/><net_sink comp="2227" pin=5"/></net>

<net id="2242"><net_src comp="146" pin="0"/><net_sink comp="2227" pin=7"/></net>

<net id="2243"><net_src comp="2186" pin="1"/><net_sink comp="2227" pin=8"/></net>

<net id="2255"><net_src comp="144" pin="0"/><net_sink comp="2244" pin=0"/></net>

<net id="2256"><net_src comp="36" pin="0"/><net_sink comp="2244" pin=1"/></net>

<net id="2257"><net_src comp="2190" pin="9"/><net_sink comp="2244" pin=2"/></net>

<net id="2258"><net_src comp="126" pin="0"/><net_sink comp="2244" pin=3"/></net>

<net id="2259"><net_src comp="2207" pin="9"/><net_sink comp="2244" pin=4"/></net>

<net id="2260"><net_src comp="134" pin="0"/><net_sink comp="2244" pin=5"/></net>

<net id="2261"><net_src comp="2227" pin="9"/><net_sink comp="2244" pin=6"/></net>

<net id="2262"><net_src comp="146" pin="0"/><net_sink comp="2244" pin=7"/></net>

<net id="2263"><net_src comp="864" pin="1"/><net_sink comp="2244" pin=8"/></net>

<net id="2269"><net_src comp="2244" pin="9"/><net_sink comp="2264" pin=1"/></net>

<net id="2270"><net_src comp="194" pin="0"/><net_sink comp="2264" pin=2"/></net>

<net id="2275"><net_src comp="880" pin="4"/><net_sink comp="2271" pin=0"/></net>

<net id="2276"><net_src comp="30" pin="0"/><net_sink comp="2271" pin=1"/></net>

<net id="2281"><net_src comp="880" pin="4"/><net_sink comp="2277" pin=0"/></net>

<net id="2282"><net_src comp="112" pin="0"/><net_sink comp="2277" pin=1"/></net>

<net id="2287"><net_src comp="2271" pin="2"/><net_sink comp="2283" pin=0"/></net>

<net id="2288"><net_src comp="2277" pin="2"/><net_sink comp="2283" pin=1"/></net>

<net id="2293"><net_src comp="2283" pin="2"/><net_sink comp="2289" pin=0"/></net>

<net id="2299"><net_src comp="2289" pin="2"/><net_sink comp="2294" pin=0"/></net>

<net id="2300"><net_src comp="1118" pin="1"/><net_sink comp="2294" pin=1"/></net>

<net id="2301"><net_src comp="2264" pin="3"/><net_sink comp="2294" pin=2"/></net>

<net id="2306"><net_src comp="2271" pin="2"/><net_sink comp="2302" pin=1"/></net>

<net id="2312"><net_src comp="2302" pin="2"/><net_sink comp="2307" pin=0"/></net>

<net id="2313"><net_src comp="2264" pin="3"/><net_sink comp="2307" pin=1"/></net>

<net id="2314"><net_src comp="1110" pin="1"/><net_sink comp="2307" pin=2"/></net>

<net id="2319"><net_src comp="2277" pin="2"/><net_sink comp="2315" pin=1"/></net>

<net id="2325"><net_src comp="2315" pin="2"/><net_sink comp="2320" pin=0"/></net>

<net id="2326"><net_src comp="2264" pin="3"/><net_sink comp="2320" pin=1"/></net>

<net id="2327"><net_src comp="1114" pin="1"/><net_sink comp="2320" pin=2"/></net>

<net id="2332"><net_src comp="880" pin="4"/><net_sink comp="2328" pin=0"/></net>

<net id="2333"><net_src comp="30" pin="0"/><net_sink comp="2328" pin=1"/></net>

<net id="2338"><net_src comp="880" pin="4"/><net_sink comp="2334" pin=0"/></net>

<net id="2339"><net_src comp="112" pin="0"/><net_sink comp="2334" pin=1"/></net>

<net id="2344"><net_src comp="2328" pin="2"/><net_sink comp="2340" pin=0"/></net>

<net id="2345"><net_src comp="2334" pin="2"/><net_sink comp="2340" pin=1"/></net>

<net id="2350"><net_src comp="2340" pin="2"/><net_sink comp="2346" pin=0"/></net>

<net id="2356"><net_src comp="2346" pin="2"/><net_sink comp="2351" pin=0"/></net>

<net id="2357"><net_src comp="2264" pin="3"/><net_sink comp="2351" pin=1"/></net>

<net id="2358"><net_src comp="1094" pin="1"/><net_sink comp="2351" pin=2"/></net>

<net id="2363"><net_src comp="2186" pin="1"/><net_sink comp="2359" pin=0"/></net>

<net id="2364"><net_src comp="864" pin="1"/><net_sink comp="2359" pin=1"/></net>

<net id="2371"><net_src comp="196" pin="0"/><net_sink comp="2365" pin=0"/></net>

<net id="2372"><net_src comp="880" pin="4"/><net_sink comp="2365" pin=1"/></net>

<net id="2373"><net_src comp="198" pin="0"/><net_sink comp="2365" pin=2"/></net>

<net id="2374"><net_src comp="200" pin="0"/><net_sink comp="2365" pin=3"/></net>

<net id="2380"><net_src comp="202" pin="0"/><net_sink comp="2375" pin=0"/></net>

<net id="2381"><net_src comp="2365" pin="4"/><net_sink comp="2375" pin=1"/></net>

<net id="2382"><net_src comp="2359" pin="2"/><net_sink comp="2375" pin=2"/></net>

<net id="2387"><net_src comp="2375" pin="3"/><net_sink comp="2383" pin=0"/></net>

<net id="2388"><net_src comp="30" pin="0"/><net_sink comp="2383" pin=1"/></net>

<net id="2394"><net_src comp="2383" pin="2"/><net_sink comp="2389" pin=0"/></net>

<net id="2395"><net_src comp="2264" pin="3"/><net_sink comp="2389" pin=1"/></net>

<net id="2396"><net_src comp="1086" pin="1"/><net_sink comp="2389" pin=2"/></net>

<net id="2401"><net_src comp="2277" pin="2"/><net_sink comp="2397" pin=1"/></net>

<net id="2407"><net_src comp="2397" pin="2"/><net_sink comp="2402" pin=0"/></net>

<net id="2408"><net_src comp="2264" pin="3"/><net_sink comp="2402" pin=1"/></net>

<net id="2409"><net_src comp="1090" pin="1"/><net_sink comp="2402" pin=2"/></net>

<net id="2414"><net_src comp="2340" pin="2"/><net_sink comp="2410" pin=0"/></net>

<net id="2420"><net_src comp="2410" pin="2"/><net_sink comp="2415" pin=0"/></net>

<net id="2421"><net_src comp="2264" pin="3"/><net_sink comp="2415" pin=1"/></net>

<net id="2422"><net_src comp="1106" pin="1"/><net_sink comp="2415" pin=2"/></net>

<net id="2427"><net_src comp="2271" pin="2"/><net_sink comp="2423" pin=1"/></net>

<net id="2433"><net_src comp="2423" pin="2"/><net_sink comp="2428" pin=0"/></net>

<net id="2434"><net_src comp="2264" pin="3"/><net_sink comp="2428" pin=1"/></net>

<net id="2435"><net_src comp="1098" pin="1"/><net_sink comp="2428" pin=2"/></net>

<net id="2440"><net_src comp="2277" pin="2"/><net_sink comp="2436" pin=1"/></net>

<net id="2446"><net_src comp="2436" pin="2"/><net_sink comp="2441" pin=0"/></net>

<net id="2447"><net_src comp="2264" pin="3"/><net_sink comp="2441" pin=1"/></net>

<net id="2448"><net_src comp="1102" pin="1"/><net_sink comp="2441" pin=2"/></net>

<net id="2453"><net_src comp="2294" pin="3"/><net_sink comp="2449" pin=0"/></net>

<net id="2458"><net_src comp="2320" pin="3"/><net_sink comp="2454" pin=0"/></net>

<net id="2463"><net_src comp="2307" pin="3"/><net_sink comp="2459" pin=0"/></net>

<net id="2468"><net_src comp="2415" pin="3"/><net_sink comp="2464" pin=0"/></net>

<net id="2473"><net_src comp="2441" pin="3"/><net_sink comp="2469" pin=0"/></net>

<net id="2478"><net_src comp="2428" pin="3"/><net_sink comp="2474" pin=0"/></net>

<net id="2483"><net_src comp="2351" pin="3"/><net_sink comp="2479" pin=0"/></net>

<net id="2488"><net_src comp="2402" pin="3"/><net_sink comp="2484" pin=0"/></net>

<net id="2493"><net_src comp="2389" pin="3"/><net_sink comp="2489" pin=0"/></net>

<net id="2507"><net_src comp="2500" pin="1"/><net_sink comp="2503" pin=0"/></net>

<net id="2512"><net_src comp="2497" pin="1"/><net_sink comp="2508" pin=0"/></net>

<net id="2517"><net_src comp="2494" pin="1"/><net_sink comp="2513" pin=0"/></net>

<net id="2522"><net_src comp="753" pin="1"/><net_sink comp="2518" pin=0"/></net>

<net id="2523"><net_src comp="30" pin="0"/><net_sink comp="2518" pin=1"/></net>

<net id="2528"><net_src comp="2518" pin="2"/><net_sink comp="2524" pin=0"/></net>

<net id="2533"><net_src comp="2524" pin="2"/><net_sink comp="2529" pin=0"/></net>

<net id="2537"><net_src comp="2534" pin="1"/><net_sink comp="987" pin=2"/></net>

<net id="2541"><net_src comp="2538" pin="1"/><net_sink comp="987" pin=3"/></net>

<net id="2545"><net_src comp="2542" pin="1"/><net_sink comp="987" pin=4"/></net>

<net id="2549"><net_src comp="2546" pin="1"/><net_sink comp="987" pin=5"/></net>

<net id="2553"><net_src comp="2550" pin="1"/><net_sink comp="987" pin=6"/></net>

<net id="2557"><net_src comp="2554" pin="1"/><net_sink comp="987" pin=7"/></net>

<net id="2561"><net_src comp="2558" pin="1"/><net_sink comp="987" pin=8"/></net>

<net id="2565"><net_src comp="2562" pin="1"/><net_sink comp="987" pin=9"/></net>

<net id="2569"><net_src comp="2566" pin="1"/><net_sink comp="987" pin=10"/></net>

<net id="2573"><net_src comp="1078" pin="2"/><net_sink comp="2570" pin=0"/></net>

<net id="2579"><net_src comp="1245" pin="2"/><net_sink comp="2574" pin=1"/></net>

<net id="2580"><net_src comp="1225" pin="1"/><net_sink comp="2574" pin=2"/></net>

<net id="2587"><net_src comp="1229" pin="2"/><net_sink comp="2584" pin=0"/></net>

<net id="2591"><net_src comp="2584" pin="1"/><net_sink comp="2588" pin=0"/></net>

<net id="2596"><net_src comp="208" pin="0"/><net_sink comp="2592" pin=0"/></net>

<net id="2597"><net_src comp="2588" pin="1"/><net_sink comp="2592" pin=1"/></net>

<net id="2603"><net_src comp="2592" pin="2"/><net_sink comp="2598" pin=1"/></net>

<net id="2604"><net_src comp="2581" pin="1"/><net_sink comp="2598" pin=2"/></net>

<net id="2610"><net_src comp="168" pin="0"/><net_sink comp="2605" pin=0"/></net>

<net id="2611"><net_src comp="2574" pin="3"/><net_sink comp="2605" pin=1"/></net>

<net id="2612"><net_src comp="100" pin="0"/><net_sink comp="2605" pin=2"/></net>

<net id="2616"><net_src comp="2605" pin="3"/><net_sink comp="2613" pin=0"/></net>

<net id="2621"><net_src comp="2613" pin="1"/><net_sink comp="2617" pin=0"/></net>

<net id="2628"><net_src comp="170" pin="0"/><net_sink comp="2622" pin=0"/></net>

<net id="2629"><net_src comp="2617" pin="2"/><net_sink comp="2622" pin=1"/></net>

<net id="2630"><net_src comp="164" pin="0"/><net_sink comp="2622" pin=2"/></net>

<net id="2631"><net_src comp="172" pin="0"/><net_sink comp="2622" pin=3"/></net>

<net id="2636"><net_src comp="2613" pin="1"/><net_sink comp="2632" pin=0"/></net>

<net id="2643"><net_src comp="170" pin="0"/><net_sink comp="2637" pin=0"/></net>

<net id="2644"><net_src comp="2632" pin="2"/><net_sink comp="2637" pin=1"/></net>

<net id="2645"><net_src comp="164" pin="0"/><net_sink comp="2637" pin=2"/></net>

<net id="2646"><net_src comp="172" pin="0"/><net_sink comp="2637" pin=3"/></net>

<net id="2654"><net_src comp="0" pin="0"/><net_sink comp="2650" pin=0"/></net>

<net id="2655"><net_src comp="2647" pin="1"/><net_sink comp="2650" pin=1"/></net>

<net id="2656"><net_src comp="2650" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="2664"><net_src comp="2" pin="0"/><net_sink comp="2660" pin=0"/></net>

<net id="2665"><net_src comp="2657" pin="1"/><net_sink comp="2660" pin=1"/></net>

<net id="2666"><net_src comp="2660" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="2680"><net_src comp="2673" pin="1"/><net_sink comp="2676" pin=0"/></net>

<net id="2681"><net_src comp="210" pin="0"/><net_sink comp="2676" pin=1"/></net>

<net id="2685"><net_src comp="2676" pin="2"/><net_sink comp="2682" pin=0"/></net>

<net id="2689"><net_src comp="2676" pin="2"/><net_sink comp="2686" pin=0"/></net>

<net id="2694"><net_src comp="2682" pin="1"/><net_sink comp="2690" pin=0"/></net>

<net id="2700"><net_src comp="2690" pin="2"/><net_sink comp="2695" pin=0"/></net>

<net id="2701"><net_src comp="2686" pin="1"/><net_sink comp="2695" pin=2"/></net>

<net id="2706"><net_src comp="208" pin="0"/><net_sink comp="2702" pin=0"/></net>

<net id="2707"><net_src comp="2695" pin="3"/><net_sink comp="2702" pin=1"/></net>

<net id="2718"><net_src comp="2711" pin="2"/><net_sink comp="2715" pin=0"/></net>

<net id="2723"><net_src comp="2711" pin="2"/><net_sink comp="2719" pin=0"/></net>

<net id="2724"><net_src comp="148" pin="0"/><net_sink comp="2719" pin=1"/></net>

<net id="2729"><net_src comp="222" pin="0"/><net_sink comp="2725" pin=1"/></net>

<net id="2735"><net_src comp="224" pin="0"/><net_sink comp="2730" pin=0"/></net>

<net id="2736"><net_src comp="2725" pin="2"/><net_sink comp="2730" pin=1"/></net>

<net id="2737"><net_src comp="100" pin="0"/><net_sink comp="2730" pin=2"/></net>

<net id="2741"><net_src comp="2730" pin="3"/><net_sink comp="2738" pin=0"/></net>

<net id="2746"><net_src comp="2738" pin="1"/><net_sink comp="2742" pin=0"/></net>

<net id="2753"><net_src comp="170" pin="0"/><net_sink comp="2747" pin=0"/></net>

<net id="2754"><net_src comp="2742" pin="2"/><net_sink comp="2747" pin=1"/></net>

<net id="2755"><net_src comp="164" pin="0"/><net_sink comp="2747" pin=2"/></net>

<net id="2756"><net_src comp="172" pin="0"/><net_sink comp="2747" pin=3"/></net>

<net id="2761"><net_src comp="2738" pin="1"/><net_sink comp="2757" pin=0"/></net>

<net id="2768"><net_src comp="170" pin="0"/><net_sink comp="2762" pin=0"/></net>

<net id="2769"><net_src comp="2757" pin="2"/><net_sink comp="2762" pin=1"/></net>

<net id="2770"><net_src comp="164" pin="0"/><net_sink comp="2762" pin=2"/></net>

<net id="2771"><net_src comp="172" pin="0"/><net_sink comp="2762" pin=3"/></net>

<net id="2779"><net_src comp="0" pin="0"/><net_sink comp="2775" pin=0"/></net>

<net id="2780"><net_src comp="2772" pin="1"/><net_sink comp="2775" pin=1"/></net>

<net id="2781"><net_src comp="2775" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="2789"><net_src comp="2" pin="0"/><net_sink comp="2785" pin=0"/></net>

<net id="2790"><net_src comp="2782" pin="1"/><net_sink comp="2785" pin=1"/></net>

<net id="2791"><net_src comp="2785" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="2796"><net_src comp="226" pin="0"/><net_sink comp="2792" pin=1"/></net>

<net id="2797"><net_src comp="2792" pin="2"/><net_sink comp="1041" pin=2"/></net>

<net id="2801"><net_src comp="2798" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="2805"><net_src comp="1078" pin="2"/><net_sink comp="2802" pin=0"/></net>

<net id="2811"><net_src comp="1245" pin="2"/><net_sink comp="2806" pin=1"/></net>

<net id="2812"><net_src comp="1225" pin="1"/><net_sink comp="2806" pin=2"/></net>

<net id="2819"><net_src comp="1229" pin="2"/><net_sink comp="2816" pin=0"/></net>

<net id="2823"><net_src comp="2816" pin="1"/><net_sink comp="2820" pin=0"/></net>

<net id="2828"><net_src comp="208" pin="0"/><net_sink comp="2824" pin=0"/></net>

<net id="2829"><net_src comp="2820" pin="1"/><net_sink comp="2824" pin=1"/></net>

<net id="2835"><net_src comp="2824" pin="2"/><net_sink comp="2830" pin=1"/></net>

<net id="2836"><net_src comp="2813" pin="1"/><net_sink comp="2830" pin=2"/></net>

<net id="2842"><net_src comp="168" pin="0"/><net_sink comp="2837" pin=0"/></net>

<net id="2843"><net_src comp="2806" pin="3"/><net_sink comp="2837" pin=1"/></net>

<net id="2844"><net_src comp="100" pin="0"/><net_sink comp="2837" pin=2"/></net>

<net id="2848"><net_src comp="2837" pin="3"/><net_sink comp="2845" pin=0"/></net>

<net id="2853"><net_src comp="2845" pin="1"/><net_sink comp="2849" pin=0"/></net>

<net id="2860"><net_src comp="170" pin="0"/><net_sink comp="2854" pin=0"/></net>

<net id="2861"><net_src comp="2849" pin="2"/><net_sink comp="2854" pin=1"/></net>

<net id="2862"><net_src comp="164" pin="0"/><net_sink comp="2854" pin=2"/></net>

<net id="2863"><net_src comp="172" pin="0"/><net_sink comp="2854" pin=3"/></net>

<net id="2871"><net_src comp="2" pin="0"/><net_sink comp="2867" pin=0"/></net>

<net id="2872"><net_src comp="2864" pin="1"/><net_sink comp="2867" pin=1"/></net>

<net id="2873"><net_src comp="2867" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="2896"><net_src comp="2889" pin="1"/><net_sink comp="2892" pin=0"/></net>

<net id="2897"><net_src comp="210" pin="0"/><net_sink comp="2892" pin=1"/></net>

<net id="2901"><net_src comp="2892" pin="2"/><net_sink comp="2898" pin=0"/></net>

<net id="2905"><net_src comp="2892" pin="2"/><net_sink comp="2902" pin=0"/></net>

<net id="2910"><net_src comp="2902" pin="1"/><net_sink comp="2906" pin=0"/></net>

<net id="2916"><net_src comp="2906" pin="2"/><net_sink comp="2911" pin=0"/></net>

<net id="2917"><net_src comp="2898" pin="1"/><net_sink comp="2911" pin=2"/></net>

<net id="2922"><net_src comp="208" pin="0"/><net_sink comp="2918" pin=0"/></net>

<net id="2923"><net_src comp="2911" pin="3"/><net_sink comp="2918" pin=1"/></net>

<net id="2934"><net_src comp="2927" pin="2"/><net_sink comp="2931" pin=0"/></net>

<net id="2939"><net_src comp="2927" pin="2"/><net_sink comp="2935" pin=0"/></net>

<net id="2940"><net_src comp="148" pin="0"/><net_sink comp="2935" pin=1"/></net>

<net id="2945"><net_src comp="222" pin="0"/><net_sink comp="2941" pin=1"/></net>

<net id="2951"><net_src comp="224" pin="0"/><net_sink comp="2946" pin=0"/></net>

<net id="2952"><net_src comp="2941" pin="2"/><net_sink comp="2946" pin=1"/></net>

<net id="2953"><net_src comp="100" pin="0"/><net_sink comp="2946" pin=2"/></net>

<net id="2957"><net_src comp="2946" pin="3"/><net_sink comp="2954" pin=0"/></net>

<net id="2962"><net_src comp="2954" pin="1"/><net_sink comp="2958" pin=0"/></net>

<net id="2969"><net_src comp="170" pin="0"/><net_sink comp="2963" pin=0"/></net>

<net id="2970"><net_src comp="2958" pin="2"/><net_sink comp="2963" pin=1"/></net>

<net id="2971"><net_src comp="164" pin="0"/><net_sink comp="2963" pin=2"/></net>

<net id="2972"><net_src comp="172" pin="0"/><net_sink comp="2963" pin=3"/></net>

<net id="2980"><net_src comp="2" pin="0"/><net_sink comp="2976" pin=0"/></net>

<net id="2981"><net_src comp="2973" pin="1"/><net_sink comp="2976" pin=1"/></net>

<net id="2982"><net_src comp="2976" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="2987"><net_src comp="226" pin="0"/><net_sink comp="2983" pin=1"/></net>

<net id="2988"><net_src comp="2983" pin="2"/><net_sink comp="1060" pin=2"/></net>

<net id="2993"><net_src comp="232" pin="0"/><net_sink comp="2989" pin=0"/></net>

<net id="2994"><net_src comp="2989" pin="2"/><net_sink comp="1060" pin=3"/></net>

<net id="2998"><net_src comp="2995" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="3002"><net_src comp="236" pin="1"/><net_sink comp="2999" pin=0"/></net>

<net id="3003"><net_src comp="2999" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="3004"><net_src comp="2999" pin="1"/><net_sink comp="1461" pin=0"/></net>

<net id="3005"><net_src comp="2999" pin="1"/><net_sink comp="1527" pin=1"/></net>

<net id="3009"><net_src comp="240" pin="1"/><net_sink comp="3006" pin=0"/></net>

<net id="3010"><net_src comp="3006" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="3011"><net_src comp="3006" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="3012"><net_src comp="3006" pin="1"/><net_sink comp="1523" pin=1"/></net>

<net id="3016"><net_src comp="244" pin="1"/><net_sink comp="3013" pin=0"/></net>

<net id="3017"><net_src comp="3013" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="3018"><net_src comp="3013" pin="1"/><net_sink comp="2489" pin=1"/></net>

<net id="3022"><net_src comp="248" pin="1"/><net_sink comp="3019" pin=0"/></net>

<net id="3023"><net_src comp="3019" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="3024"><net_src comp="3019" pin="1"/><net_sink comp="2484" pin=1"/></net>

<net id="3028"><net_src comp="252" pin="1"/><net_sink comp="3025" pin=0"/></net>

<net id="3029"><net_src comp="3025" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="3030"><net_src comp="3025" pin="1"/><net_sink comp="2479" pin=1"/></net>

<net id="3034"><net_src comp="256" pin="1"/><net_sink comp="3031" pin=0"/></net>

<net id="3035"><net_src comp="3031" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="3036"><net_src comp="3031" pin="1"/><net_sink comp="2474" pin=1"/></net>

<net id="3040"><net_src comp="260" pin="1"/><net_sink comp="3037" pin=0"/></net>

<net id="3041"><net_src comp="3037" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="3042"><net_src comp="3037" pin="1"/><net_sink comp="2469" pin=1"/></net>

<net id="3046"><net_src comp="264" pin="1"/><net_sink comp="3043" pin=0"/></net>

<net id="3047"><net_src comp="3043" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="3048"><net_src comp="3043" pin="1"/><net_sink comp="2464" pin=1"/></net>

<net id="3052"><net_src comp="268" pin="1"/><net_sink comp="3049" pin=0"/></net>

<net id="3053"><net_src comp="3049" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="3054"><net_src comp="3049" pin="1"/><net_sink comp="2459" pin=1"/></net>

<net id="3058"><net_src comp="272" pin="1"/><net_sink comp="3055" pin=0"/></net>

<net id="3059"><net_src comp="3055" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="3060"><net_src comp="3055" pin="1"/><net_sink comp="2454" pin=1"/></net>

<net id="3064"><net_src comp="276" pin="1"/><net_sink comp="3061" pin=0"/></net>

<net id="3065"><net_src comp="3061" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="3066"><net_src comp="3061" pin="1"/><net_sink comp="2449" pin=1"/></net>

<net id="3070"><net_src comp="464" pin="2"/><net_sink comp="3067" pin=0"/></net>

<net id="3071"><net_src comp="3067" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="3072"><net_src comp="3067" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="3073"><net_src comp="3067" pin="1"/><net_sink comp="1368" pin=1"/></net>

<net id="3074"><net_src comp="3067" pin="1"/><net_sink comp="1387" pin=1"/></net>

<net id="3075"><net_src comp="3067" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="3076"><net_src comp="3067" pin="1"/><net_sink comp="1430" pin=1"/></net>

<net id="3077"><net_src comp="3067" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="3078"><net_src comp="3067" pin="1"/><net_sink comp="1609" pin=1"/></net>

<net id="3079"><net_src comp="3067" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="3080"><net_src comp="3067" pin="1"/><net_sink comp="955" pin=8"/></net>

<net id="3081"><net_src comp="3067" pin="1"/><net_sink comp="2175" pin=1"/></net>

<net id="3082"><net_src comp="3067" pin="1"/><net_sink comp="970" pin=4"/></net>

<net id="3083"><net_src comp="3067" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="3084"><net_src comp="3067" pin="1"/><net_sink comp="2711" pin=1"/></net>

<net id="3085"><net_src comp="3067" pin="1"/><net_sink comp="2927" pin=1"/></net>

<net id="3089"><net_src comp="470" pin="2"/><net_sink comp="3086" pin=0"/></net>

<net id="3090"><net_src comp="3086" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="3091"><net_src comp="3086" pin="1"/><net_sink comp="1476" pin=1"/></net>

<net id="3095"><net_src comp="476" pin="2"/><net_sink comp="3092" pin=0"/></net>

<net id="3096"><net_src comp="3092" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="3097"><net_src comp="3092" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="3098"><net_src comp="3092" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="3099"><net_src comp="3092" pin="1"/><net_sink comp="1467" pin=1"/></net>

<net id="3100"><net_src comp="3092" pin="1"/><net_sink comp="1508" pin=1"/></net>

<net id="3104"><net_src comp="482" pin="2"/><net_sink comp="3101" pin=0"/></net>

<net id="3105"><net_src comp="3101" pin="1"/><net_sink comp="987" pin=38"/></net>

<net id="3109"><net_src comp="488" pin="2"/><net_sink comp="3106" pin=0"/></net>

<net id="3110"><net_src comp="3106" pin="1"/><net_sink comp="2632" pin=1"/></net>

<net id="3111"><net_src comp="3106" pin="1"/><net_sink comp="2757" pin=1"/></net>

<net id="3112"><net_src comp="3106" pin="1"/><net_sink comp="2849" pin=1"/></net>

<net id="3113"><net_src comp="3106" pin="1"/><net_sink comp="2958" pin=1"/></net>

<net id="3117"><net_src comp="494" pin="2"/><net_sink comp="3114" pin=0"/></net>

<net id="3118"><net_src comp="3114" pin="1"/><net_sink comp="2086" pin=1"/></net>

<net id="3119"><net_src comp="3114" pin="1"/><net_sink comp="2617" pin=1"/></net>

<net id="3120"><net_src comp="3114" pin="1"/><net_sink comp="2742" pin=1"/></net>

<net id="3124"><net_src comp="1255" pin="1"/><net_sink comp="3121" pin=0"/></net>

<net id="3125"><net_src comp="3121" pin="1"/><net_sink comp="1289" pin=1"/></net>

<net id="3126"><net_src comp="3121" pin="1"/><net_sink comp="1896" pin=2"/></net>

<net id="3127"><net_src comp="3121" pin="1"/><net_sink comp="955" pin=7"/></net>

<net id="3131"><net_src comp="280" pin="1"/><net_sink comp="3128" pin=0"/></net>

<net id="3132"><net_src comp="3128" pin="1"/><net_sink comp="1041" pin=4"/></net>

<net id="3133"><net_src comp="3128" pin="1"/><net_sink comp="2798" pin=0"/></net>

<net id="3137"><net_src comp="284" pin="1"/><net_sink comp="3134" pin=0"/></net>

<net id="3138"><net_src comp="3134" pin="1"/><net_sink comp="1032" pin=5"/></net>

<net id="3139"><net_src comp="3134" pin="1"/><net_sink comp="2708" pin=0"/></net>

<net id="3143"><net_src comp="288" pin="1"/><net_sink comp="3140" pin=0"/></net>

<net id="3144"><net_src comp="3140" pin="1"/><net_sink comp="1060" pin=6"/></net>

<net id="3145"><net_src comp="3140" pin="1"/><net_sink comp="2995" pin=0"/></net>

<net id="3149"><net_src comp="292" pin="1"/><net_sink comp="3146" pin=0"/></net>

<net id="3150"><net_src comp="3146" pin="1"/><net_sink comp="1049" pin=7"/></net>

<net id="3151"><net_src comp="3146" pin="1"/><net_sink comp="2924" pin=0"/></net>

<net id="3155"><net_src comp="296" pin="1"/><net_sink comp="3152" pin=0"/></net>

<net id="3156"><net_src comp="3152" pin="1"/><net_sink comp="987" pin=41"/></net>

<net id="3157"><net_src comp="3152" pin="1"/><net_sink comp="2880" pin=0"/></net>

<net id="3161"><net_src comp="300" pin="1"/><net_sink comp="3158" pin=0"/></net>

<net id="3162"><net_src comp="3158" pin="1"/><net_sink comp="987" pin=40"/></net>

<net id="3163"><net_src comp="3158" pin="1"/><net_sink comp="2877" pin=0"/></net>

<net id="3167"><net_src comp="304" pin="1"/><net_sink comp="3164" pin=0"/></net>

<net id="3168"><net_src comp="3164" pin="1"/><net_sink comp="987" pin=39"/></net>

<net id="3169"><net_src comp="3164" pin="1"/><net_sink comp="2874" pin=0"/></net>

<net id="3173"><net_src comp="308" pin="1"/><net_sink comp="3170" pin=0"/></net>

<net id="3174"><net_src comp="3170" pin="1"/><net_sink comp="970" pin=10"/></net>

<net id="3175"><net_src comp="3170" pin="1"/><net_sink comp="2500" pin=0"/></net>

<net id="3179"><net_src comp="312" pin="1"/><net_sink comp="3176" pin=0"/></net>

<net id="3180"><net_src comp="3176" pin="1"/><net_sink comp="970" pin=9"/></net>

<net id="3181"><net_src comp="3176" pin="1"/><net_sink comp="2497" pin=0"/></net>

<net id="3185"><net_src comp="316" pin="1"/><net_sink comp="3182" pin=0"/></net>

<net id="3186"><net_src comp="3182" pin="1"/><net_sink comp="970" pin=8"/></net>

<net id="3187"><net_src comp="3182" pin="1"/><net_sink comp="2494" pin=0"/></net>

<net id="3191"><net_src comp="320" pin="1"/><net_sink comp="3188" pin=0"/></net>

<net id="3192"><net_src comp="3188" pin="1"/><net_sink comp="907" pin=10"/></net>

<net id="3193"><net_src comp="3188" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="3197"><net_src comp="324" pin="1"/><net_sink comp="3194" pin=0"/></net>

<net id="3198"><net_src comp="3194" pin="1"/><net_sink comp="907" pin=9"/></net>

<net id="3199"><net_src comp="3194" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="3203"><net_src comp="328" pin="1"/><net_sink comp="3200" pin=0"/></net>

<net id="3204"><net_src comp="3200" pin="1"/><net_sink comp="907" pin=8"/></net>

<net id="3205"><net_src comp="3200" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="3209"><net_src comp="332" pin="1"/><net_sink comp="3206" pin=0"/></net>

<net id="3210"><net_src comp="3206" pin="1"/><net_sink comp="907" pin=7"/></net>

<net id="3211"><net_src comp="3206" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="3215"><net_src comp="336" pin="1"/><net_sink comp="3212" pin=0"/></net>

<net id="3216"><net_src comp="3212" pin="1"/><net_sink comp="907" pin=6"/></net>

<net id="3217"><net_src comp="3212" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="3221"><net_src comp="340" pin="1"/><net_sink comp="3218" pin=0"/></net>

<net id="3222"><net_src comp="3218" pin="1"/><net_sink comp="907" pin=5"/></net>

<net id="3223"><net_src comp="3218" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="3227"><net_src comp="344" pin="1"/><net_sink comp="3224" pin=0"/></net>

<net id="3228"><net_src comp="3224" pin="1"/><net_sink comp="907" pin=4"/></net>

<net id="3229"><net_src comp="3224" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="3233"><net_src comp="348" pin="1"/><net_sink comp="3230" pin=0"/></net>

<net id="3234"><net_src comp="3230" pin="1"/><net_sink comp="907" pin=3"/></net>

<net id="3235"><net_src comp="3230" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="3239"><net_src comp="352" pin="1"/><net_sink comp="3236" pin=0"/></net>

<net id="3240"><net_src comp="3236" pin="1"/><net_sink comp="907" pin=2"/></net>

<net id="3241"><net_src comp="3236" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="3245"><net_src comp="392" pin="1"/><net_sink comp="3242" pin=0"/></net>

<net id="3246"><net_src comp="3242" pin="1"/><net_sink comp="1830" pin=1"/></net>

<net id="3247"><net_src comp="3242" pin="1"/><net_sink comp="2534" pin=0"/></net>

<net id="3251"><net_src comp="396" pin="1"/><net_sink comp="3248" pin=0"/></net>

<net id="3252"><net_src comp="3248" pin="1"/><net_sink comp="1825" pin=1"/></net>

<net id="3253"><net_src comp="3248" pin="1"/><net_sink comp="2538" pin=0"/></net>

<net id="3257"><net_src comp="400" pin="1"/><net_sink comp="3254" pin=0"/></net>

<net id="3258"><net_src comp="3254" pin="1"/><net_sink comp="1835" pin=1"/></net>

<net id="3259"><net_src comp="3254" pin="1"/><net_sink comp="2542" pin=0"/></net>

<net id="3263"><net_src comp="404" pin="1"/><net_sink comp="3260" pin=0"/></net>

<net id="3264"><net_src comp="3260" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="3265"><net_src comp="3260" pin="1"/><net_sink comp="1815" pin=1"/></net>

<net id="3269"><net_src comp="408" pin="1"/><net_sink comp="3266" pin=0"/></net>

<net id="3270"><net_src comp="3266" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="3271"><net_src comp="3266" pin="1"/><net_sink comp="1810" pin=1"/></net>

<net id="3275"><net_src comp="412" pin="1"/><net_sink comp="3272" pin=0"/></net>

<net id="3276"><net_src comp="3272" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="3277"><net_src comp="3272" pin="1"/><net_sink comp="1820" pin=1"/></net>

<net id="3281"><net_src comp="416" pin="1"/><net_sink comp="3278" pin=0"/></net>

<net id="3282"><net_src comp="3278" pin="1"/><net_sink comp="1800" pin=1"/></net>

<net id="3283"><net_src comp="3278" pin="1"/><net_sink comp="2546" pin=0"/></net>

<net id="3287"><net_src comp="420" pin="1"/><net_sink comp="3284" pin=0"/></net>

<net id="3288"><net_src comp="3284" pin="1"/><net_sink comp="1795" pin=1"/></net>

<net id="3289"><net_src comp="3284" pin="1"/><net_sink comp="2550" pin=0"/></net>

<net id="3293"><net_src comp="424" pin="1"/><net_sink comp="3290" pin=0"/></net>

<net id="3294"><net_src comp="3290" pin="1"/><net_sink comp="1805" pin=1"/></net>

<net id="3295"><net_src comp="3290" pin="1"/><net_sink comp="2554" pin=0"/></net>

<net id="3299"><net_src comp="428" pin="1"/><net_sink comp="3296" pin=0"/></net>

<net id="3300"><net_src comp="3296" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="3301"><net_src comp="3296" pin="1"/><net_sink comp="1785" pin=1"/></net>

<net id="3302"><net_src comp="3296" pin="1"/><net_sink comp="2508" pin=1"/></net>

<net id="3306"><net_src comp="432" pin="1"/><net_sink comp="3303" pin=0"/></net>

<net id="3307"><net_src comp="3303" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="3308"><net_src comp="3303" pin="1"/><net_sink comp="1780" pin=1"/></net>

<net id="3309"><net_src comp="3303" pin="1"/><net_sink comp="2503" pin=1"/></net>

<net id="3313"><net_src comp="436" pin="1"/><net_sink comp="3310" pin=0"/></net>

<net id="3314"><net_src comp="3310" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="3315"><net_src comp="3310" pin="1"/><net_sink comp="1790" pin=1"/></net>

<net id="3316"><net_src comp="3310" pin="1"/><net_sink comp="2513" pin=1"/></net>

<net id="3320"><net_src comp="440" pin="1"/><net_sink comp="3317" pin=0"/></net>

<net id="3321"><net_src comp="3317" pin="1"/><net_sink comp="1860" pin=1"/></net>

<net id="3322"><net_src comp="3317" pin="1"/><net_sink comp="2558" pin=0"/></net>

<net id="3326"><net_src comp="444" pin="1"/><net_sink comp="3323" pin=0"/></net>

<net id="3327"><net_src comp="3323" pin="1"/><net_sink comp="1855" pin=1"/></net>

<net id="3328"><net_src comp="3323" pin="1"/><net_sink comp="2562" pin=0"/></net>

<net id="3332"><net_src comp="448" pin="1"/><net_sink comp="3329" pin=0"/></net>

<net id="3333"><net_src comp="3329" pin="1"/><net_sink comp="1865" pin=1"/></net>

<net id="3334"><net_src comp="3329" pin="1"/><net_sink comp="2566" pin=0"/></net>

<net id="3338"><net_src comp="452" pin="1"/><net_sink comp="3335" pin=0"/></net>

<net id="3339"><net_src comp="3335" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="3340"><net_src comp="3335" pin="1"/><net_sink comp="1845" pin=1"/></net>

<net id="3344"><net_src comp="456" pin="1"/><net_sink comp="3341" pin=0"/></net>

<net id="3345"><net_src comp="3341" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="3346"><net_src comp="3341" pin="1"/><net_sink comp="1840" pin=1"/></net>

<net id="3350"><net_src comp="460" pin="1"/><net_sink comp="3347" pin=0"/></net>

<net id="3351"><net_src comp="3347" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="3352"><net_src comp="3347" pin="1"/><net_sink comp="1850" pin=1"/></net>

<net id="3356"><net_src comp="1259" pin="2"/><net_sink comp="3353" pin=0"/></net>

<net id="3357"><net_src comp="3353" pin="1"/><net_sink comp="922" pin=4"/></net>

<net id="3358"><net_src comp="3353" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="3362"><net_src comp="1265" pin="2"/><net_sink comp="3359" pin=0"/></net>

<net id="3363"><net_src comp="3359" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="3367"><net_src comp="1271" pin="3"/><net_sink comp="3364" pin=0"/></net>

<net id="3368"><net_src comp="3364" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="3369"><net_src comp="3364" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="3373"><net_src comp="1070" pin="2"/><net_sink comp="3370" pin=0"/></net>

<net id="3374"><net_src comp="3370" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="3375"><net_src comp="3370" pin="1"/><net_sink comp="1307" pin=1"/></net>

<net id="3376"><net_src comp="3370" pin="1"/><net_sink comp="922" pin=3"/></net>

<net id="3380"><net_src comp="1314" pin="2"/><net_sink comp="3377" pin=0"/></net>

<net id="3381"><net_src comp="3377" pin="1"/><net_sink comp="922" pin=2"/></net>

<net id="3412"><net_src comp="1351" pin="1"/><net_sink comp="3409" pin=0"/></net>

<net id="3413"><net_src comp="3409" pin="1"/><net_sink comp="1878" pin=1"/></net>

<net id="3414"><net_src comp="3409" pin="1"/><net_sink comp="1891" pin=1"/></net>

<net id="3418"><net_src comp="1358" pin="2"/><net_sink comp="3415" pin=0"/></net>

<net id="3419"><net_src comp="3415" pin="1"/><net_sink comp="1487" pin=1"/></net>

<net id="3423"><net_src comp="1363" pin="2"/><net_sink comp="3420" pin=0"/></net>

<net id="3424"><net_src comp="3420" pin="1"/><net_sink comp="1970" pin=1"/></net>

<net id="3428"><net_src comp="1368" pin="2"/><net_sink comp="3425" pin=0"/></net>

<net id="3429"><net_src comp="3425" pin="1"/><net_sink comp="2690" pin=1"/></net>

<net id="3433"><net_src comp="1373" pin="1"/><net_sink comp="3430" pin=0"/></net>

<net id="3434"><net_src comp="3430" pin="1"/><net_sink comp="2695" pin=1"/></net>

<net id="3438"><net_src comp="1377" pin="2"/><net_sink comp="3435" pin=0"/></net>

<net id="3439"><net_src comp="3435" pin="1"/><net_sink comp="2906" pin=1"/></net>

<net id="3443"><net_src comp="1383" pin="1"/><net_sink comp="3440" pin=0"/></net>

<net id="3444"><net_src comp="3440" pin="1"/><net_sink comp="2911" pin=1"/></net>

<net id="3448"><net_src comp="1394" pin="1"/><net_sink comp="3445" pin=0"/></net>

<net id="3449"><net_src comp="3445" pin="1"/><net_sink comp="1948" pin=0"/></net>

<net id="3453"><net_src comp="1398" pin="1"/><net_sink comp="3450" pin=0"/></net>

<net id="3454"><net_src comp="3450" pin="1"/><net_sink comp="1953" pin=0"/></net>

<net id="3458"><net_src comp="1414" pin="1"/><net_sink comp="3455" pin=0"/></net>

<net id="3459"><net_src comp="3455" pin="1"/><net_sink comp="1989" pin=1"/></net>

<net id="3460"><net_src comp="3455" pin="1"/><net_sink comp="1993" pin=2"/></net>

<net id="3464"><net_src comp="1074" pin="2"/><net_sink comp="3461" pin=0"/></net>

<net id="3465"><net_src comp="3461" pin="1"/><net_sink comp="939" pin=9"/></net>

<net id="3469"><net_src comp="1422" pin="3"/><net_sink comp="3466" pin=0"/></net>

<net id="3470"><net_src comp="3466" pin="1"/><net_sink comp="939" pin=2"/></net>

<net id="3474"><net_src comp="1457" pin="1"/><net_sink comp="3471" pin=0"/></net>

<net id="3475"><net_src comp="3471" pin="1"/><net_sink comp="2032" pin=1"/></net>

<net id="3476"><net_src comp="3471" pin="1"/><net_sink comp="2036" pin=2"/></net>

<net id="3480"><net_src comp="1461" pin="1"/><net_sink comp="3477" pin=0"/></net>

<net id="3481"><net_src comp="3477" pin="1"/><net_sink comp="1931" pin=1"/></net>

<net id="3482"><net_src comp="3477" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="3486"><net_src comp="1467" pin="2"/><net_sink comp="3483" pin=0"/></net>

<net id="3487"><net_src comp="3483" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="3494"><net_src comp="1481" pin="2"/><net_sink comp="3491" pin=0"/></net>

<net id="3495"><net_src comp="3491" pin="1"/><net_sink comp="1523" pin=0"/></net>

<net id="3499"><net_src comp="1487" pin="2"/><net_sink comp="3496" pin=0"/></net>

<net id="3500"><net_src comp="3496" pin="1"/><net_sink comp="955" pin=9"/></net>

<net id="3504"><net_src comp="1498" pin="2"/><net_sink comp="3501" pin=0"/></net>

<net id="3505"><net_src comp="3501" pin="1"/><net_sink comp="2529" pin=1"/></net>

<net id="3509"><net_src comp="1504" pin="1"/><net_sink comp="3506" pin=0"/></net>

<net id="3510"><net_src comp="3506" pin="1"/><net_sink comp="1970" pin=0"/></net>

<net id="3511"><net_src comp="3506" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="3518"><net_src comp="1513" pin="2"/><net_sink comp="3515" pin=0"/></net>

<net id="3519"><net_src comp="3515" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="3520"><net_src comp="3515" pin="1"/><net_sink comp="1974" pin=0"/></net>

<net id="3524"><net_src comp="1519" pin="1"/><net_sink comp="3521" pin=0"/></net>

<net id="3525"><net_src comp="3521" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="3526"><net_src comp="3521" pin="1"/><net_sink comp="738" pin=2"/></net>

<net id="3527"><net_src comp="3521" pin="1"/><net_sink comp="744" pin=2"/></net>

<net id="3534"><net_src comp="1537" pin="2"/><net_sink comp="3531" pin=0"/></net>

<net id="3535"><net_src comp="3531" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="3539"><net_src comp="1565" pin="2"/><net_sink comp="3536" pin=0"/></net>

<net id="3540"><net_src comp="3536" pin="1"/><net_sink comp="1660" pin=0"/></net>

<net id="3541"><net_src comp="3536" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="3542"><net_src comp="3536" pin="1"/><net_sink comp="1754" pin=0"/></net>

<net id="3546"><net_src comp="1571" pin="3"/><net_sink comp="3543" pin=0"/></net>

<net id="3547"><net_src comp="3543" pin="1"/><net_sink comp="780" pin=2"/></net>

<net id="3548"><net_src comp="3543" pin="1"/><net_sink comp="1761" pin=8"/></net>

<net id="3552"><net_src comp="1579" pin="3"/><net_sink comp="3549" pin=0"/></net>

<net id="3553"><net_src comp="3549" pin="1"/><net_sink comp="791" pin=2"/></net>

<net id="3557"><net_src comp="1593" pin="2"/><net_sink comp="3554" pin=0"/></net>

<net id="3561"><net_src comp="1599" pin="2"/><net_sink comp="3558" pin=0"/></net>

<net id="3568"><net_src comp="1614" pin="2"/><net_sink comp="3565" pin=0"/></net>

<net id="3569"><net_src comp="3565" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="3573"><net_src comp="1870" pin="1"/><net_sink comp="3570" pin=0"/></net>

<net id="3574"><net_src comp="3570" pin="1"/><net_sink comp="2005" pin=0"/></net>

<net id="3581"><net_src comp="1883" pin="1"/><net_sink comp="3578" pin=0"/></net>

<net id="3582"><net_src comp="3578" pin="1"/><net_sink comp="955" pin=6"/></net>

<net id="3586"><net_src comp="1896" pin="3"/><net_sink comp="3583" pin=0"/></net>

<net id="3587"><net_src comp="3583" pin="1"/><net_sink comp="1986" pin=0"/></net>

<net id="3591"><net_src comp="1925" pin="2"/><net_sink comp="3588" pin=0"/></net>

<net id="3592"><net_src comp="3588" pin="1"/><net_sink comp="1989" pin=0"/></net>

<net id="3593"><net_src comp="3588" pin="1"/><net_sink comp="1993" pin=1"/></net>

<net id="3594"><net_src comp="3588" pin="1"/><net_sink comp="2032" pin=0"/></net>

<net id="3595"><net_src comp="3588" pin="1"/><net_sink comp="2036" pin=1"/></net>

<net id="3599"><net_src comp="1931" pin="2"/><net_sink comp="3596" pin=0"/></net>

<net id="3600"><net_src comp="3596" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="3604"><net_src comp="1936" pin="2"/><net_sink comp="3601" pin=0"/></net>

<net id="3605"><net_src comp="3601" pin="1"/><net_sink comp="2010" pin=0"/></net>

<net id="3606"><net_src comp="3601" pin="1"/><net_sink comp="2015" pin=1"/></net>

<net id="3610"><net_src comp="1942" pin="2"/><net_sink comp="3607" pin=0"/></net>

<net id="3611"><net_src comp="3607" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="3615"><net_src comp="1948" pin="2"/><net_sink comp="3612" pin=0"/></net>

<net id="3616"><net_src comp="3612" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="3620"><net_src comp="1953" pin="2"/><net_sink comp="3617" pin=0"/></net>

<net id="3621"><net_src comp="3617" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="3625"><net_src comp="1958" pin="2"/><net_sink comp="3622" pin=0"/></net>

<net id="3626"><net_src comp="3622" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="3630"><net_src comp="1964" pin="2"/><net_sink comp="3627" pin=0"/></net>

<net id="3631"><net_src comp="3627" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="3635"><net_src comp="1970" pin="2"/><net_sink comp="3632" pin=0"/></net>

<net id="3636"><net_src comp="3632" pin="1"/><net_sink comp="2264" pin=0"/></net>

<net id="3637"><net_src comp="3632" pin="1"/><net_sink comp="2524" pin=1"/></net>

<net id="3641"><net_src comp="624" pin="3"/><net_sink comp="3638" pin=0"/></net>

<net id="3642"><net_src comp="3638" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="3646"><net_src comp="630" pin="3"/><net_sink comp="3643" pin=0"/></net>

<net id="3647"><net_src comp="3643" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="3651"><net_src comp="636" pin="3"/><net_sink comp="3648" pin=0"/></net>

<net id="3652"><net_src comp="3648" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="3656"><net_src comp="642" pin="3"/><net_sink comp="3653" pin=0"/></net>

<net id="3657"><net_src comp="3653" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="3661"><net_src comp="648" pin="3"/><net_sink comp="3658" pin=0"/></net>

<net id="3662"><net_src comp="3658" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="3666"><net_src comp="654" pin="3"/><net_sink comp="3663" pin=0"/></net>

<net id="3667"><net_src comp="3663" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="3671"><net_src comp="660" pin="3"/><net_sink comp="3668" pin=0"/></net>

<net id="3672"><net_src comp="3668" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="3676"><net_src comp="666" pin="3"/><net_sink comp="3673" pin=0"/></net>

<net id="3677"><net_src comp="3673" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="3681"><net_src comp="672" pin="3"/><net_sink comp="3678" pin=0"/></net>

<net id="3682"><net_src comp="3678" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="3686"><net_src comp="1999" pin="2"/><net_sink comp="3683" pin=0"/></net>

<net id="3687"><net_src comp="3683" pin="1"/><net_sink comp="955" pin=4"/></net>

<net id="3691"><net_src comp="2026" pin="2"/><net_sink comp="3688" pin=0"/></net>

<net id="3692"><net_src comp="3688" pin="1"/><net_sink comp="2111" pin=0"/></net>

<net id="3696"><net_src comp="2042" pin="2"/><net_sink comp="3693" pin=0"/></net>

<net id="3697"><net_src comp="3693" pin="1"/><net_sink comp="2119" pin=0"/></net>

<net id="3701"><net_src comp="2091" pin="4"/><net_sink comp="3698" pin=0"/></net>

<net id="3702"><net_src comp="3698" pin="1"/><net_sink comp="2101" pin=0"/></net>

<net id="3706"><net_src comp="2104" pin="2"/><net_sink comp="3703" pin=0"/></net>

<net id="3707"><net_src comp="3703" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="3708"><net_src comp="3703" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="3712"><net_src comp="2114" pin="1"/><net_sink comp="3709" pin=0"/></net>

<net id="3713"><net_src comp="3709" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="3717"><net_src comp="2119" pin="1"/><net_sink comp="3714" pin=0"/></net>

<net id="3718"><net_src comp="3714" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="3722"><net_src comp="1082" pin="2"/><net_sink comp="3719" pin=0"/></net>

<net id="3723"><net_src comp="3719" pin="1"/><net_sink comp="955" pin=5"/></net>

<net id="3727"><net_src comp="507" pin="2"/><net_sink comp="3724" pin=0"/></net>

<net id="3728"><net_src comp="3724" pin="1"/><net_sink comp="955" pin=10"/></net>

<net id="3732"><net_src comp="678" pin="3"/><net_sink comp="3729" pin=0"/></net>

<net id="3733"><net_src comp="3729" pin="1"/><net_sink comp="2190" pin=2"/></net>

<net id="3737"><net_src comp="684" pin="3"/><net_sink comp="3734" pin=0"/></net>

<net id="3738"><net_src comp="3734" pin="1"/><net_sink comp="2190" pin=4"/></net>

<net id="3742"><net_src comp="690" pin="3"/><net_sink comp="3739" pin=0"/></net>

<net id="3743"><net_src comp="3739" pin="1"/><net_sink comp="2190" pin=6"/></net>

<net id="3747"><net_src comp="714" pin="3"/><net_sink comp="3744" pin=0"/></net>

<net id="3748"><net_src comp="3744" pin="1"/><net_sink comp="2227" pin=2"/></net>

<net id="3752"><net_src comp="720" pin="3"/><net_sink comp="3749" pin=0"/></net>

<net id="3753"><net_src comp="3749" pin="1"/><net_sink comp="2227" pin=4"/></net>

<net id="3757"><net_src comp="726" pin="3"/><net_sink comp="3754" pin=0"/></net>

<net id="3758"><net_src comp="3754" pin="1"/><net_sink comp="2227" pin=6"/></net>

<net id="3765"><net_src comp="2129" pin="2"/><net_sink comp="3762" pin=0"/></net>

<net id="3766"><net_src comp="3762" pin="1"/><net_sink comp="868" pin=2"/></net>

<net id="3770"><net_src comp="2135" pin="2"/><net_sink comp="3767" pin=0"/></net>

<net id="3771"><net_src comp="3767" pin="1"/><net_sink comp="2346" pin=1"/></net>

<net id="3772"><net_src comp="3767" pin="1"/><net_sink comp="2397" pin=0"/></net>

<net id="3776"><net_src comp="2141" pin="2"/><net_sink comp="3773" pin=0"/></net>

<net id="3777"><net_src comp="3773" pin="1"/><net_sink comp="2410" pin=1"/></net>

<net id="3778"><net_src comp="3773" pin="1"/><net_sink comp="2423" pin=0"/></net>

<net id="3779"><net_src comp="3773" pin="1"/><net_sink comp="2436" pin=0"/></net>

<net id="3783"><net_src comp="2147" pin="2"/><net_sink comp="3780" pin=0"/></net>

<net id="3784"><net_src comp="3780" pin="1"/><net_sink comp="2289" pin=1"/></net>

<net id="3788"><net_src comp="2165" pin="2"/><net_sink comp="3785" pin=0"/></net>

<net id="3789"><net_src comp="3785" pin="1"/><net_sink comp="2302" pin=0"/></net>

<net id="3790"><net_src comp="3785" pin="1"/><net_sink comp="2315" pin=0"/></net>

<net id="3794"><net_src comp="732" pin="3"/><net_sink comp="3791" pin=0"/></net>

<net id="3795"><net_src comp="3791" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="3799"><net_src comp="738" pin="3"/><net_sink comp="3796" pin=0"/></net>

<net id="3800"><net_src comp="3796" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="3804"><net_src comp="744" pin="3"/><net_sink comp="3801" pin=0"/></net>

<net id="3805"><net_src comp="3801" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="3812"><net_src comp="2180" pin="2"/><net_sink comp="3809" pin=0"/></net>

<net id="3813"><net_src comp="3809" pin="1"/><net_sink comp="880" pin=2"/></net>

<net id="3817"><net_src comp="2529" pin="2"/><net_sink comp="3814" pin=0"/></net>

<net id="3821"><net_src comp="1086" pin="1"/><net_sink comp="3818" pin=0"/></net>

<net id="3822"><net_src comp="3818" pin="1"/><net_sink comp="987" pin=20"/></net>

<net id="3826"><net_src comp="1090" pin="1"/><net_sink comp="3823" pin=0"/></net>

<net id="3827"><net_src comp="3823" pin="1"/><net_sink comp="987" pin=21"/></net>

<net id="3831"><net_src comp="1094" pin="1"/><net_sink comp="3828" pin=0"/></net>

<net id="3832"><net_src comp="3828" pin="1"/><net_sink comp="987" pin=22"/></net>

<net id="3836"><net_src comp="1098" pin="1"/><net_sink comp="3833" pin=0"/></net>

<net id="3837"><net_src comp="3833" pin="1"/><net_sink comp="987" pin=23"/></net>

<net id="3841"><net_src comp="1102" pin="1"/><net_sink comp="3838" pin=0"/></net>

<net id="3842"><net_src comp="3838" pin="1"/><net_sink comp="987" pin=24"/></net>

<net id="3846"><net_src comp="1106" pin="1"/><net_sink comp="3843" pin=0"/></net>

<net id="3847"><net_src comp="3843" pin="1"/><net_sink comp="987" pin=25"/></net>

<net id="3851"><net_src comp="1110" pin="1"/><net_sink comp="3848" pin=0"/></net>

<net id="3852"><net_src comp="3848" pin="1"/><net_sink comp="987" pin=26"/></net>

<net id="3856"><net_src comp="1114" pin="1"/><net_sink comp="3853" pin=0"/></net>

<net id="3857"><net_src comp="3853" pin="1"/><net_sink comp="987" pin=27"/></net>

<net id="3861"><net_src comp="1118" pin="1"/><net_sink comp="3858" pin=0"/></net>

<net id="3862"><net_src comp="3858" pin="1"/><net_sink comp="987" pin=28"/></net>

<net id="3893"><net_src comp="1122" pin="1"/><net_sink comp="3890" pin=0"/></net>

<net id="3894"><net_src comp="3890" pin="1"/><net_sink comp="987" pin=11"/></net>

<net id="3898"><net_src comp="1126" pin="1"/><net_sink comp="3895" pin=0"/></net>

<net id="3899"><net_src comp="3895" pin="1"/><net_sink comp="987" pin=12"/></net>

<net id="3903"><net_src comp="1130" pin="1"/><net_sink comp="3900" pin=0"/></net>

<net id="3904"><net_src comp="3900" pin="1"/><net_sink comp="987" pin=13"/></net>

<net id="3908"><net_src comp="1149" pin="1"/><net_sink comp="3905" pin=0"/></net>

<net id="3909"><net_src comp="3905" pin="1"/><net_sink comp="987" pin=17"/></net>

<net id="3913"><net_src comp="1153" pin="1"/><net_sink comp="3910" pin=0"/></net>

<net id="3914"><net_src comp="3910" pin="1"/><net_sink comp="987" pin=18"/></net>

<net id="3918"><net_src comp="1157" pin="1"/><net_sink comp="3915" pin=0"/></net>

<net id="3919"><net_src comp="3915" pin="1"/><net_sink comp="987" pin=19"/></net>

<net id="3923"><net_src comp="1165" pin="3"/><net_sink comp="3920" pin=0"/></net>

<net id="3924"><net_src comp="3920" pin="1"/><net_sink comp="2574" pin=0"/></net>

<net id="3925"><net_src comp="3920" pin="1"/><net_sink comp="2598" pin=0"/></net>

<net id="3929"><net_src comp="2570" pin="1"/><net_sink comp="3926" pin=0"/></net>

<net id="3930"><net_src comp="3926" pin="1"/><net_sink comp="2581" pin=0"/></net>

<net id="3934"><net_src comp="2574" pin="3"/><net_sink comp="3931" pin=0"/></net>

<net id="3935"><net_src comp="3931" pin="1"/><net_sink comp="2667" pin=0"/></net>

<net id="3939"><net_src comp="2598" pin="3"/><net_sink comp="3936" pin=0"/></net>

<net id="3940"><net_src comp="3936" pin="1"/><net_sink comp="2670" pin=0"/></net>

<net id="3941"><net_src comp="3936" pin="1"/><net_sink comp="2673" pin=0"/></net>

<net id="3942"><net_src comp="3936" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="3946"><net_src comp="2622" pin="4"/><net_sink comp="3943" pin=0"/></net>

<net id="3947"><net_src comp="3943" pin="1"/><net_sink comp="2647" pin=0"/></net>

<net id="3951"><net_src comp="2637" pin="4"/><net_sink comp="3948" pin=0"/></net>

<net id="3952"><net_src comp="3948" pin="1"/><net_sink comp="2657" pin=0"/></net>

<net id="3956"><net_src comp="2650" pin="2"/><net_sink comp="3953" pin=0"/></net>

<net id="3957"><net_src comp="3953" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="3958"><net_src comp="3953" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="3962"><net_src comp="2660" pin="2"/><net_sink comp="3959" pin=0"/></net>

<net id="3963"><net_src comp="3959" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="3964"><net_src comp="3959" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="3965"><net_src comp="3959" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="3969"><net_src comp="526" pin="2"/><net_sink comp="3966" pin=0"/></net>

<net id="3970"><net_src comp="3966" pin="1"/><net_sink comp="1032" pin=3"/></net>

<net id="3974"><net_src comp="531" pin="2"/><net_sink comp="3971" pin=0"/></net>

<net id="3975"><net_src comp="3971" pin="1"/><net_sink comp="1032" pin=2"/></net>

<net id="3976"><net_src comp="3971" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="3980"><net_src comp="2667" pin="1"/><net_sink comp="3977" pin=0"/></net>

<net id="3981"><net_src comp="3977" pin="1"/><net_sink comp="2725" pin=0"/></net>

<net id="3985"><net_src comp="2670" pin="1"/><net_sink comp="3982" pin=0"/></net>

<net id="3986"><net_src comp="3982" pin="1"/><net_sink comp="2711" pin=0"/></net>

<net id="3990"><net_src comp="2702" pin="2"/><net_sink comp="3987" pin=0"/></net>

<net id="3991"><net_src comp="3987" pin="1"/><net_sink comp="1032" pin=4"/></net>

<net id="3998"><net_src comp="2715" pin="1"/><net_sink comp="3995" pin=0"/></net>

<net id="3999"><net_src comp="3995" pin="1"/><net_sink comp="2792" pin=0"/></net>

<net id="4003"><net_src comp="2719" pin="2"/><net_sink comp="4000" pin=0"/></net>

<net id="4007"><net_src comp="2747" pin="4"/><net_sink comp="4004" pin=0"/></net>

<net id="4008"><net_src comp="4004" pin="1"/><net_sink comp="2772" pin=0"/></net>

<net id="4012"><net_src comp="2762" pin="4"/><net_sink comp="4009" pin=0"/></net>

<net id="4013"><net_src comp="4009" pin="1"/><net_sink comp="2782" pin=0"/></net>

<net id="4017"><net_src comp="2775" pin="2"/><net_sink comp="4014" pin=0"/></net>

<net id="4018"><net_src comp="4014" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="4019"><net_src comp="4014" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="4023"><net_src comp="2785" pin="2"/><net_sink comp="4020" pin=0"/></net>

<net id="4024"><net_src comp="4020" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="4025"><net_src comp="4020" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="4026"><net_src comp="4020" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="4030"><net_src comp="560" pin="2"/><net_sink comp="4027" pin=0"/></net>

<net id="4031"><net_src comp="4027" pin="1"/><net_sink comp="1041" pin=3"/></net>

<net id="4035"><net_src comp="565" pin="2"/><net_sink comp="4032" pin=0"/></net>

<net id="4036"><net_src comp="4032" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="4040"><net_src comp="2792" pin="2"/><net_sink comp="4037" pin=0"/></net>

<net id="4041"><net_src comp="4037" pin="1"/><net_sink comp="1041" pin=2"/></net>

<net id="4045"><net_src comp="1165" pin="3"/><net_sink comp="4042" pin=0"/></net>

<net id="4046"><net_src comp="4042" pin="1"/><net_sink comp="2806" pin=0"/></net>

<net id="4047"><net_src comp="4042" pin="1"/><net_sink comp="2830" pin=0"/></net>

<net id="4051"><net_src comp="2802" pin="1"/><net_sink comp="4048" pin=0"/></net>

<net id="4052"><net_src comp="4048" pin="1"/><net_sink comp="2813" pin=0"/></net>

<net id="4056"><net_src comp="2806" pin="3"/><net_sink comp="4053" pin=0"/></net>

<net id="4057"><net_src comp="4053" pin="1"/><net_sink comp="2883" pin=0"/></net>

<net id="4061"><net_src comp="2830" pin="3"/><net_sink comp="4058" pin=0"/></net>

<net id="4062"><net_src comp="4058" pin="1"/><net_sink comp="2886" pin=0"/></net>

<net id="4063"><net_src comp="4058" pin="1"/><net_sink comp="2889" pin=0"/></net>

<net id="4064"><net_src comp="4058" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="4065"><net_src comp="4058" pin="1"/><net_sink comp="2989" pin=1"/></net>

<net id="4069"><net_src comp="2854" pin="4"/><net_sink comp="4066" pin=0"/></net>

<net id="4070"><net_src comp="4066" pin="1"/><net_sink comp="2864" pin=0"/></net>

<net id="4074"><net_src comp="2867" pin="2"/><net_sink comp="4071" pin=0"/></net>

<net id="4075"><net_src comp="4071" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="4076"><net_src comp="4071" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="4077"><net_src comp="4071" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="4081"><net_src comp="587" pin="2"/><net_sink comp="4078" pin=0"/></net>

<net id="4082"><net_src comp="4078" pin="1"/><net_sink comp="1049" pin=2"/></net>

<net id="4083"><net_src comp="4078" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="4096"><net_src comp="2883" pin="1"/><net_sink comp="4093" pin=0"/></net>

<net id="4097"><net_src comp="4093" pin="1"/><net_sink comp="2941" pin=0"/></net>

<net id="4101"><net_src comp="2886" pin="1"/><net_sink comp="4098" pin=0"/></net>

<net id="4102"><net_src comp="4098" pin="1"/><net_sink comp="2927" pin=0"/></net>

<net id="4106"><net_src comp="2918" pin="2"/><net_sink comp="4103" pin=0"/></net>

<net id="4107"><net_src comp="4103" pin="1"/><net_sink comp="1049" pin=6"/></net>

<net id="4114"><net_src comp="2931" pin="1"/><net_sink comp="4111" pin=0"/></net>

<net id="4115"><net_src comp="4111" pin="1"/><net_sink comp="2983" pin=0"/></net>

<net id="4119"><net_src comp="2935" pin="2"/><net_sink comp="4116" pin=0"/></net>

<net id="4123"><net_src comp="2963" pin="4"/><net_sink comp="4120" pin=0"/></net>

<net id="4124"><net_src comp="4120" pin="1"/><net_sink comp="2973" pin=0"/></net>

<net id="4128"><net_src comp="2976" pin="2"/><net_sink comp="4125" pin=0"/></net>

<net id="4129"><net_src comp="4125" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="4130"><net_src comp="4125" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="4131"><net_src comp="4125" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="4135"><net_src comp="609" pin="2"/><net_sink comp="4132" pin=0"/></net>

<net id="4136"><net_src comp="4132" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="4140"><net_src comp="2983" pin="2"/><net_sink comp="4137" pin=0"/></net>

<net id="4141"><net_src comp="4137" pin="1"/><net_sink comp="1060" pin=2"/></net>

<net id="4145"><net_src comp="2989" pin="2"/><net_sink comp="4142" pin=0"/></net>

<net id="4146"><net_src comp="4142" pin="1"/><net_sink comp="1060" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {44 45 46 47 48 49 50 62 63 64 65 66 67 68 83 84 85 86 87 88 89 101 102 103 104 105 106 }
 - Input state : 
	Port: filter_kernel : gmem0 | {14 15 16 17 18 19 20 21 22 32 33 34 35 36 37 38 39 40 51 52 53 54 55 56 57 58 59 }
	Port: filter_kernel : gmem1 | {32 33 34 35 36 37 38 39 40 51 52 53 54 55 56 57 58 59 71 72 73 74 75 76 77 78 79 90 91 92 93 94 95 96 97 98 }
	Port: filter_kernel : input_image | {1 }
	Port: filter_kernel : output_image | {1 }
	Port: filter_kernel : filter | {3 4 }
	Port: filter_kernel : filter_divisor | {1 }
	Port: filter_kernel : width | {1 }
	Port: filter_kernel : height | {1 }
	Port: filter_kernel : channels | {1 }
  - Chain level:
	State 1
		smax26 : 1
		store_ln85 : 1
		store_ln0 : 1
	State 2
		zext_ln58 : 1
		mul_ln58 : 2
	State 3
		sub_ln58 : 1
		call_ln58 : 2
	State 4
	State 5
		trunc_ln85 : 1
		sub_ln85_1 : 1
		trunc_ln85_1 : 2
		sext_ln85 : 1
		sext_ln85_1 : 1
		sext_ln85_2 : 1
		bound67 : 1
		tmp_s : 2
		smax105 : 1
		sub_ln85_3 : 2
		sub_ln85_3_cast : 3
	State 6
		add_ln85_1 : 1
		zext_ln85 : 1
		icmp_ln85 : 2
		add_ln85 : 1
		br_ln85 : 3
		cmp155 : 2
		cmp237 : 1
		and_ln155 : 3
	State 7
		zext_ln87_1 : 1
		icmp_ln87 : 2
		indvars_iv_next122 : 1
		br_ln87 : 3
		zext_ln87 : 1
	State 8
		icmp_ln89 : 1
		add_ln89_1 : 1
		br_ln89 : 2
		trunc_ln89 : 1
		add_ln89 : 1
		icmp_ln90 : 1
		xor_ln89 : 2
		and_ln89 : 2
		select_ln89_1 : 2
		indvars_iv_next62 : 2
		j_1_cast_not : 2
		cond292 : 2
		br_ln99 : 1
	State 9
		zext_ln91 : 1
		icmp_ln91 : 2
		add_ln91 : 1
		br_ln91 : 3
		tmp : 1
		tmp_1 : 1
		select_ln93 : 2
		tmp_3 : 1
		tmp_4 : 1
		select_ln93_1 : 2
		tmp_6 : 1
		tmp_7 : 1
		select_ln93_2 : 2
		window_18 : 3
		switch_ln93 : 1
		store_ln93 : 4
		store_ln93 : 4
		store_ln93 : 4
		switch_ln93 : 1
		store_ln93 : 4
		store_ln93 : 4
		store_ln93 : 4
		switch_ln93 : 1
		store_ln93 : 4
		store_ln93 : 4
		store_ln93 : 4
		switch_ln93 : 1
		store_ln93 : 4
		store_ln93 : 4
		store_ln93 : 4
		switch_ln93 : 1
		store_ln93 : 4
		store_ln93 : 4
		store_ln93 : 4
		switch_ln93 : 1
		store_ln93 : 4
		store_ln93 : 4
		store_ln93 : 4
	State 10
	State 11
		sext_ln114 : 1
		zext_ln114 : 1
		icmp_ln114_1 : 2
		br_ln114 : 3
		trunc_ln114 : 1
		trunc_ln114_1 : 1
		icmp_ln114 : 2
		select_ln114 : 3
		zext_ln114_2 : 4
		icmp_ln114_2 : 1
		select_ln114_1 : 2
		zext_ln114_3 : 3
		sub_ln114 : 4
		add_ln115 : 1
		add_ln119 : 5
		add_ln114 : 1
		add_ln114_1 : 1
		add_ln114_2 : 1
		add_ln114_3 : 1
		add_ln114_4 : 1
		line_buffer_addr : 1
		line_buffer_1_addr : 1
		line_buffer_2_addr : 1
		line_buffer_3_addr : 1
		line_buffer_4_addr : 1
		line_buffer_5_addr : 1
		line_buffer_6_addr : 1
		line_buffer_7_addr : 1
		line_buffer_8_addr : 1
		line_buffer_load : 2
		line_buffer_1_load : 2
		line_buffer_2_load : 2
		line_buffer_3_load : 2
		line_buffer_4_load : 2
		line_buffer_5_load : 2
		line_buffer_6_load : 2
		line_buffer_7_load : 2
		line_buffer_8_load : 2
	State 12
		select_ln114_2 : 1
		xor_ln114 : 2
		add_ln119_2 : 1
		select_ln114_3 : 1
		sext_ln119 : 2
		sub_ln119 : 3
		umax106 : 1
		xor_ln119 : 2
	State 13
		tmp_12 : 1
		sub_ln115_1 : 2
		select_ln115 : 3
		shl_ln1 : 4
		sext_ln116 : 5
		add_ln116 : 6
		trunc_ln3 : 7
	State 14
		gmem0_addr : 1
		axie4_data_req : 2
	State 15
	State 16
	State 17
	State 18
	State 19
		zext_ln114_4 : 1
		mul_ln114 : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		icmp_ln135 : 1
		add_ln135 : 1
		br_ln135 : 2
		sel_tmp : 1
		sel_tmp1 : 1
		tmp60 : 2
		sel_tmp11 : 1
		sel_tmp12 : 1
		sel_tmp13 : 2
		line_buffer_3_load_1 : 1
		line_buffer_4_load_1 : 1
		line_buffer_5_load_1 : 1
	State 26
		zext_ln136 : 1
		icmp_ln136 : 2
		add_ln136 : 1
		br_ln136 : 3
		trunc_ln136 : 1
		tmp_5 : 2
		tmp_8 : 2
		tmp_10 : 2
		tmp_11 : 3
		storemerge : 4
		sel_tmp2 : 1
		sel_tmp3 : 1
		tmp61 : 2
		sel_tmp6 : 2
		storemerge349 : 5
		sel_tmp14 : 2
		storemerge346 : 5
		sel_tmp22 : 2
		storemerge343 : 5
		sel_tmp27 : 1
		sel_tmp29 : 1
		tmp62 : 2
		sel_tmp30 : 2
		storemerge341 : 5
		empty_53 : 2
		tmp_22 : 1
		tmp_23 : 2
		empty_54 : 3
		storemerge338 : 4
		sel_tmp38 : 2
		storemerge335 : 5
		sel_tmp46 : 2
		storemerge331 : 5
		sel_tmp50 : 2
		storemerge328 : 5
		sel_tmp54 : 2
		storemerge325 : 5
		store_ln136 : 6
		store_ln135 : 6
		store_ln135 : 6
		store_ln136 : 6
		store_ln135 : 6
		store_ln135 : 6
		store_ln136 : 6
		store_ln135 : 6
		store_ln136 : 5
	State 27
		call_ln149 : 1
	State 28
	State 29
		store_ln149 : 1
		store_ln149 : 1
		store_ln149 : 1
		and_ln155_2 : 1
		and_ln155_1 : 1
		br_ln155 : 1
		call_ln0 : 1
	State 30
		tmp_19 : 1
		tmp_21 : 1
		trunc_ln217 : 1
	State 31
		tmp_20 : 1
		sub_ln216_1 : 2
		axie4_idx : 3
		trunc_ln217_1 : 1
		zext_ln217_1 : 2
		sub_ln217 : 3
		byte_offset : 4
		shl_ln3 : 4
		sext_ln219 : 5
		add_ln219 : 6
		trunc_ln9 : 7
		add_ln220 : 6
		trunc_ln1 : 7
	State 32
		gmem0_addr_1 : 1
		input_axie4_data_req : 2
		gmem1_addr : 1
		output_axie4_data_req : 2
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		add_ln222 : 1
		add_ln222_cast80 : 2
		empty_57 : 2
		empty_58 : 3
		umax : 4
		sub_ln222 : 5
	State 42
	State 43
	State 44
		trunc_ln232 : 1
		icmp_ln232 : 1
	State 45
		write_ln230 : 1
	State 46
	State 47
	State 48
	State 49
	State 50
		shl_ln7 : 1
		sext_ln234 : 2
		add_ln234_1 : 3
		trunc_ln4 : 4
		add_ln235 : 3
		trunc_ln5 : 4
	State 51
		gmem0_addr_2 : 1
		next_input_axie4_data_req : 2
		gmem1_addr_2 : 1
		next_output_axie4_data_req : 2
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
		call_ln235 : 1
	State 61
	State 62
	State 63
		write_ln245 : 1
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
		tmp_16 : 1
		tmp_18 : 1
		trunc_ln183 : 1
	State 70
		tmp_17 : 1
		sub_ln182_1 : 2
		axie4_idx_1 : 3
		trunc_ln183_1 : 1
		zext_ln183_1 : 2
		sub_ln183 : 3
		byte_offset_1 : 4
		shl_ln4 : 4
		sext_ln186 : 5
		add_ln186 : 6
		trunc_ln : 7
	State 71
		gmem1_addr_1 : 1
		axie4_data_1_req : 2
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
		add_ln188 : 1
		empty_55 : 2
		add_ln188_cast : 2
		empty_56 : 3
		umax1 : 4
		sub_ln188 : 5
	State 81
	State 82
	State 83
		trunc_ln200 : 1
		icmp_ln200 : 1
	State 84
		write_ln197 : 1
	State 85
	State 86
	State 87
	State 88
	State 89
		shl_ln8 : 1
		sext_ln202 : 2
		add_ln202_1 : 3
		trunc_ln2 : 4
	State 90
		gmem1_addr_3 : 1
		next_axie4_data_req : 2
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
		call_ln202 : 1
	State 100
	State 101
	State 102
		write_ln212 : 1
	State 103
	State 104
	State 105
	State 106


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                   Functional Unit                                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                  grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907                 |    0    | 1.24686 |   312   |    82   |
|          | grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922 |    0    |    0    |   328   |   515   |
|          |   grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939  |    0    | 6.95164 |   670   |   737   |
|          |        grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955       |    7    |    0    |   1320  |   1908  |
|   call   |                 grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970                |    0    |    0    |    26   |    58   |
|          |                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |    45   |  10.314 |   5160  |   7133  |
|          |                grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032                |    0    |    0    |   414   |   1878  |
|          |                grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041                |    0    |    0    |   295   |   1051  |
|          |                grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049                |    0    |    0    |   189   |   1041  |
|          |                grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060                |    0    |    0    |   205   |   713   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     grp_fu_1161                                    |    0    |    0    |    0    |    39   |
|          |                                     sub_fu_1358                                    |    0    |    0    |    0    |    39   |
|          |                                   sub192_fu_1363                                   |    0    |    0    |    0    |    39   |
|          |                                 add_ln85_1_fu_1467                                 |    0    |    0    |    0    |    39   |
|          |                                  add_ln85_fu_1481                                  |    0    |    0    |    0    |    38   |
|          |                             indvars_iv_next122_fu_1513                             |    0    |    0    |    0    |    38   |
|          |                                 add_ln89_1_fu_1537                                 |    0    |    0    |    0    |    11   |
|          |                                  add_ln89_fu_1547                                  |    0    |    0    |    0    |    10   |
|          |                                  add_ln91_fu_1614                                  |    0    |    0    |    0    |    10   |
|          |                                  add_ln115_fu_1931                                 |    0    |    0    |    0    |    39   |
|          |                                  add_ln119_fu_1936                                 |    0    |    0    |    0    |    39   |
|          |                                  add_ln114_fu_1942                                 |    0    |    0    |    0    |    39   |
|          |                                 add_ln114_1_fu_1948                                |    0    |    0    |    0    |    71   |
|          |                                 add_ln114_2_fu_1953                                |    0    |    0    |    0    |    70   |
|          |                                 add_ln114_3_fu_1958                                |    0    |    0    |    0    |    39   |
|          |                                 add_ln114_4_fu_1964                                |    0    |    0    |    0    |    39   |
|    add   |                                 add_ln119_2_fu_2005                                |    0    |    0    |    0    |    32   |
|          |                                  add_ln116_fu_2086                                 |    0    |    0    |    0    |    71   |
|          |                                  add_ln135_fu_2129                                 |    0    |    0    |    0    |    10   |
|          |                                  add_ln136_fu_2180                                 |    0    |    0    |    0    |    38   |
|          |                                  add_ln219_fu_2617                                 |    0    |    0    |    0    |    71   |
|          |                                  add_ln220_fu_2632                                 |    0    |    0    |    0    |    71   |
|          |                                  add_ln222_fu_2676                                 |    0    |    0    |    0    |    13   |
|          |                                  add_ln232_fu_2711                                 |    0    |    0    |    0    |    39   |
|          |                                  add_ln234_fu_2725                                 |    0    |    0    |    0    |    35   |
|          |                                 add_ln234_1_fu_2742                                |    0    |    0    |    0    |    71   |
|          |                                  add_ln235_fu_2757                                 |    0    |    0    |    0    |    71   |
|          |                             remaining_channels_fu_2792                             |    0    |    0    |    0    |    38   |
|          |                                  add_ln186_fu_2849                                 |    0    |    0    |    0    |    71   |
|          |                                  add_ln188_fu_2892                                 |    0    |    0    |    0    |    13   |
|          |                                  add_ln200_fu_2927                                 |    0    |    0    |    0    |    39   |
|          |                                  add_ln202_fu_2941                                 |    0    |    0    |    0    |    35   |
|          |                                 add_ln202_1_fu_2958                                |    0    |    0    |    0    |    71   |
|          |                            remaining_channels_1_fu_2983                            |    0    |    0    |    0    |    38   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   cmp2538_fu_1259                                  |    0    |    0    |    0    |    39   |
|          |                                  empty_50_fu_1265                                  |    0    |    0    |    0    |    39   |
|          |                                  icmp_ln85_fu_1476                                 |    0    |    0    |    0    |    39   |
|          |                                   cmp155_fu_1487                                   |    0    |    0    |    0    |    39   |
|          |                                   cmp237_fu_1492                                   |    0    |    0    |    0    |    38   |
|          |                                  icmp_ln87_fu_1508                                 |    0    |    0    |    0    |    39   |
|          |                                  icmp_ln89_fu_1531                                 |    0    |    0    |    0    |    11   |
|          |                                  icmp_ln90_fu_1553                                 |    0    |    0    |    0    |    10   |
|          |                                  icmp_ln99_fu_1599                                 |    0    |    0    |    0    |    38   |
|          |                                  icmp_ln91_fu_1609                                 |    0    |    0    |    0    |    39   |
|          |                                icmp_ln114_1_fu_1878                                |    0    |    0    |    0    |    39   |
|          |                                 icmp_ln114_fu_1891                                 |    0    |    0    |    0    |    39   |
|          |                                icmp_ln114_2_fu_1907                                |    0    |    0    |    0    |    70   |
|          |                                   cmp193_fu_1970                                   |    0    |    0    |    0    |    39   |
|          |                                icmp_ln114_3_fu_1989                                |    0    |    0    |    0    |    71   |
|          |                                icmp_ln114_4_fu_2010                                |    0    |    0    |    0    |    39   |
|   icmp   |                                  empty_52_fu_2032                                  |    0    |    0    |    0    |    71   |
|          |                                 icmp_ln135_fu_2123                                 |    0    |    0    |    0    |    10   |
|          |                                   sel_tmp_fu_2135                                  |    0    |    0    |    0    |    10   |
|          |                                  sel_tmp1_fu_2141                                  |    0    |    0    |    0    |    10   |
|          |                                  sel_tmp11_fu_2153                                 |    0    |    0    |    0    |    10   |
|          |                                  sel_tmp12_fu_2159                                 |    0    |    0    |    0    |    10   |
|          |                                 icmp_ln136_fu_2175                                 |    0    |    0    |    0    |    39   |
|          |                                  sel_tmp2_fu_2271                                  |    0    |    0    |    0    |    38   |
|          |                                  sel_tmp3_fu_2277                                  |    0    |    0    |    0    |    38   |
|          |                                  sel_tmp27_fu_2328                                 |    0    |    0    |    0    |    38   |
|          |                                  sel_tmp29_fu_2334                                 |    0    |    0    |    0    |    38   |
|          |                                  empty_54_fu_2383                                  |    0    |    0    |    0    |    38   |
|          |                                 icmp_ln155_fu_2518                                 |    0    |    0    |    0    |    38   |
|          |                                  empty_58_fu_2690                                  |    0    |    0    |    0    |    39   |
|          |                                 icmp_ln232_fu_2719                                 |    0    |    0    |    0    |    39   |
|          |                                  empty_56_fu_2906                                  |    0    |    0    |    0    |    40   |
|          |                                 icmp_ln200_fu_2935                                 |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  mul_ln58_fu_1070                                  |    4    |    0    |    0    |    24   |
|    mul   |                                   bound67_fu_1074                                  |    4    |    0    |    0    |    21   |
|          |                                     grp_fu_1078                                    |    3    |    0    |    0    |    21   |
|          |                                     grp_fu_1082                                    |    16   |    0    |   362   |   194   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   smax26_fu_1271                                   |    0    |    0    |    0    |    31   |
|          |                                    smax_fu_1289                                    |    0    |    0    |    0    |    31   |
|          |                                 select_ln85_fu_1407                                |    0    |    0    |    0    |    32   |
|          |                                   smax105_fu_1443                                  |    0    |    0    |    0    |    32   |
|          |                                select_ln89_1_fu_1571                               |    0    |    0    |    0    |    2    |
|          |                              indvars_iv_next62_fu_1579                             |    0    |    0    |    0    |    2    |
|          |                                 select_ln93_fu_1660                                |    0    |    0    |    0    |    8    |
|          |                                select_ln93_1_fu_1707                               |    0    |    0    |    0    |    8    |
|          |                                select_ln93_2_fu_1754                               |    0    |    0    |    0    |    8    |
|          |                                select_ln114_fu_1896                                |    0    |    0    |    0    |    31   |
|          |                               select_ln114_1_fu_1913                               |    0    |    0    |    0    |    62   |
|          |                               select_ln114_2_fu_1993                               |    0    |    0    |    0    |    64   |
|          |                               select_ln114_3_fu_2015                               |    0    |    0    |    0    |    32   |
|          |                                   umax106_fu_2036                                  |    0    |    0    |    0    |    64   |
|          |                                select_ln115_fu_2066                                |    0    |    0    |    0    |    28   |
|  select  |                                 storemerge_fu_2264                                 |    0    |    0    |    0    |    8    |
|          |                                storemerge349_fu_2294                               |    0    |    0    |    0    |    8    |
|          |                                storemerge346_fu_2307                               |    0    |    0    |    0    |    8    |
|          |                                storemerge343_fu_2320                               |    0    |    0    |    0    |    8    |
|          |                                storemerge341_fu_2351                               |    0    |    0    |    0    |    8    |
|          |                                storemerge338_fu_2389                               |    0    |    0    |    0    |    8    |
|          |                                storemerge335_fu_2402                               |    0    |    0    |    0    |    8    |
|          |                                storemerge331_fu_2415                               |    0    |    0    |    0    |    8    |
|          |                                storemerge328_fu_2428                               |    0    |    0    |    0    |    8    |
|          |                                storemerge325_fu_2441                               |    0    |    0    |    0    |    8    |
|          |                                  axie4_idx_fu_2574                                 |    0    |    0    |    0    |    28   |
|          |                                 byte_offset_fu_2598                                |    0    |    0    |    0    |    5    |
|          |                                    umax_fu_2695                                    |    0    |    0    |    0    |    5    |
|          |                                 axie4_idx_1_fu_2806                                |    0    |    0    |    0    |    28   |
|          |                                byte_offset_1_fu_2830                               |    0    |    0    |    0    |    5    |
|          |                                    umax1_fu_2911                                   |    0    |    0    |    0    |    5    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     grp_fu_1229                                    |    0    |    0    |    0    |    39   |
|          |                                     grp_fu_1245                                    |    0    |    0    |    0    |    35   |
|          |                                  sub_ln58_fu_1314                                  |    0    |    0    |    0    |    71   |
|          |                                  sub_ln85_fu_1368                                  |    0    |    0    |    0    |    39   |
|          |                                 sub_ln85_1_fu_1377                                 |    0    |    0    |    0    |    39   |
|          |                                 sub_ln85_2_fu_1430                                 |    0    |    0    |    0    |    32   |
|    sub   |                                 sub_ln85_3_fu_1451                                 |    0    |    0    |    0    |    32   |
|          |                                  sub_ln114_fu_1925                                 |    0    |    0    |    0    |    71   |
|          |                                  sub_ln119_fu_2026                                 |    0    |    0    |    0    |    33   |
|          |                                  sub_ln217_fu_2592                                 |    0    |    0    |    0    |    13   |
|          |                                  sub_ln222_fu_2702                                 |    0    |    0    |    0    |    13   |
|          |                                  sub_ln183_fu_2824                                 |    0    |    0    |    0    |    13   |
|          |                                  sub_ln188_fu_2918                                 |    0    |    0    |    0    |    13   |
|          |                                   sub342_fu_2989                                   |    0    |    0    |    0    |    13   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  xor_ln85_fu_1402                                  |    0    |    0    |    0    |    32   |
|          |                                  xor_ln89_fu_1559                                  |    0    |    0    |    0    |    2    |
|    xor   |                                j_1_cast_not_fu_1587                                |    0    |    0    |    0    |    2    |
|          |                                  xor_ln114_fu_1999                                 |    0    |    0    |    0    |    64   |
|          |                                  xor_ln119_fu_2042                                 |    0    |    0    |    0    |    64   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     tmp_fu_1620                                    |    0    |    0    |    0    |    9    |
|          |                                    tmp_1_fu_1640                                   |    0    |    0    |    0    |    9    |
|          |                                    tmp_3_fu_1667                                   |    0    |    0    |    0    |    9    |
|          |                                    tmp_4_fu_1687                                   |    0    |    0    |    0    |    9    |
|          |                                    tmp_6_fu_1714                                   |    0    |    0    |    0    |    9    |
| sparsemux|                                    tmp_7_fu_1734                                   |    0    |    0    |    0    |    9    |
|          |                                  window_18_fu_1761                                 |    0    |    0    |    0    |    9    |
|          |                                    tmp_5_fu_2190                                   |    0    |    0    |    0    |    9    |
|          |                                    tmp_8_fu_2207                                   |    0    |    0    |    0    |    9    |
|          |                                   tmp_10_fu_2227                                   |    0    |    0    |    0    |    9    |
|          |                                   tmp_11_fu_2244                                   |    0    |    0    |    0    |    9    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  and_ln155_fu_1498                                 |    0    |    0    |    0    |    2    |
|          |                                  and_ln89_fu_1565                                  |    0    |    0    |    0    |    2    |
|          |                                  sel_tmp13_fu_2165                                 |    0    |    0    |    0    |    2    |
|          |                                  sel_tmp14_fu_2302                                 |    0    |    0    |    0    |    2    |
|          |                                  sel_tmp22_fu_2315                                 |    0    |    0    |    0    |    2    |
|          |                                    tmp62_fu_2340                                   |    0    |    0    |    0    |    2    |
|    and   |                                  sel_tmp30_fu_2346                                 |    0    |    0    |    0    |    2    |
|          |                                  sel_tmp38_fu_2397                                 |    0    |    0    |    0    |    2    |
|          |                                  sel_tmp46_fu_2410                                 |    0    |    0    |    0    |    2    |
|          |                                  sel_tmp50_fu_2423                                 |    0    |    0    |    0    |    2    |
|          |                                  sel_tmp54_fu_2436                                 |    0    |    0    |    0    |    2    |
|          |                                 and_ln155_2_fu_2524                                |    0    |    0    |    0    |    2    |
|          |                                 and_ln155_1_fu_2529                                |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   cond292_fu_1593                                  |    0    |    0    |    0    |    2    |
|          |                                    tmp60_fu_2147                                   |    0    |    0    |    0    |    2    |
|    or    |                                    tmp61_fu_2283                                   |    0    |    0    |    0    |    2    |
|          |                                  sel_tmp6_fu_2289                                  |    0    |    0    |    0    |    2    |
|          |                                  empty_53_fu_2359                                  |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              channels_read_read_fu_464                             |    0    |    0    |    0    |    0    |
|          |                               height_read_read_fu_470                              |    0    |    0    |    0    |    0    |
|          |                               width_read_read_fu_476                               |    0    |    0    |    0    |    0    |
|          |                           filter_divisor_read_read_fu_482                          |    0    |    0    |    0    |    0    |
|          |                            output_image_read_read_fu_488                           |    0    |    0    |    0    |    0    |
|          |                            input_image_read_read_fu_494                            |    0    |    0    |    0    |    0    |
|   read   |                               axie4_data_read_fu_507                               |    0    |    0    |    0    |    0    |
|          |                            input_axie4_data_read_fu_526                            |    0    |    0    |    0    |    0    |
|          |                            output_axie4_data_read_fu_531                           |    0    |    0    |    0    |    0    |
|          |                          next_input_axie4_data_read_fu_560                         |    0    |    0    |    0    |    0    |
|          |                         next_output_axie4_data_read_fu_565                         |    0    |    0    |    0    |    0    |
|          |                              axie4_data_4_read_fu_587                              |    0    |    0    |    0    |    0    |
|          |                             next_axie4_data_read_fu_609                            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 grp_readreq_fu_500                                 |    0    |    0    |    0    |    0    |
|  readreq |                                 grp_readreq_fu_512                                 |    0    |    0    |    0    |    0    |
|          |                                 grp_readreq_fu_546                                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                grp_writeresp_fu_519                                |    0    |    0    |    0    |    0    |
| writeresp|                                grp_writeresp_fu_553                                |    0    |    0    |    0    |    0    |
|          |                                grp_writeresp_fu_580                                |    0    |    0    |    0    |    0    |
|          |                                grp_writeresp_fu_602                                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              write_ln230_write_fu_537                              |    0    |    0    |    0    |    0    |
|   write  |                              write_ln245_write_fu_571                              |    0    |    0    |    0    |    0    |
|          |                              write_ln197_write_fu_593                              |    0    |    0    |    0    |    0    |
|          |                              write_ln212_write_fu_615                              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     grp_fu_1165                                    |    0    |    0    |    0    |    0    |
| bitselect|                                   tmp_13_fu_1435                                   |    0    |    0    |    0    |    0    |
|          |                                   tmp_14_fu_2048                                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     grp_fu_1173                                    |    0    |    0    |    0    |    0    |
|          |                                     grp_fu_1235                                    |    0    |    0    |    0    |    0    |
|          |                                   tmp_15_fu_2056                                   |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln3_fu_2091                                 |    0    |    0    |    0    |    0    |
|          |                                   tmp_22_fu_2365                                   |    0    |    0    |    0    |    0    |
|partselect|                                  trunc_ln9_fu_2622                                 |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln1_fu_2637                                 |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln4_fu_2747                                 |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln5_fu_2762                                 |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln_fu_2854                                  |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln2_fu_2963                                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                    empty_fu_1251                                   |    0    |    0    |    0    |    0    |
|          |                                  empty_49_fu_1255                                  |    0    |    0    |    0    |    0    |
|          |                                 trunc_ln85_fu_1373                                 |    0    |    0    |    0    |    0    |
|          |                                trunc_ln85_1_fu_1383                                |    0    |    0    |    0    |    0    |
|          |                                 trunc_ln89_fu_1543                                 |    0    |    0    |    0    |    0    |
|          |                                 trunc_ln114_fu_1883                                |    0    |    0    |    0    |    0    |
|          |                                trunc_ln114_1_fu_1887                               |    0    |    0    |    0    |    0    |
|   trunc  |                                 trunc_ln136_fu_2186                                |    0    |    0    |    0    |    0    |
|          |                                 trunc_ln217_fu_2570                                |    0    |    0    |    0    |    0    |
|          |                                trunc_ln217_1_fu_2584                               |    0    |    0    |    0    |    0    |
|          |                                  empty_57_fu_2686                                  |    0    |    0    |    0    |    0    |
|          |                                 trunc_ln232_fu_2715                                |    0    |    0    |    0    |    0    |
|          |                                 trunc_ln183_fu_2802                                |    0    |    0    |    0    |    0    |
|          |                                trunc_ln183_1_fu_2816                               |    0    |    0    |    0    |    0    |
|          |                                  empty_55_fu_2898                                  |    0    |    0    |    0    |    0    |
|          |                                 trunc_ln200_fu_2931                                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  zext_ln58_fu_1295                                 |    0    |    0    |    0    |    0    |
|          |                                 zext_ln58_2_fu_1300                                |    0    |    0    |    0    |    0    |
|          |                                 zext_ln58_3_fu_1304                                |    0    |    0    |    0    |    0    |
|          |                                 zext_ln58_1_fu_1354                                |    0    |    0    |    0    |    0    |
|          |                                width_cast58_fu_1418                                |    0    |    0    |    0    |    0    |
|          |                                  zext_ln85_fu_1472                                 |    0    |    0    |    0    |    0    |
|          |                                 zext_ln87_1_fu_1504                                |    0    |    0    |    0    |    0    |
|          |                                  zext_ln87_fu_1519                                 |    0    |    0    |    0    |    0    |
|          |                                  zext_ln91_fu_1605                                 |    0    |    0    |    0    |    0    |
|          |                                 zext_ln114_fu_1874                                 |    0    |    0    |    0    |    0    |
|   zext   |                                zext_ln114_2_fu_1903                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln114_3_fu_1921                                |    0    |    0    |    0    |    0    |
|          |                           indvars_iv_next122_cast_fu_1974                          |    0    |    0    |    0    |    0    |
|          |                                zext_ln114_1_fu_1986                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln114_4_fu_2114                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln114_5_fu_2119                                |    0    |    0    |    0    |    0    |
|          |                                 zext_ln136_fu_2171                                 |    0    |    0    |    0    |    0    |
|          |                                 zext_ln217_fu_2581                                 |    0    |    0    |    0    |    0    |
|          |                                zext_ln217_1_fu_2588                                |    0    |    0    |    0    |    0    |
|          |                                 zext_ln183_fu_2813                                 |    0    |    0    |    0    |    0    |
|          |                                zext_ln183_1_fu_2820                                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                    p_shl_fu_1307                                   |    0    |    0    |    0    |    0    |
|          |                                   shl_ln_fu_1387                                   |    0    |    0    |    0    |    0    |
|          |                                    tmp_s_fu_1422                                   |    0    |    0    |    0    |    0    |
|          |                                   shl_ln1_fu_2074                                  |    0    |    0    |    0    |    0    |
|bitconcatenate|                                   tmp_23_fu_2375                                   |    0    |    0    |    0    |    0    |
|          |                                   shl_ln3_fu_2605                                  |    0    |    0    |    0    |    0    |
|          |                                   shl_ln7_fu_2730                                  |    0    |    0    |    0    |    0    |
|          |                                   shl_ln4_fu_2837                                  |    0    |    0    |    0    |    0    |
|          |                                   shl_ln8_fu_2946                                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  sext_ln75_fu_1348                                 |    0    |    0    |    0    |    0    |
|          |                                 sext_ln75_1_fu_1351                                |    0    |    0    |    0    |    0    |
|          |                                  sext_ln85_fu_1394                                 |    0    |    0    |    0    |    0    |
|          |                                 sext_ln85_1_fu_1398                                |    0    |    0    |    0    |    0    |
|          |                                 sext_ln85_2_fu_1414                                |    0    |    0    |    0    |    0    |
|          |                               sub_ln85_3_cast_fu_1457                              |    0    |    0    |    0    |    0    |
|          |                                 sext_ln114_fu_1870                                 |    0    |    0    |    0    |    0    |
|          |                                 sext_ln119_fu_2022                                 |    0    |    0    |    0    |    0    |
|          |                                 sext_ln116_fu_2082                                 |    0    |    0    |    0    |    0    |
|          |                                sext_ln116_1_fu_2101                                |    0    |    0    |    0    |    0    |
|          |                                sext_ln114_1_fu_2111                                |    0    |    0    |    0    |    0    |
|          |                                 sext_ln219_fu_2613                                 |    0    |    0    |    0    |    0    |
|          |                                sext_ln219_1_fu_2647                                |    0    |    0    |    0    |    0    |
|          |                                 sext_ln220_fu_2657                                 |    0    |    0    |    0    |    0    |
|   sext   |                                 sext_ln216_fu_2667                                 |    0    |    0    |    0    |    0    |
|          |                                 sext_ln217_fu_2670                                 |    0    |    0    |    0    |    0    |
|          |                                sext_ln217_1_fu_2673                                |    0    |    0    |    0    |    0    |
|          |                              add_ln222_cast80_fu_2682                              |    0    |    0    |    0    |    0    |
|          |                                 sext_ln234_fu_2738                                 |    0    |    0    |    0    |    0    |
|          |                                sext_ln234_1_fu_2772                                |    0    |    0    |    0    |    0    |
|          |                                 sext_ln235_fu_2782                                 |    0    |    0    |    0    |    0    |
|          |                                 sext_ln186_fu_2845                                 |    0    |    0    |    0    |    0    |
|          |                                sext_ln186_1_fu_2864                                |    0    |    0    |    0    |    0    |
|          |                                 sext_ln182_fu_2883                                 |    0    |    0    |    0    |    0    |
|          |                                 sext_ln183_fu_2886                                 |    0    |    0    |    0    |    0    |
|          |                                 sext_ln188_fu_2889                                 |    0    |    0    |    0    |    0    |
|          |                               add_ln188_cast_fu_2902                               |    0    |    0    |    0    |    0    |
|          |                                 sext_ln202_fu_2954                                 |    0    |    0    |    0    |    0    |
|          |                                sext_ln202_1_fu_2973                                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                    |    79   | 18.5125 |   9281  |  19321  |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
| line_buffer |    1   |    0   |    0   |    0   |
|line_buffer_1|    1   |    0   |    0   |    0   |
|line_buffer_2|    1   |    0   |    0   |    0   |
|line_buffer_3|    1   |    0   |    0   |    0   |
|line_buffer_4|    1   |    0   |    0   |    0   |
|line_buffer_5|    1   |    0   |    0   |    0   |
|line_buffer_6|    1   |    0   |    0   |    0   |
|line_buffer_7|    1   |    0   |    0   |    0   |
|line_buffer_8|    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    9   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|         add_ln114_1_reg_3612        |   64   |
|         add_ln114_2_reg_3617        |   63   |
|         add_ln114_3_reg_3622        |   32   |
|         add_ln114_4_reg_3627        |   32   |
|          add_ln114_reg_3607         |   32   |
|          add_ln115_reg_3596         |   32   |
|          add_ln119_reg_3601         |   32   |
|          add_ln135_reg_3762         |    2   |
|          add_ln136_reg_3809         |   31   |
|         add_ln85_1_reg_3483         |   32   |
|          add_ln85_reg_3491          |   31   |
|         add_ln89_1_reg_3531         |    3   |
|          add_ln91_reg_3565          |    2   |
|         and_ln155_1_reg_3814        |    1   |
|          and_ln155_reg_3501         |    1   |
|          and_ln89_reg_3536          |    1   |
|    axie4_data300_0_lcssa_reg_897    |   128  |
|      axie4_data_3_loc_reg_3146      |   128  |
|        axie4_data_4_reg_4078        |   128  |
|         axie4_data_reg_3724         |   128  |
|         axie4_idx_1_reg_4053        |   28   |
|          axie4_idx_reg_3931         |   28   |
|           bound67_reg_3461          |   63   |
|        byte_offset_1_reg_4058       |    5   |
|         byte_offset_reg_3936        |    5   |
|        channels_read_reg_3067       |   32   |
|           cmp155_reg_3496           |    1   |
|           cmp193_reg_3632           |    1   |
|           cmp2538_reg_3353          |    1   |
|             col_reg_753             |   31   |
|           cond292_reg_3554          |    1   |
|          empty_49_reg_3121          |   31   |
|          empty_50_reg_3359          |    1   |
|     filter_divisor_read_reg_3101    |   32   |
|        gmem0_addr_1_reg_3953        |   128  |
|        gmem0_addr_2_reg_4014        |   128  |
|         gmem0_addr_reg_3703         |   128  |
|        gmem1_addr_1_reg_4071        |   128  |
|        gmem1_addr_2_reg_4020        |   128  |
|        gmem1_addr_3_reg_4125        |   128  |
|         gmem1_addr_reg_3959         |   128  |
|         height_read_reg_3086        |   32   |
|             i_2_reg_864             |    2   |
|              i_reg_776              |    2   |
|         icmp_ln200_reg_4116         |    1   |
|         icmp_ln232_reg_4000         |    1   |
|          icmp_ln99_reg_3558         |    1   |
|       indvar_flatten55_reg_765      |    3   |
|         indvars_iv5_reg_853         |   64   |
|     indvars_iv_next122_reg_3515     |   31   |
|      indvars_iv_next62_reg_3549     |    2   |
|      input_axie4_data_reg_3966      |   128  |
|      input_image_read_reg_3114      |   64   |
|             j_1_reg_831             |   32   |
|              j_reg_787              |    2   |
|             k_1_reg_798             |    2   |
|             k_5_reg_876             |   31   |
|     line_buffer_1_addr_reg_3643     |   11   |
|     line_buffer_1_load_reg_3734     |    8   |
|     line_buffer_2_addr_reg_3648     |   11   |
|     line_buffer_2_load_reg_3739     |    8   |
|    line_buffer_3_addr_2_reg_3791    |   11   |
|     line_buffer_3_addr_reg_3653     |   11   |
|    line_buffer_4_addr_2_reg_3796    |   11   |
|     line_buffer_4_addr_reg_3658     |   11   |
|    line_buffer_5_addr_2_reg_3801    |   11   |
|     line_buffer_5_addr_reg_3663     |   11   |
|     line_buffer_6_addr_reg_3668     |   11   |
|     line_buffer_6_load_reg_3744     |    8   |
|     line_buffer_7_addr_reg_3673     |   11   |
|     line_buffer_7_load_reg_3749     |    8   |
|     line_buffer_8_addr_reg_3678     |   11   |
|     line_buffer_8_load_reg_3754     |    8   |
|      line_buffer_addr_reg_3638      |   11   |
|      line_buffer_load_reg_3729      |    8   |
|          mul_ln114_reg_3719         |   128  |
|          mul_ln58_reg_3370          |   62   |
|     mux_case_014216_loc_reg_3188    |   32   |
|     mux_case_032243_loc_reg_3206    |   32   |
|     mux_case_097270_loc_reg_3224    |   32   |
|     mux_case_116225_loc_reg_3194    |   32   |
|     mux_case_134252_loc_reg_3212    |   32   |
|     mux_case_199279_loc_reg_3230    |   32   |
|    mux_case_2101288_loc_reg_3236    |   32   |
|     mux_case_218234_loc_reg_3200    |   32   |
|     mux_case_236261_loc_reg_3218    |   32   |
|    next_axie4_data_1_loc_reg_3140   |   128  |
|       next_axie4_data_reg_4132      |   128  |
|    next_input_axie4_data_reg_4027   |   128  |
|next_output_axie4_data_1_loc_reg_3128|   128  |
|   next_output_axie4_data_reg_4032   |   128  |
|  output_axie4_data_0_lcssa_reg_887  |   128  |
|   output_axie4_data_2_loc_reg_3134  |   128  |
|      output_axie4_data_reg_3971     |   128  |
|      output_image_read_reg_3106     |   64   |
|     output_pixel_1_loc_reg_3158     |    8   |
|     output_pixel_2_loc_reg_3164     |    8   |
|      output_pixel_loc_reg_3152      |    8   |
|         phi_ln114_1_reg_842         |   63   |
|          phi_ln114_reg_809          |   32   |
|        phi_mul_load_reg_3477        |   32   |
|           phi_mul_reg_2999          |   32   |
|               reg_1183              |   32   |
|               reg_1187              |    8   |
|               reg_1192              |    8   |
|               reg_1197              |    8   |
|               reg_1202              |    8   |
|               reg_1208              |    8   |
|               reg_1214              |    8   |
|               reg_1220              |   32   |
|               reg_1225              |   28   |
|    remaining_channels_1_reg_4137    |   31   |
|     remaining_channels_reg_4037     |   31   |
|             row_reg_3006            |   31   |
|          sel_tmp13_reg_3785         |    1   |
|          sel_tmp1_reg_3773          |    1   |
|           sel_tmp_reg_3767          |    1   |
|        select_ln114_reg_3583        |   31   |
|        select_ln89_1_reg_3543       |    2   |
|         sext_ln114_reg_3570         |   33   |
|         sext_ln182_reg_4093         |   29   |
|         sext_ln183_reg_4098         |   32   |
|         sext_ln216_reg_3977         |   29   |
|         sext_ln217_reg_3982         |   32   |
|         sext_ln75_1_reg_3409        |   33   |
|         sext_ln85_1_reg_3450        |   63   |
|         sext_ln85_2_reg_3455        |   64   |
|          sext_ln85_reg_3445         |   64   |
|           smax26_reg_3364           |   31   |
|           sub192_reg_3420           |   32   |
|           sub342_reg_4142           |    5   |
|          sub_ln114_reg_3588         |   64   |
|          sub_ln119_reg_3688         |   33   |
|          sub_ln188_reg_4103         |    5   |
|          sub_ln222_reg_3987         |    5   |
|          sub_ln58_reg_3377          |   64   |
|         sub_ln85_1_reg_3435         |   33   |
|       sub_ln85_3_cast_reg_3471      |   64   |
|          sub_ln85_reg_3425          |   32   |
|             sub_reg_3415            |   32   |
|            tmp60_reg_3780           |    1   |
|           tmp_16_reg_4042           |    1   |
|           tmp_19_reg_3920           |    1   |
|            tmp_s_reg_3466           |   64   |
|         tripcount_iv_reg_820        |   32   |
|         trunc_ln114_reg_3578        |   31   |
|         trunc_ln183_reg_4048        |    4   |
|          trunc_ln1_reg_3948         |   60   |
|         trunc_ln200_reg_4111        |   31   |
|         trunc_ln217_reg_3926        |    4   |
|         trunc_ln232_reg_3995        |   31   |
|          trunc_ln2_reg_4120         |   60   |
|          trunc_ln3_reg_3698         |   60   |
|          trunc_ln4_reg_4004         |   60   |
|          trunc_ln5_reg_4009         |   60   |
|        trunc_ln85_1_reg_3440        |    5   |
|         trunc_ln85_reg_3430         |    5   |
|          trunc_ln9_reg_3943         |   60   |
|          trunc_ln_reg_4066          |   60   |
|         width_read_reg_3092         |   32   |
|          window_10_reg_3303         |    8   |
|          window_11_reg_3310         |    8   |
|          window_12_reg_3317         |    8   |
|          window_13_reg_3323         |    8   |
|          window_14_reg_3329         |    8   |
|    window_15_0128_load_1_reg_3833   |    8   |
|       window_15_0128_reg_3031       |    8   |
|      window_15_load_1_reg_3905      |    8   |
|          window_15_reg_3335         |    8   |
|    window_16_0129_load_1_reg_3838   |    8   |
|       window_16_0129_reg_3037       |    8   |
|      window_16_load_1_reg_3910      |    8   |
|          window_16_reg_3341         |    8   |
|    window_17_0130_load_1_reg_3843   |    8   |
|       window_17_0130_reg_3043       |    8   |
|      window_17_load_1_reg_3915      |    8   |
|          window_17_reg_3347         |    8   |
|          window_1_reg_3248          |    8   |
|    window_24_0131_load_1_reg_3848   |    8   |
|       window_24_0131_reg_3049       |    8   |
|    window_25_0132_load_1_reg_3853   |    8   |
|       window_25_0132_reg_3055       |    8   |
|    window_26_0133_load_1_reg_3858   |    8   |
|       window_26_0133_reg_3061       |    8   |
|          window_2_reg_3254          |    8   |
|        window_37_loc_reg_3170       |    8   |
|        window_38_loc_reg_3176       |    8   |
|        window_39_loc_reg_3182       |    8   |
|       window_3_load_1_reg_3890      |    8   |
|          window_3_reg_3260          |    8   |
|       window_4_load_1_reg_3895      |    8   |
|          window_4_reg_3266          |    8   |
|       window_5_load_1_reg_3900      |    8   |
|          window_5_reg_3272          |    8   |
|    window_6_0125_load_1_reg_3818    |    8   |
|        window_6_0125_reg_3013       |    8   |
|          window_6_reg_3278          |    8   |
|    window_7_0126_load_1_reg_3823    |    8   |
|        window_7_0126_reg_3019       |    8   |
|          window_7_reg_3284          |    8   |
|    window_8_0127_load_1_reg_3828    |    8   |
|        window_8_0127_reg_3025       |    8   |
|          window_8_reg_3290          |    8   |
|          window_9_reg_3296          |    8   |
|           window_reg_3242           |    8   |
|          xor_ln114_reg_3683         |   64   |
|          xor_ln119_reg_3693         |   64   |
|        zext_ln114_4_reg_3709        |   128  |
|        zext_ln114_5_reg_3714        |   128  |
|         zext_ln87_1_reg_3506        |   32   |
|          zext_ln87_reg_3521         |   64   |
+-------------------------------------+--------+
|                Total                |  6936  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                        Comp                                        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                 grp_readreq_fu_500                                 |  p1  |   2  |  128 |   256  ||    0    ||    9    |
|                                 grp_readreq_fu_512                                 |  p1  |   2  |  128 |   256  ||    0    ||    9    |
|                                grp_writeresp_fu_519                                |  p0  |   3  |   1  |    3   |
|                                grp_writeresp_fu_519                                |  p1  |   2  |  128 |   256  ||    0    ||    9    |
|                                 grp_readreq_fu_546                                 |  p1  |   2  |  128 |   256  ||    0    ||    9    |
|                                grp_writeresp_fu_553                                |  p0  |   3  |   1  |    3   |
|                                grp_writeresp_fu_553                                |  p1  |   2  |  128 |   256  ||    0    ||    9    |
|                                grp_writeresp_fu_580                                |  p0  |   3  |   1  |    3   |
|                                grp_writeresp_fu_580                                |  p1  |   2  |  128 |   256  ||    0    ||    9    |
|                                grp_writeresp_fu_602                                |  p0  |   3  |   1  |    3   |
|                                grp_writeresp_fu_602                                |  p1  |   2  |  128 |   256  ||    0    ||    9    |
|                                  grp_access_fu_678                                 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|                                  grp_access_fu_684                                 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|                                  grp_access_fu_690                                 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|                                  grp_access_fu_696                                 |  p0  |   4  |  11  |   44   ||    0    ||    17   |
|                                  grp_access_fu_702                                 |  p0  |   4  |  11  |   44   ||    0    ||    17   |
|                                  grp_access_fu_708                                 |  p0  |   4  |  11  |   44   ||    0    ||    17   |
|                                  grp_access_fu_714                                 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|                                  grp_access_fu_720                                 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|                                  grp_access_fu_726                                 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|                                     col_reg_753                                    |  p0  |   2  |  31  |   62   ||    0    ||    9    |
|                                     i_2_reg_864                                    |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922 |  p2  |   2  |  64  |   128  ||    0    ||    9    |
|        grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955       |  p10 |   2  |  128 |   256  ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970                |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970                |  p2  |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970                |  p3  |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970                |  p5  |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970                |  p6  |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970                |  p7  |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |  p11 |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |  p12 |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |  p13 |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |  p14 |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |  p15 |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |  p16 |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |  p17 |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |  p18 |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |  p19 |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |  p20 |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |  p21 |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |  p22 |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |  p23 |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |  p24 |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |  p25 |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |  p26 |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |  p27 |   2  |   8  |   16   ||    0    ||    9    |
|                 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                |  p28 |   2  |   8  |   16   ||    0    ||    9    |
|                grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041                |  p2  |   2  |  31  |   62   ||    0    ||    9    |
|                grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060                |  p2  |   2  |  31  |   62   ||    0    ||    9    |
|                grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060                |  p3  |   2  |   5  |   10   ||    0    ||    9    |
|                                     grp_fu_1078                                    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|                                     grp_fu_1082                                    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|                                     grp_fu_1082                                    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|------------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                        Total                                       |      |      |      |  3356  || 62.1361 ||    0    ||   474   |
|------------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   79   |   18   |  9281  |  19321 |    -   |
|   Memory  |    9   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   62   |    0   |   474  |    -   |
|  Register |    -   |    -   |    -   |  6936  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    9   |   79   |   80   |  16217 |  19795 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
