/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire [4:0] _03_;
  wire [9:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [34:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [15:0] celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire [17:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_24z = celloutsig_0_6z[3] ? celloutsig_0_13z : celloutsig_0_1z;
  assign celloutsig_0_13z = ~(celloutsig_0_2z | celloutsig_0_4z);
  assign celloutsig_0_7z = celloutsig_0_0z | ~(_00_);
  assign celloutsig_0_19z = celloutsig_0_7z | ~(celloutsig_0_14z);
  assign celloutsig_1_6z = celloutsig_1_10z ^ celloutsig_1_4z;
  assign celloutsig_1_8z = _01_ ^ celloutsig_1_0z;
  assign celloutsig_0_20z = celloutsig_0_17z[2] ^ celloutsig_0_11z[21];
  assign celloutsig_0_6z = { _02_[5:2], celloutsig_0_1z, celloutsig_0_3z } + in_data[64:59];
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z } + { celloutsig_0_6z[4:1], celloutsig_0_6z };
  reg [4:0] _14_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 5'h00;
    else _14_ <= { in_data[165:163], celloutsig_1_0z, celloutsig_1_10z };
  assign { _03_[4:1], _01_ } = _14_;
  reg [9:0] _15_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _15_ <= 10'h000;
    else _15_ <= { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign { _02_[5:2], _04_[5], _00_, _04_[3:0] } = _15_;
  assign celloutsig_0_17z = { celloutsig_0_11z[7:6], celloutsig_0_4z, celloutsig_0_13z } & { _00_, _04_[3:2], celloutsig_0_3z };
  assign celloutsig_0_32z = { celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_16z } & { celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_1_13z = { in_data[132:122], celloutsig_1_7z } / { 1'h1, in_data[185:176], celloutsig_1_8z };
  assign celloutsig_0_30z = { celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_7z } / { 1'h1, celloutsig_0_19z, celloutsig_0_22z, _02_[5:2], _04_[5], _00_, _04_[3:0], celloutsig_0_9z };
  assign celloutsig_0_31z = celloutsig_0_8z[9:4] / { 1'h1, _02_[2], _04_[5], _00_, celloutsig_0_3z, celloutsig_0_24z };
  assign celloutsig_0_33z = { celloutsig_0_30z[8:0], celloutsig_0_6z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_24z } / { 1'h1, celloutsig_0_31z[3:0], celloutsig_0_9z, _02_[5:2], _04_[5], _00_, _04_[3:0] };
  assign celloutsig_1_3z = { in_data[131], _03_[4:1], _01_ } === { _03_[4:1], _01_, celloutsig_1_10z };
  assign celloutsig_0_22z = { in_data[38:13], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z } === { in_data[35:24], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_0z };
  assign celloutsig_0_12z = { _02_[5:2], _04_[5], _00_, _04_[3:2], celloutsig_0_7z } > { celloutsig_0_6z[4:0], celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_1_19z = in_data[113:108] <= { in_data[171:169], celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_12z };
  assign celloutsig_1_12z = { celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_10z } || { celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_18z = { in_data[74:68], celloutsig_0_3z, celloutsig_0_4z } || { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[57:50] < in_data[20:13];
  assign celloutsig_1_14z = { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_7z } < { celloutsig_1_13z[9:3], celloutsig_1_4z };
  assign celloutsig_1_0z = in_data[133] & ~(in_data[172]);
  assign celloutsig_1_10z = in_data[123] & ~(in_data[121]);
  assign celloutsig_1_7z = celloutsig_1_0z & ~(celloutsig_1_3z);
  assign celloutsig_0_28z = celloutsig_0_14z & ~(celloutsig_0_19z);
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } != in_data[90:87];
  assign celloutsig_1_11z = { _03_[3:1], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z } != { _03_[1], _01_, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_13z } != { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_11z = - { celloutsig_0_8z[9:5], _02_[5:2], _04_[5], _00_, _04_[3:0], _02_[5:2], _04_[5], _00_, _04_[3:0], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } !== in_data[63:61];
  assign celloutsig_0_1z = { in_data[83:75], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } !== in_data[88:76];
  assign celloutsig_1_4z = & { celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_0z, in_data[152:149] };
  assign celloutsig_0_10z = & celloutsig_0_8z[4:2];
  assign celloutsig_0_14z = & { celloutsig_0_12z, celloutsig_0_11z[13], celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[71] & celloutsig_0_1z;
  assign celloutsig_1_17z = | { _01_, _03_[4:1] };
  assign celloutsig_0_23z = ^ { celloutsig_0_6z[5:4], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_19z };
  assign celloutsig_1_9z = { in_data[169:168], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z } << { _03_[4:1], celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z } >> { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign { out_data[128], out_data[130], out_data[137:131] } = { celloutsig_1_14z, celloutsig_1_8z, in_data[148:142] } ^ { celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_13z[6], celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_7z };
  assign _02_[1:0] = { celloutsig_0_1z, celloutsig_0_3z };
  assign _03_[0] = _01_;
  assign { _04_[9:6], _04_[4] } = { _02_[5:2], _00_ };
  assign { out_data[129], out_data[96], out_data[35:32], out_data[17:0] } = { 1'h0, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
