INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/katel/Desktop/college/cs2022/final_project/final_project.srcs/sources_1/new/decoder4_9.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder4_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/katel/Desktop/college/cs2022/final_project/final_project.srcs/sources_1/new/mux16_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/katel/Desktop/college/cs2022/final_project/final_project.srcs/sources_1/imports/src/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/katel/Desktop/college/cs2022/final_project/final_project.srcs/sources_1/imports/src/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/katel/Desktop/college/cs2022/final_project/final_project.srcs/sources_1/new/CAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CAR
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/katel/Desktop/college/cs2022/final_project/final_project.srcs/sources_1/new/Extended.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/katel/Desktop/college/cs2022/final_project/final_project.srcs/sources_1/new/InstrReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstrReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/katel/Desktop/college/cs2022/final_project/final_project.srcs/sources_1/new/ProgCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/katel/Desktop/college/cs2022/final_project/final_project.srcs/sources_1/new/Project2main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Project2main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/katel/Desktop/college/cs2022/final_project/final_project.srcs/sources_1/imports/src/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
ERROR: [VRFC 10-2666] formal port td has no actual or default value [C:/Users/katel/Desktop/college/cs2022/final_project/final_project.srcs/sources_1/imports/src/datapath.vhd:118]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/katel/Desktop/college/cs2022/final_project/final_project.srcs/sources_1/imports/src/datapath.vhd:65]
INFO: [VRFC 10-240] VHDL file C:/Users/katel/Desktop/college/cs2022/final_project/final_project.srcs/sources_1/imports/src/datapath.vhd ignored due to errors
