Find_Min_Max.vhd,vhdl,xil_defaultlib,../../../bd/design1/ipshared/6193/Find_Min_Max.srcs/sources_1/new/Find_Min_Max.vhd,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_Find_Min_Max_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design1/ip/design1_Find_Min_Max_0_0/sim/design1_Find_Min_Max_0_0.vhd,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design1/ip/design1_microblaze_0_0/sim/design1_microblaze_0_0.vhd,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design1/ip/design1_dlmb_v10_0/sim/design1_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design1/ip/design1_ilmb_v10_0/sim/design1_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design1/ip/design1_dlmb_bram_if_cntlr_0/sim/design1_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design1/ip/design1_ilmb_bram_if_cntlr_0/sim/design1_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/design1/ip/design1_lmb_bram_0/sim/design1_lmb_bram_0.v,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design1/ip/design1_mdm_1_0/sim/design1_mdm_1_0.vhd,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design1/ip/design1_clk_wiz_1_0/design1_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/design1/ip/design1_clk_wiz_1_0/design1_clk_wiz_1_0.v,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design1/ip/design1_rst_clk_wiz_1_100M_0/sim/design1_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design1/ip/design1_axi_gpio_0_0/sim/design1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design1/ip/design1_xbar_0/sim/design1_xbar_0.v,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design1/ip/design1_blk_mem_gen_0_0/sim/design1_blk_mem_gen_0_0.v,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
xlslice.v,verilog,xil_defaultlib,../../../bd/design1/ipshared/c49f/xlslice.v,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/design1/ip/design1_xlslice_0_0/sim/design1_xlslice_0_0.v,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_xlslice_1_0.v,verilog,xil_defaultlib,../../../bd/design1/ip/design1_xlslice_1_0/sim/design1_xlslice_1_0.v,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_xlslice_1_1.v,verilog,xil_defaultlib,../../../bd/design1/ip/design1_xlslice_1_1/sim/design1_xlslice_1_1.v,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_xlslice_1_2.v,verilog,xil_defaultlib,../../../bd/design1/ip/design1_xlslice_1_2/sim/design1_xlslice_1_2.v,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
ClockDivider.vhd,vhdl,xil_defaultlib,../../../bd/design1/ipshared/5383/sources_1/imports/Downloads/ClockDivider.vhd,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_ClockDivider_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design1/ip/design1_ClockDivider_0_0/sim/design1_ClockDivider_0_0.vhd,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
Binary_to_BCD16.vhd,vhdl,xil_defaultlib,../../../bd/design1/ipshared/3dd5/Binary_to_BCD16.vhd,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_BinToBCD16_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design1/ip/design1_BinToBCD16_0_0/sim/design1_BinToBCD16_0_0.vhd,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
segment_decoder.vhd,vhdl,xil_defaultlib,../../../bd/design1/ipshared/1eec/segment_decoder.vhd,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
disp.vhd,vhdl,xil_defaultlib,../../../bd/design1/ipshared/1eec/disp.vhd,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_EightDispControl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design1/ip/design1_EightDispControl_0_0/sim/design1_EightDispControl_0_0.vhd,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
xlconstant.v,verilog,xil_defaultlib,../../../bd/design1/ipshared/e147/xlconstant.v,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design1/ip/design1_xlconstant_0_0/sim/design1_xlconstant_0_0.v,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1.v,verilog,xil_defaultlib,../../../bd/design1/hdl/design1.v,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
design1_c_counter_binary_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design1/ip/design1_c_counter_binary_0_1/sim/design1_c_counter_binary_0_1.vhd,incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="$ref_dir/../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/100a"incdir="../../../../Ex6_3.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
