[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of HI-8435PQTF production of HOLT INTEGRATED CIRCUITS INC. from the text: HI-8435 32-Channel Ground/Open or Supply/Open\n Sensor with SPI Interface\nGENERAL  DESCRIPTION\nFEATURESThe HI-8435 is a 32-channel discrete-to-digital sensor \nfabricated with Silicon-on-Insulator (SOI) technology \ndesigned to interface with a Serial Peripheral Interface \n(SPI). \nFour banks of 8 sense inputs \nThe sensing circuit window comparator thresholds are set \nby programming the center threshold and hysteresis  \nregisters to values from 2V to 22V. The digital values of the \nsensed inputs can be read either one bank at a time or all 4 \nbanks with one command.\nEach bank of sensors have a VWETn pin available for \napplication of a voltage to supply pull up current to the \nGND/Open sensor .\nInterface to the digital subsystem is simple CMOS logic \ninputs and outputs. The logic pins are compatible with 3.3V \nlogic allowing direct connection to a wide range of \nmicrocontrollers or FPGAs.can be programmed as either \nGND/Open or Supply/Open sensors. Supply/Open \nsensing is also referred to as 28V/Open sensing.\nAll sense inputs are internally lightning protected to \nDO160G, Section 22, Cat AZ, BZ and ZZ  without external \ncomponents.   \n·\n·\n·\n·\n·\n·\n·\n·\n·\n·Robust CMOS Silicon-on-Insulator (SOI) technology\n32-channel Programmable Sense Operation, \nGND/Open or Supply/Open, 4 X 8 Input Sensors \nProgrammable HI/LO Threshold and Hysteresis in \n0.5V steps, from 2V to 22V.\nSingle Low Voltage Supply Operation for low \nthresholds applications.\nLogic Operation from 3.0V to 3.6V\n20 MHz Serial Peripheral Interface (SPI)\nLightning Protected Sense Inputs\nAirbus ABD0100H compliant\nMIL-STD-704 compliant\nInternal Self-T estMay 2020\n44 Pin Plastic Quad Flat Pack (PQFP)\n 10mm x 10mm PIN CONFIGURA TIONSAPPLICA TION\n·Avionics Discrete to Digital Sensing\nHOLT INTEGRATED CIRCUITS\n(DS8435 Rev. L) 05/20www.holtic.com\n44  - VLOGIC43  - SCK42  - CSN41  - SI40  - SO39  - MRB38  - GND37  - SENSE_3136  - SENSE_3035  - SENSE_2934  - SENSE_2833 - SENSE_27\n32 - VWET3\n31 - SENSE_26\n30 - SENSE_25\n29 - SENSE_24\n28 - SENSE_23\n27 - SENSE_22\n26 - SENSE_21\n25 - SENSE_20\n24 - SENSE_19\n23 - SENSE_18VWET1  - 12\nNC  - 13SENSE_10  - 14SENSE_1\n1  - 15SENSE_12  - 16SENSE_13  - 17SENSE_14  - 18SENSE_15  - 19SENSE_16  - 20SENSE_17  - 21\nVWET2  - 22VWET0 - 1\nSENSE_0 - 2\nSENSE_1 - 3\nSENSE_2 - 4\nSENSE_3 - 5\nSENSE_4 - 6\nSENSE_5 - 7\nSENSE_6 - 8\nSENSE_7 - 9\nSENSE_8-10\nSENSE_9-1 1\n44 Pin Plastic QFN\n 7mm x 7mm VWET1 - \nNC - 13\n SENSE_10 - 14\n SENSE_1 1 - 15\n   SENSE_12 - 16\nSENSE_13 - 17SENSE_14 - 18SENSE_15 - 19SENSE_16 - 20SENSE_17 - 21\nVWET2 - 2212\n44 - VLOGIC\n43 - SCK42 - CSN41 - SI40 - SO39 - MRB38 - GND37 - SENSE_3136 - SENSE_3035 - SENSE_2934 - SENSE_28VWET0 -  1\nSENSE_0 -  2\nSENSE_1 -  3\nSENSE_2 -  4\n SENSE_3 -  5\nSENSE_4 -  6\nSENSE_5 -  7\n SENSE_6 -  8\nSENSE_7 -  9\nSENSE_8 -10\nSENSE_9 -1 133 - SENSE_27\n32 - VWET3\n31 - SENSE_26\n30 - SENSE_25\n29 - SENSE_24\n28 - SENSE_23\n27 - SENSE_22\n26 - SENSE_21\n25 - SENSE_20\n24 - SENSE_19\n23 - SENSE_18HI-8435PQI\nHI-8435PQT\nHI-8435PQM\nHI-8435PCI\nHI-8435PCT\nHI-8435PCM\nBLOCK DIAGRAMHI-8435\nHOLT INTEGRATED CIRCUITS\n2 Figure 2.SPIMRB\nPSEN_n\nPSEN_nVLOGIC\nGNDSO\nCSN\nSCK VWET0-3\nVLOGIC\nSI\nPD\nHI LO\nTESTHIVLOGIC\nTESTLO+\n-\n+\n-\nPSEN_nVREF DAC\nTHRESHOLDS\nPU\nHI LO\nSENSE_7-0\n8\n8\n8SENSE_15-8\nSENSE_23-16\nSENSE_31-248888\nSO_7-0SO_15-8SO_23-16SO_31-2432SO_31-0\n4TEST\n12\nPSEN_3-0DAC \nVALUE/HYSTERESIS4\nVTHI/10\nVTLO/10\n360k\n40kLIGHTNING\nPROTECTIONVLOGICVWET0\n23.8k\n3.3k\n29k50k\nHOLT INTEGRATED CIRCUITS\n3PIN FUNCTION DESCRIPTION\nVLOGIC Supply 3.3V Power Supply for both sensors and logic.\nVWET<0-3> Supply Input to supply current to sense lines in GND/Open operation. Each of the 4 \nbanks of 8 inputs has a VWETn pin. 50k Ω to GND.\nSENSE<31:0> Discrete Input4 banks of 8 discrete inputs programmable through the SPI to be either \nGND/Open or Supply/Open.\nThe type of input is programmed by bank, PSEN<3:0> bits. “0” makes the \nbank GND/Open sensors, “1” makes the bank SUPPL Y/Open sensors\nThe status of the inputs SENSE<31:0> are stored in SO<31:0>\nSee SPI section for programming and reading sensors.\nGND Supply 0V Ground for Sensor and Logic. \nSCK Digital Input SPI Clock.\nCSN Digital Input SPI Chip Select, Active Low , internal 30k Ω pull-up.\nSI Digital Input SPI serial data input, internal 30k Ω pull-down.\nSO Digital Output SPI serial data output.\nMRB Digital Input Master Reset Bar , Active Low , internal 30k Ω pull-up.HI-8435\nPIN DESCRIPTIONS\nOP Code R/W# Data\n BytesDESCRIPTION\n0x02 W 1  Write Control Register\n0x04 W 1  Write Program Sense Banks Register , PSEN<3:0>, to program SENSE Inputs \n0x3A W 2  Write GND/Open Threshold Center V alue and Hysteresis\n0x3C W 2  Write Supply/Open Threshold Center V alue and Hysteresis\n0x1E W 1  Write Test Mode Data Register\n0x82 R 1  Read Control Register \n0x84 R 1  Read Program Sense Banks Register , to read programmed bank type\n0xBA R 2  Read GND/Open Threshold Center V alue and Hysteresis\n0xBC R 2  Read Supply/Open Threshold Center V alue and Hysteresis\n0x9E R 1  Read Test Mode Data Register\n0x90 R 1  Read Bank 0, SOUT  Register , SO<7:0>, status of SENSE<7:0> Inputs\n0x92 R 1  Read Bank 1, SOUT  Register , SO<15:8>, status of SENSE<15:8> Inputs\n0x94 R 1  Read Bank 2, SOUT  Register , SO<23:16>, status of SENSE<23:16> Inputs\n0x96 R 1  Read Bank 3, SOUT  Register , SO<31:24>, status of SENSE<31:24> Inputs\n0xF8 R 4  Read All Banks, SOUT  Register , SO<31:0>, status of  SENSE<31:0> InputsSPI COMMANDS\nTable 2.Table 1.\nHI-8435 SPI INSTRUCTIONS\n \nFigure 5 to Figure 7 show read and write timing for single-byte, \ndual-byte and four byte register operations. The instruction op \ncode is immediately followed by data bytes comprising the 8-bit \ndata bytes read or written. For a register read or write, CSN is \nnegated after all data bytes are transferred. \nTable 2  summarizes the HI-8435 SPI instruction set.The SPI Instructions used to read, write and configure the \nHI-8435 consist of an opcode and data bytes. Each SPI \ninstruction begins with an 8-bit opcode with the format shown \nbelow . The most significant bit (MSB) specifies whether the \ninstruction is a write, “0”, or a read, “1”, transfer .\nWhen CSN goes low, the first 8 rising edges of the SCK shift the \nop code into the decoder register , MSB first. The SPI can be \nclocked up to 20 MHz.\n \nFor write instructions, the next 8 rising SCK edges shift a data \nbyte into the buffer register .  The specific instruction register is \nloaded on the 8th rising SCK edge. This sequence is repeated \nuntil the required number of data bytes for the instruction are \nwritten.\nFor read instructions, the most significant bit of the requested \ndata word appears at the SO pin at the next falling SCK edge \nafter the last op code bit is clocked into the decoder .  As in write \ninstructions, the number of data bytes varies with read the  \ninstruction. SO data changes on the falling SCK edges.XXXX X\nFigure 4.  SPI OPCODE FORMA T76543210 MSB LSBX XR/W\nMSB LSB\nMSB LSBHigh Z High Z\nCSNSOSISCK (SPI Mode 0)\nFIGURE 3.  Generalized Single-Byte T ransfer Using SPI Protocol Mode 0SERIAL  PERIPHERAL  \nINTERF ACE (SPI) \nSPI BASICS\nThe HI-8435 uses a SPI (Serial Peripheral Interface) for host \naccess to internal registers which program the chip and store \nsensor status.  Host serial communication is enabled through \nthe active low, Chip Select (CSN) pin, and is accessed via a \nfour-wire interface consisting of Serial Data Input (SI) from the \nhost, Serial Data Output (SO) to the host, the Serial Clock \n(SCK) and the CSN.  All read / write cycles are completely self-\ntimed.\nThe SPI protocol specifies master and slave operation; the    \nHI-8435  operates as a SPI slave. \nThe SPI protocol defines two parameters, CPOL  (clock \npolarity) and CPHA  (clock phase). The possible CPOL-CPHA  \ncombinations define four possible “SPI Modes”. Without \ndescribing details of the SPI modes, the HI-8435 operates in \nMode 0 where input data for each device (master and slave) is \nclocked on the rising edge of SCK, and output data for each \ndevice changes on the falling edge (CPHA  = 0, CPOL  = 0). The \nhost SPI logic must be set for Mode 0 for proper \ncommunications with the HI-8435.\nAs seen in Figure 3, SPI Mode 0 holds SCK in the low state \nwhen idle. The SPI protocol transfers serial data in 8-bit bytes. \nOnce CSN is asserted, the rising edge of SCK shifts the input \ndata into the master and slave devices, starting with each byte's \nmost-significant bit.  A rising edge on CSN completes the serial \ntransfer and re-initializes the HI-8435 SPI for the next transfer .  \nIf CSN goes high before a full byte is clocked by SCK, the \nincomplete byte clocked into the device SI pin is discarded. \nIn the general case, both master and slave simultaneously \nsend and receive serial data (full duplex), per Figure 3 below . \nHowever the HI-8435 operates half duplex, maintaining high \nimpedance on the SO output, except when actually transmitting \nserial data. When the HI-8435 is sending data on SO during \nread operations, activity on its SI input is ignored. The host \nlikewise ignores its SI input activity while transmitting to the HI-\n8435. \nHOLT INTEGRATED CIRCUITS\n4HI-8435\nFIGURE 5.  Single-Byte Read From a Register CSNSOSISCK\nMSB LSB01234567\nHigh Z High Z01234567\nMSB LSB\nData Byte 0Op-Code Byte\nFIGURE 6.  2-Byte SPI W rite Example CSNSOSISCK\nSPI Mode 0\nMSB LSB01234567\nHigh Z0123456701234567\nMSB LSB MSB LSB\nData Byte 1 Data Byte 0 Op-Code ByteNote:  SPI Instruction op-codes not shown in Table 2 are \n“reserved” and must not be used. Further , these op-codes will \nnot provide meaningful data in response to a read instruction.Two instruction bytes cannot be “chained”; CSN must be \nnegated after each instruction, and then reasserted for the \nfollowing Read or Write instruction. \nHOLT INTEGRATED CIRCUITS\n5HI-8435\nFIGURE 7.  4-Byte SPI Read Example CSNSOSISCK\nSPI Mode 0\nMSB LSB01234567\nHigh Z0123456701234567\nMSB LSB MSB LSB\nData Byte 3 Data Byte 2 Op-Code Byte0123456701234567\nMSB LSB MSB LSB\nData Byte 1 Data Byte 0\nREGISTER DESCRIPTIONS  \nHOLT INTEGRATED CIRCUITS\n6HI-8435\nTABLE 3.   Bit Name R/W Default Description\n7-2 - R/W 0 Not Used. \n1 SRST R/W 0 Software Reset - Setting this bit to “1” holds all other registers and the TEST  bit to their reset \nvalues. SRST  bit must be written back to “0” to release this reset  .\n0 TEST R/W 0 Setting this bit to “1” puts the HI-8435 in the self test mode. Input to sensors are internally set \naccording to the value of the TEST  MODE DATA register76543210\nMSB LSBSRSTTESTCONTROL  REGISTER : CTRL\n Read: SPI Op-code 0x82\n Write: SPI Op-code 0x02\n Reset V alue 00\n [Opcode, DB0]XXXXXX\nTABLE 4.   Bit Name R/W Default Description\n 7-4 - R/W 0 Not Used.\n 3-0 BANK3-0 R/W 0 Program Sensor type for SENSE Inputs.\nBank 0 programs inputs SENSE<7:0>\nBank 1 programs inputs SENSE<15:8>\nBank 2 programs inputs SENSE<23:16>\nBank 3 programs inputs SENSE<31:24>\nSetting a bit to “0” programs the 8 inputs in the bank to be GND/Open sensors.\nSetting a bit to “1” programs the 8 inputs in the bank to be Supply/Open sensors.\nTABLE 5.76543210\nMSB LSBBANK1BANK0PROGRAM SENSE BANKS REGISTER: PSEN<3:0>\n Read: SPI Op-code 0x84\n Write: SPI Op-code 0x04\n Reset V alue 00\n [Opcode, DB0]BANK2BANK3\nXXXXDATA BYTE 0\nDATA BYTE 0\n   Bit Name R/W Default Description\n  7-4 - R/W 0 Not Used.\n  3-0 TMDA TA3-0 R/W 0  These 4 bits program the internal inputs to the sense comparators when in the test \nmode.\nODD1 = 1 Odd inputs are set high\nODD0 = 1 Odd inputs are set low\nALL1   = 1 All inputs are set high\nALL0   = 1 All inputs are set low\nNote: Only one mode can be selected. If more than one bit is high the inputs will all be set low .76543210\nMSBALL1ALL0TEST MODE DA TA REGISTER : TMDA TA\n Read: SPI Op-code 0x9E\n Write: SPI Op-code 0x1E\n Reset V alue 00\n [Opcode, DB0]ODD0ODD1\nXX X DATA BYTE 0 X\nHI-8435\nHOLT INTEGRATED CIRCUITS\n7REGISTER DESCRIPTIONS (cont.)\nTABLE 6.   Bit Name R/W Default Description\n DATA WORD 1\n  7-6 - R/W 0 Not Used.\n  5-0 GOHYS5-0 R/W 0  GND/Open Hysteresis. For all inputs programmed to be GND/Open sensors the hysteresis \nis set by these 6 bits. Hysteresis = 1V x GOHYS value.\n DATA WORD 0\n  7-6 - R/W 0 Not Used.\n  5- 0 GOCV AL5-0 R/W 0 GND/Open Threshold Center V alue. For all inputs programmed to be GND/Open sensors the \ncenter threshold is set by these 6 bits. Center Threshold = 0.5V x GOCV AL value.\nVTHI = Threshold center value + ½ Hysteresis, Max limit = 22V , Min limit = 3V\nVTLO = Threshold center value - ½ Hysteresis, Max limit = 21V , Min limit = 2V\nExample: GND/Open sensors with VTHI = 10.5V and VTLO = 4.5V :\na) Program GOHYS Hysteresis = VTHI - VTLO = 10.5V - 4.5V = 6V = 0x06\nb) Program GOCV AL Center V alue = (VTHI + VTLO)/2 = (10.5V + 4.5V)/2 = 7.5V\nSince the DAC gain = 0.5V/1code, converting the Center V alue voltage to code, the formula reduces to:\nCenter V alue (in code value) = VTHI + VTLO = 15 codes = 0x0F\nc)  W rite 0x3A  0x06 0x0F to SPI\n0x3A  writes to the GND/Open Threshold and Hysteresis Register .\n0x06 is 6 decimal = 6V Hysteresis.\n0x0F is 15 decimal X 0.5V = 7.5V Center Threshold.\nVTHI  = 7.5V + 3V = 10.5V\nVTLO = 7.5V - 3V =   4.5V\n Note: The maximum value for VTHI = 22V and the minimum value for VTLO = 2V .  Also VTHI - VTLO >= 1V .\n            76543210\nMSB LSBGOHYS1GOHYS0GND/OPEN THRESHOLD CENTER V ALUE AND HYSTERESIS  REGISTER: GOCENHYS\n Read: SPI Op-code 0xBA\n Write: SPI Op-code 0x3A\n Reset V alue 00\n [opcode, DB1 , DB0]GOHYS2GOHYS3GOHYS4\n76543210\nMSB LSBGOCVAL1\nGOCVAL0\nGOCVAL2\nGOCVAL3\nGOCVAL4DATA BYTE 1\nDATA BYTE 0XX\nXXGOCVAL5GOHYS5\nHI-8435\nHOLT INTEGRATED CIRCUITS\n8REGISTER DESCRIPTIONS (cont.)\nTABLE 7.   Bit Name R/W Default Description\n DATA WORD 1\n  7-6 - R/W 0 Not Used.\n  5-0 SOHYS5-0 R/W 0  Supply/Open Hysteresis. For all inputs programmed to be Supply/Open sensors the hysteresis \nis set by these 6 bits. Hysteresis = 1V x SOHYS value.\n DATA WORD 0\n  7-6 - R/W 0 Not Used.\n  5- 0 SOCV AL5-0 R/W 0 Supply/Open Threshold Center V alue. For all inputs programmed to be Supply/Open sensors \nthe center threshold is set by these 6 bits. Center Threshold = 0.5V x SOCV AL.\nVTHI = Threshold center value + ½ Hysteresis, Max limit = 22V , Min limit = 3V\nVTLO = Threshold center value - ½ Hysteresis, Max limit = 21V , Min limit = 2V\nExample: Supply/Open sensor with VTHI = 12V and VTLO = 6V :\na) Program SOHYS  Hysteresis = VTHI - VTLO = 12V - 6V = 6V = 0x06\n       b) Program SOCV AL Center V alue = (VTHI + VTLO)/2 = (12V + 6V)/2 = 9V\nsince the DAC gain = 0.5V/1code, converting the Center V alue voltage to code, the formula reduces to:\nCenter V alue (in code value) = VTHI + VTLO = 18 codes = 0x12\nc)  write 0x3C 0x06 0x12 to SPI\n0x3C writes to the Supply/Open Threshold and Hysteresis Registers.\n0x06 is 6 decimal = 6V Hysteresis.\n0x12 is 18 decimal X 0.5V = 9V Center Threshold.\nVTHI  = 9V + 3V = 12V\nVTLO = 9V - 3V  =   6V\nNote: The maximum value for VTHI = 22V and the minimum value for VTLO = 2V .   Also VTHI - VTLO >= 1V .\n            76543210\nMSB LSBSOHYS1SOHYS0SUPPL Y/OPEN THRESHOLD CENTER V ALUE AND HYSTERESIS REGISTER: SOCENHYS\n Read: SPI Op-code 0xBC\n Write: SPI Op-code 0x3C\n Reset V alue 00\n[Opcode, DB1, DB0]SOHYS2SOHYS3SOHYS4\n76543210\nMSB LSBSOCVAL1\nSOCVAL0\nSOCVAL2\nSOCVAL3\nSOCVAL4DATA BYTE 1\nDATA BYTE 0XX\nXXSOCVAL5SOHYS5\nHI-8435\nHOLT INTEGRATED CIRCUITS\n9REGISTER DESCRIPTIONS (cont.)\nTABLE 10.   Bit Name R/W Default Description\n  7-0 SO<23:16> R 0 Sensor output status, SO<23:16> reports the state of SENSE<23:16>.76543210\nMSB LSBSO<17>SO<16> Read: SPI Op-code 0x94\n Write: NA, read only\n Reset V alue 00\n [Opcode, DB0]SENSOR ST ATUS BANK 2 REGISTER: SO<23:16>\nSO<18>SO<19>SO<20>SO<21>SO<22>SO<23>SENSOR OUTPUT ST ATUS REGISTER: SO<31:0>\n  THIS 32 BIT REGISTER IS ACCESSED BY  THE FOLLOWING 5 SPI COMMANDS\nFor GND/Open inputs,    SO<n>  = “0” if the SENSE<n> pin is open or > VTHI\n                                        SO<n>  = “1” if the SENSE<n> pin is <= VTLO\nFor Supply/Open inputs, SO<n>  = “1” if the SENSE<n> pin is open or < VTLO\n                                        SO<n>  = “0” if the SENSE<n> pin is >= VTHI\nTABLE 1 1.   Bit Name R/W Default Description\n  7-0 SO<31:24> R 0 Sensor output status, SO<31:24> reports the state of SENSE<31:24>.76543210\nMSB LSBSO<25>SO<24> Read: SPI Op-code 0x96\n Write: NA, read only\n Reset V alue 00\n [Opcode, DB0]SENSOR ST ATUS BANK 3 REGISTER: SO<31:24>\nSO<26>SO<27>SO<28>SO<29>SO<30>SO<31>\nDATA BYTE 0DATA BYTE 0   Bit Name R/W Default Description\n  7-0 SO<15:8> R 0 Sensor output status, SO<15:8> reports the state of SENSE<15:8>.\nTABLE 9.76543210\nMSB LSBSO<9>SO<8> Read: SPI Op-code 0x92\n Write: NA, read only\n Reset V alue 00\n [Opcode, DB0]SENSOR ST ATUS BANK 1 REGISTER: SO<15:8>\nSO<10>SO<11>\nSO<12>SO<13>SO<14>SO<15>\nDATA BYTE 0 Read: SPI Op-code 0x90\n Write: NA, read only\n Reset V alue 00\n [Opcode, DB0]SENSOR ST ATUS BANK 0 REGISTER: SO<7:0>\n   Bit Name R/W Default Description\n  7-0 SO<7:0> R 0 Sensor output status, SO<7:0> reports the state of SENSE<7:0>.76543210\nMSB LSBSO<1>SO<0> SO<2>SO<3>SO<4>SO<5>SO<6>SO<7>\nTABLE 8.DATA BYTE 0\nHI-8435\nHOLT INTEGRATED CIRCUITS\n10REGISTER DESCRIPTIONS (cont.)\nTABLE 12.  \n   Bit Name R/W Default Description\n  31-0 SO<31:0> R 0 Sensor output status, SO<31:0> reports the state of SENSE<31:0>. Read: SPI Op-code 0xF8\n Write: NA, read only\n Reset V alue 00\n [Opcode, DB3, DB2, DB1, DB0]SENSOR ST ATUS ALL BANKS REGISTER: SO<31:0>\n76543210\nMSB LSBSO<25>SO<24> SO<26>SO<27>SO<28>SO<29>SO<30>SO<31>\n76543210\nMSB LSBSO<17>SO<16> SO<18>SO<19>SO<20>SO<21>SO<22>SO<23>\n76543210\nMSB LSBSO<9>SO<8> SO<10>SO<11>\nSO<12>SO<13>SO<14>SO<15>\n76543210\nMSB LSBSO<1>SO<0> SO<2>SO<3>SO<4>SO<5>SO<6>SO<7>DATA BYTE 3\nDATA BYTE 2\nDATA BYTE 1\nDATA BYTE 0\nSPI Format Examples\nMSB LSB0 01 00 00 1 1 011 1 Data W ord Bits SPI Op-CodeExample 1. Single Data Byte, Read Sense Data in SENSE BANK 0 . (Op-Code 0x90)\n1 1SO<1>SO<0> SO<2>SO<3>SO<4>SO<5>SO<6>SO<7>\nLSB MSB\n Data Byte 0\nExample 2. Double Data Byte, W rite GND/Open Threshold Center V alue and Hysteresis .  (Op-Code 0x3A) \nMSB LSB00 0 11 11 000 1 1 000 0Hysteresis V alue\n0SPI Op-Code\nMSB LSB0111010Threshold Center V alueGOHYS1GOHYS0 GOHYS2GOHYS3GOHYS4\nLSB\n Data Byte 1LSB MSB\n Data Byte 0GOCVAL1\nGOCVAL0\nGOCVAL2\nGOCVAL3\nGOCVAL4\nGOCVAL5\nExample 3. 4 Data Byte, Read all sense values, SENSE ALL BANKS . (Op-Code 0xF8)\nMSB LSB1 1 01 00 0 0 11 1 1SPI Op-Code\nMSB LSB1111000\nMSB LSB00 1 11 0 011 0 0 011 0 0 00 0SO<1>SO<0> SO<2>SO<3>SO<4>SO<5>SO<6>SO<7> SO<9>SO<8> SO<10>SO<11>\nSO<12>SO<13>SO<14>SO<15> SO<17>SO<16> SO<18>SO19>SO<20>SO<21>SO<22>SO<23> SO<25>SO<24> SO<26>SO<27>SO<28>SO<29>SO<30>SO<31>\n1 0\n Data Byte 3  Data Byte 2  Data Byte 1  Data Byte 0LSB MSB MSB LSB\nTABLE 13.GOHYS50\nFUNCTIONAL  DESCRIPTIONHI-8435\nHOLT INTEGRATED CIRCUITS\n11OVER VIEW\nThe HI-8435 is comprised of 32 sensors arranged in 4 \nbanks of 8 inputs, easily accessible via a four wire SPI \ncommunication bus. Each bank of sensors can be \nprogrammed as either GND/Open or Supply/Open. The \nstate of each sensor can be read out through the SPI.\nThe GND/Open high/low thresholds can be programmed \nindependently of the Supply/Open high/low thresholds. \nAn internal test mode is available which sets the input to \neach sensor comparator to the test value as programmed \nby the Test Mode Data Register . Table 14 summarizes basic function selection and Table 16 \ngives more details on possible threshold values. \nINITIALIZA TION AND RESET\nThe HI-8435 generates a full reset upon application of \npower . This power-on-reset (POR) sets all registers to their \ndefault values.\nThe part can also be initialized to the full reset state by \napplying a 100ns active low pulse to the external MRB pin.\nA software reset is also possible via the SPI by writing a “1” \nto CNTRL<1>. This reset is the same as the full reset \nexcept the part is held in the reset mode until the \nCNTRL<1> bit is written back to a “0”.\nCONFIGURA TION\nThe user configures the HI-8435 for specific applications by:\n1) Programming the sensor type for each of the 4 banks.\n2) Convert the required VTHI and VTLO into center and \nhysteresis values as shown in example below .\n3) For GND/Open sensors, VWETn must be set greater \nthan VTHI/0.9 + 2.25V . \nPROGRAMMING THRESHOLDS\nThe HI-8435’ s on-chip DAC takes the 6-bit programmed \ncenter and hysteresis values from the Threshold Center \nValue and Hysteresis Registers (GOCENHYS and \nSOCENHYS) and converts them to VTHI and VTLO values. \nMaximum and minimum values may be found in Table 16. \nThe gain of the DAC is 0.5V per bit.\nVTHI   = center value + ½ hysteresis\nVTLO  = center value  - ½ hysteresisTo program the thresholds:\na) Select VTHI and VTLO.\nb) Hysteresis = VTHI - VTLO.\nc) Center Value = (VTHI - VTLO)/2 X 2 codes/V\n                         = VTHI + VTLO codes\nd) Program the register .\nExample: \na) GND/Open,  for VTHI = 10.5V and VTLO = 4.5V\nb) Hysteresis = VTHI - VTLO = 10.5 - 4.5 = 6V = 0x06\nc) Center Value = VTHI + VTLO = 15 codes = 0x0F\nd) Program GOCENHYS register: 0x3A  0x06 0x0F   \nGND/OPEN SENSING\nFor GND/Open sensing, the PSENn bit is set to 0. \nReferring to the Block Diagram, Figure 2, this selection will \nconnect a 3.3kΩ pull-up resistor through a diode to \nVLOGIC. This resistor gives extra noise immunity for \ndetecting the open state while providing relay wetting \ncurrent. The user programs the desired \nthreshold/hysteresis levels and then determines the open \ninput voltage to set VWETn. To assist the internal pull up \ncurrent in GND/Open mode an external DC voltage of +7V \nto +36V should be applied to the VWETn pin. \nOPEN INPUT VOLTAGE\nFor correct operation, the VSENSE_n  when open, must be \nhigher than VTHI so SO_n will be low. This condition \nrequires VWET  to be set greater than (VTHI/0.9 + 2.25V) . \nVarious ARINC standards such as ARINC 763 define the \nstandard “Open” signal as characterized by a resistance of \n100k Ω or more with respect to signal common. The user \nshould consider this 100k Ω to ground case when setting \nthe thresholds.SENSE_n PSEN_n SO_n VWET_n\nOpen or > VTHI L     (GND/OPEN) L **\n< VTLO L    (GND/OPEN) H **\nOpen or < VTLO H       (V+/OPEN) H open\n > VTHI H      (V+/OPEN) L open\nH = VLOGIC, L  = GND\nVTHI  = Threshold Center V alue + ½ Hsyteresis\nVTLO = Threshold Center V alue - ½ Hysteresis\n**For GND/Open applications VWETn must be set greater than \nVTHI/0.9 + 2.25VFUNCTION T ABLE\nTable 14. Function T able\nFUNCTIONAL  DESCRIPTION (cont.)HI-8435\nHOLT INTEGRATED CIRCUITS\n12WETTING CURRENT \nWhen applying a higher voltage at VWET ,_n the wetting cur-\nrent is (VLOGIC - 0.75)/3.3k + (VWET  - 4.2)/127k. \nAdditional wetting current can be achieved by placing an ex-\nternal resistor and a diode between VWET_n and the indi-\nvidual sense inputs. \nSUPPL Y/OPEN SENSING\nWhen programmed as Supply/Open sensors, PSEN_n is set \nto a logic 1. Referring to Figure 2, a 32kΩ resistor in series \nwith a diode is switched to provide a pull down in addition to \nthe 400k Ω of the comparator input divider to GND. The user \nprograms the desired threshold and hysteresis levels. \nVWET_n must be left open for any bank that is programmed \nas Supply/Open sensors. \nTHRESHOLD SELECT\nThe threshold selections are handled the same was as \nstated above for the GND/OPEN case. See Table 16 for maxi-\nmum and minimum values. \nExample: \na) Supply/Open,  for VTHI = 12V and VTLO = 6V\nb) Hysteresis = VTHI - VTLO = 12 - 6 = 6V = 0x06\nc) Center Value = VTHI + VTLO = 18 codes = 0x12\nd) Program SOCENHYS register: 0x3C 0x06 0x12   WETTING CURRENT\nFor the V+/Open case the wetting current into the sense \ninput is simply the current sunk by the effective 30kΩ to \nGND. For VSENSE_n  = 28V, IWET  is 1ma. See Figure 8.\nTEST MODE\nWriting a high in CTRL<0> puts the HI-8435 into the test \nmode. Referring to Figure 2, when in the test mode each of \nthe internal inputs to the sense comparators are set to \neither a high or low. Since the input sense pin is isolated by \na 360k Ω resistor , this test mode will not disturb the actual \nstatus of the input pin.\nBy programming the Test Mode Data Register , one of four \ninput data patterns can be selected. See Table 5 on page 6 \nfor options. The comparator results are read through the \nSPI just as in normal operation. Before entering Test Mode \nthe sensors must be programmed with valid threshold \nvalues. \nNOTE:  Certain flight applications require periodic sensor \ntesting during flight. To guarantee consistent sensor \noutputs when alternating between test mode and normal \noperation mode, the sensor inputs must be in a high or low \nstate upon exiting test mode. \nFigure 8. Input Current Vs. Input V oltage\n  \n\nFUNCTIONAL  DESCRIPTION (cont.)HI-8435\nHOLT INTEGRATED CIRCUITS\n13Figure 9. Multiple Chip Connection\n  96 Channel Sensor Application using HI-8435\nHost ControllerSO\nSI\nSCK\nGP1\nGP2\nGP3 SCK CSN SI SO\nHI - 8435\n Device 1\nSENSE<31-0> SCK CSN SI SO\nHI - 8435\n Device 2\nSENSE<31-0> SCK CSN SI SO\nHI - 8435\n Device 3\nSENSE<31-0>323232CSN_1\nCSN_2\nCSN_3SO\nSI\nSCK\nFrom Sense Inputs 31-0\nFrom Sense Inputs 63-32\nFrom Sense Inputs 95-64\nFUNCTIONAL  DESCRIPTION (cont.)HI-8435\nHOLT INTEGRATED CIRCUITS\n14LIGHTNING PROTECTION\nAll SENSE_n inputs are protected to RTCA/DO-160G, Section 22, Categories AZ and BZ, Waveforms 3, 4, 5A, with no external \ncomponents. In addition, all inputs are also protected to ZZ, Waveforms 3 and 5B, to provide more robustness in composite \nairframe applications.  Table 15 and Figure 10 give values and waveforms. See Application Note AN-305 for recommendations \non lightning protection of Holt’s family of Discrete-to-Digital devices. \nFigure 10. Lightning W aveforms\n  Table 15. W aveform Peak Amplitudes\n  LevelWaveforms\n3/3 4/1 5A/5A\nVoc (V) / Isc (A) Voc (V) / Isc (A) Voc (V) / Isc (A)\n2 250/10 125/25 125/125\nZ 500/20 300/60 300/300\n3 600/24 300/60 300/3005B/5B\nVoc (V) / Isc (A)\n125/125\n300/300\n300/300\n0.00.30.50.81.0Voltage Waveform 4\nT2 T1V  (%)\nT1 = 6.4µs+/-20%\nT2 =  69µs+/-20%t50%Peak\n0.00.30.50.81.0Current/Voltage Waveform 5A\nT2 T1I/V  (%)\nT1 =   40µs+/-20%\nT2 = 120µs+/-20%t50%Peak-1.0-0.50.00.51.0\nt Voltage/Current Waveform 3\nPeak\n50% V/I  (%)\n1us/div .\n0.00.30.50.81.0Current/Voltage Waveform 5B\nT2 T1I/V  (%)\nT1 =     50µs+/-20%\nT2 =  500µs+/-20%t50%Peak\nFUNCTIONAL  DESCRIPTION (cont.)HI-8435\nHOLT INTEGRATED CIRCUITS\n15Figure 1 1: Threshold tolerance over Programmed valueVLOGIC PSENn OperationVWET \nPinProgrammed\nVTHI Programmed \nVTLOGuaranteed \nHigh \nThreshold*Guaranteed \nLow \nThreshold*\n3.0V to 3.6V 7V GND/OPEN L 4.0V 2.0V VTHI + 0.5V VTLO - 0.5V\n3.0V to 3.6V 28V GND/OPEN L 22V 2.0V VTHI + 1.25V VTLO - 0.5V\n3.0V to 3.6V OPEN V+/OPEN H 22V 2.0V VTHI + 1.25V VTLO - 0.5V\nNOTE: VTHI = Center V alue + 0.5 x Hysteresis, VTLO = Center V alue - 0.5 x Hysteresis\n* See Figure 1 1 for guaranteed tolerance for programmed VTHI and VTLOTable 16. Configuration examples and allowed threshold values -55C to 125C.\n0510152025\n0 5 10 15 20 25 \nVTHI or VTL O (V)Threshold T olerance\nMin limit\nMax limit\nProgrammedVoltage (V)\nNOTE:  Stresses above absolute maximum  ratings or outside recommended operating conditions may cause permanent damage to \nthe device.  These are stress ratings only.  Operation at the limits is not recommended.ABSOLUTE MAXIMUM RA TINGS RECOMMENDED\nOPERA TING CONDITIONS\nD.C. ELECTRICAL  CHARACTERISTICS  VDD = 3.3V ,  GND = 0V ,  TA = Operating Temperature Range  (unless otherwise specified).HI-8435\nHOLT INTEGRATED CIRCUITS\n16         Supply V oltage\n                        VLOGIC    .................................   3.0V to 3.6V\n                        VWET_n   .................................   7.0V to 36V\n        Digital Inputs   ..........................    0 to VLOGIC\n        Sense_n   ...............................    -4.0V to 36V\n \n          Operating Temperature Range\n                    Industrial Screening   .............   -40°C to +85°C\n                    Hi-T emp Screening    .............   -55°C to +125°C \nPARAMETER SYM CONDITION MIN TYP  MAX UNITS\nDISCRETE INPUTS\n   SENSE V+/OPEN\n      Resistance to Ground RIN 30 kΩ\n      Threshold DAC Gain VTHAC 1 DAC bit = 0.5V . Guaranteed monotonic 0.5 V/bit\n      Max Threshold High\n      (V+ State Input V oltage)VTHIMAXVTHI = Center V alue + ½ Hysteresis\nInput voltage to give Low output\nVTHI - VTLO ≥ 1VRefer to \nFigure 1 1V\n      Min Threshold Low\n     (Open State Input V oltage)VTLOMINVTLO = Center V alue - ½ Hysteresis\nInput voltage to give High output\nVTHI - VTLO ≥ 1VRefer to \nFigure 1 1V\n      Input Current at 28V IIN28 VIN = 28V 0.95 mA     Voltages referenced to Ground\n     Supply V oltage (VLOGIC)       .........................      -0.3V to +7V\n     VWETn                                    ..........................    -0.3V to +80V\n     Discrete Input V oltage Range \n     (DC)       ...................   -80V to +80V\n       (AC, 60 - 400Hz)       ...................         1 15Vrms\n      Solder Temperature (reflow)       .............................    260°C\n      Junction Temperature    .............................               175°C\n      Storage Temperature     ............................        -65°C to -150°C      Logic Input V oltage Range      ................   -0.3V to VLOGIC+0.3V\nHI-8435\nHOLT INTEGRATED CIRCUITS\n17D.C. ELECTRICAL  CHARACTERISTICS (cont)  VDD = 3.3V ,  GND = 0V ,  TA = Operating Temperature Range  (unless otherwise specified).\nLOGIC INPUTS \n   Input V oltage VIH Input V oltage HI 70% VLOGIC\nVIL Input V otage LO 30% VLOGIC\n   Input Current, SI ISINK VIN = VLOGIC, 30k Ω pull down 125 µA\n   ISOURCE VIN = GND 0.1 µA\n   Input Current, MRB, CSN ISINK VIN = VLOGIC 0.1 µA\n   ISOURCE VIN = GND , 30k Ω pull up 125 µA\nLOGIC OUTPUTS\n   Output V oltage VOH IOH = -100 µA 90% VLOGIC\n   VOL IOL = 100 µA 10% VLOGIC\n   Output Current IOL VOUT = 0.4V 1.6 mA\n   IOH VOUT  = VLOGIC - 0.4V -1.0 mA\n   Output Capacitance CO 15 pFPARAMETER SYM CONDITION MIN TYP  MAX UNIT\nDISCRETE INPUTS\n   SENSE GND/OPEN\nResistance in series with diode to VLOGIC RIN 3.3 kΩ\nResistance in series with diode to VWET RW 28 kΩ\n      Threshold DAC Gain VTDG 1 DAC bit = 0.5V . Guaranteed monotonic 0.5 V/bit\n     Max Threshold High\n     (Open State Input V oltage)VTHIMAXVTHI = Center V alue + ½ Hysteresis\nInput voltage to give Low output\nVTHI - VTLO ≥ 1VRefer to \nFigure 1 1V\n     Min Threshold Low\n     (Ground State Input V oltage )VTLOMINVTLO = Center V alue - ½ Hysteresis\nInput voltage to give High output\nVTHI - VTLO ≥ 1VRefer to \nFigure 1 1V\n      Input Current at 0V IIN0 VIN = 0V , VWET  = open -0.65 mA\nSUPPL Y CURRENT\n   VLOGIC Current IDD1 All Sense Pins Open 15 mA\n   VWETn Current IVWETn All Inputs for bank n = 0V , VWETn = 28V mA 9Tri-state leakage current, SO output IOZ VOUT  = VLOGIC  or Ground -10 10 µA\nAC ELECTRICAL  CHARACTERISTICSVDD = 3.3V , TA = Operating Temperature  RangeHI-8435\nPARAMETER SYMBOLLIMITS\nUNITS\nMIN TYP MAX\nSPI INTERF ACE TIMINGS\nSCK clock period tCYC 50 ns\nCS active after last SCK rising edge tCHH 5 ns\nCS setup time to first SCK rising edge tCES 5 ns\nCS hold time after last SCK falling edge tCEH 5 ns\nCS inactive between SPI instructions tCPH 55 ns\nSPI SI Data set-up time to SCK rising edge tDS 10 ns\nSPI SI Data hold time after SCK rising edge tDH 10 ns\nSCK rise time tSCKR 10 ns\nSCK fall time tSCKF 10 ns\nSCK pulse width high tSCKH 20 ns\nSCK pulse width low tSCKL 20 ns\nSO valid after SCK falling edge tDV 20 ns\nSO high-impedance after CS inactive tCHZ 20\nMR pulse width tMR 100 ns\nSENSOR TIMINGS\nDelay , change at sense input to valid status in SO_n 1 µs\nDelay , change of Threshold to valid status in SO_n 1 µs\nHOLT INTEGRATED CIRCUITS\n18FIGURE 13.  SPI Serial Output T imingCS\nSCK\nSOCHZt\nHi ImpedanceSCKHt\ntDV\nLSBCPHt\nt SCKL\nMSBHi ImpedanceCYCtCS\nSCK\nSICHHt\nCEHt\nMSBCESt\nDSt tDH\nLSBCPHt\nSCKRtSCKFtCYCt\nFIGURE 12.  SPI Serial Input T imingns\nHI-8435\nHI - 8435PQ x x ORDERING INFORMA TION\nHOLT INTEGRATED CIRCUITS\n19PART\nNUMBERPACKAGE\nDESCRIPTION\n8435PQ 44 PIN PLASTIC QUAD FLA T PACK, PQFP       (44PMQS)PART\nNUMBERLEAD\nFINISH\nBlank Tin / Lead (Sn /Pb) Solder\nF 100% Matte Tin (Pb-free, RoHS compliant)\nPART\nNUMBERTEMPERA TURE\nRANGEFLOW BURN\nIN\nI -40°C TO +85°C I NO\nT -55°C TO +125°C T NO\nM -55°C TO +125°C M YES\nHI - 8435PC x x \nPART\nNUMBERPACKAGE\nDESCRIPTION\n8435PC 44 PIN PLASTIC CHIP-SCALE, QFN                 (44PCS)PART\nNUMBERLEAD\nFINISH\nBlank NiPdAu\nF\nPART\nNUMBERTEMPERA TURE\nRANGEFLOW BURN\nIN\nI -40°C TO +85°C I NO\nT -55°C TO +125°C T NO\nM -55°C TO +125°C M YESNiPdAu (Pb-free, RoHS compliant)\nP/N Rev Date Description of Change\nDS8435  New 02/05/13 Initial Release. \nA 06/14/13 Added Threshold Tolerance curve (Figure 11) to clarify guaranteed threshold \nlimits. Updated text references to limits accordingly. \nB 06/20/13 Corrected typo for VWET min. in DC Electrical Characteristics. Clarified \nhysteresis value (VTHI - VTLO) ≥ 1V in DC Electrical Characteristics. \nC 07/03/13 Updated Absolute Maximum Ratings Table for VWETn and Discrete Input \nVoltage Range Parameters. Clarified value of VWETn for GND/Open \napplications in Table 14. \nAdded MIL-STD-704 compliance to Features. \nD 10/23/13 Add “M-Grade” to PQFP and QFN package options. Reference AN-305 for \nlightning protection. \nE 06/09/14 Clarify use of VWET for GND/Open operation. Correct VWET operating range in \nElectrical \nCharacteristics.  \nF 06/16/14 Update package drawings. \nG 12/01/15 Update  SPI Output timing  diagram . Update  AC Characteristics  for t . Clarify CHZ\nH 07/28/16\nJ 02/06/18\nK 09/13/18\nL 05/21/2020operation when switching between test mode and normal operation mode. \nCorrect label on block diagram. Lower VTHI/10 should be VTLO/10.  Correct SPI \nOp-Code typo in Table 7. \nClarify VWETn supply current per channel. \nAdd SO Tri-State leakage current spec to DC Electrical Characteristics.  \nRemove continuous power dissipation information from Absolute Maximum \nRatings. See website for thermal resistance data. \nUpdate QFN lead finish to NiPdAu. REVISION HISTORY\nHOLT INTEGRATED CIRCUITS\n20HI-8435\nPACKAGE DIMENSIONS\nHOLT INTEGRATED CIRCUITS\n21Package Type:\n0° £ Q £ 7°\n Detail  ASee Detail ASQ.44PMQS44-PIN PLASTIC QUAD FLA T PACK (PQFP)\n0.230\n(0.009)\n13.200\n(0.520)10.000\n(0.394) \nSQ.MAX.\n0.370 ± 0.080\n(0.015 ± 0.003)\n0.880 .150\n(0.035 ± 0\n± 0.006)\n0.13\n(0.005)R MIN.0.30\n(0.012)R MAX.\n2.00 .20\n(0.079 .008)± 0\n± 02.70\n(0.106)MAX.0.80\n(0.031)millimeters (inches)\nBSC\nBSC = “Basic Spacing between Centers” \nis theoretical true position dimension and \nhas no tolerance.  (JEDEC Standard 95)BSC BSC\n0.20\n(0.008)min1.60\n(0.063)typ\n44-PIN PLASTIC CHIP-SCALE P ACKAGE (QFN)\nPackage Type:  44PCS\nBSC = “Basic Spacing between Centers” \nis theoretical true position dimension and \nhas no tolerance.  (JEDEC Standard 95)5.50 ± 0.050\n(0.217 ± 0.002)\n0.400 ± 0.050\n(0.016 ± 0.002)0.25 \n(0.010 )± 0.050\n± 0.0020.50\n(0.0197)\n0.200 \n(0.008)1.00\n(0.039)7.00\n(0.276)BSC\n5.50 ± 0.050\n(0.217 ± 0.002)\ntypBottom\nViewTop View BSC7.00\n(0.276)BSC\nmaxmillimeters (inches)\nElectrically isolated heat \nsink pad on bottom of \npackage\nConnect to any ground or \npower plane for optimum \nthermal dissipation\n"}]
!==============================================================================!
### Component Summary: HI-8435PQTF

**Manufacturer:** Holt Integrated Circuits Inc.  
**Product Code:** HI-8435PQTF  
**Description:** The HI-8435 is a 32-channel discrete-to-digital sensor designed for interfacing with a Serial Peripheral Interface (SPI). It utilizes Silicon-on-Insulator (SOI) technology and can be configured for GND/Open or Supply/Open sensing applications.

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VLOGIC): 3.0V to 3.6V
  - VWET Voltage: 7.0V to 36V
  - Sense Input Voltage: -4.0V to 36V (for GND/Open) or 0V to 28V (for Supply/Open)
  
- **Current Ratings:**
  - Supply Current (IDD1): 15 mA (all sense pins open)
  - Input Current at 28V: 0.95 mA
  - Input Current at 0V: -0.65 mA (for GND/Open)

- **Power Consumption:** 
  - Typical power consumption is 15 mA when all sense pins are open.

- **Operating Temperature Range:**
  - Industrial Screening: -40°C to +85°C
  - High-Temperature Screening: -55°C to +125°C

- **Package Type:**
  - 44 Pin Plastic Quad Flat Pack (PQFP) or 44 Pin Plastic Chip-Scale Package (QFN)

- **Special Features:**
  - Programmable HI/LO threshold and hysteresis in 0.5V steps from 2V to 22V.
  - Internal lightning protection compliant with DO-160G.
  - Supports SPI communication up to 20 MHz.
  - Internal self-test capability.
  - Compliant with Airbus ABD0100H and MIL-STD-704 standards.

- **Moisture Sensitive Level (MSL):** 
  - MSL is not specified in the provided information.

#### Description:
The HI-8435 is a versatile sensor that can monitor up to 32 discrete inputs, organized into four banks of eight. Each bank can be programmed to operate in either GND/Open or Supply/Open modes, allowing for flexible application in various sensing environments. The device features a simple interface with CMOS logic levels, making it compatible with a wide range of microcontrollers and FPGAs.

#### Typical Applications:
- **Avionics:** The HI-8435 is primarily used in avionics for discrete-to-digital sensing applications, where it can monitor various signals and conditions in aircraft systems.
- **Industrial Automation:** It can be utilized in industrial settings for monitoring equipment status and environmental conditions.
- **Safety Systems:** The device's lightning protection and robust design make it suitable for safety-critical applications where reliable sensing is essential.

This summary encapsulates the key characteristics and applications of the HI-8435PQTF, providing a clear understanding of its capabilities and intended use cases.