

================================================================
== Vitis HLS Report for 'node5'
================================================================
* Date:           Tue Sep 24 20:57:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.812 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32798|    32798|  0.109 ms|  0.109 ms|  32798|  32798|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop22_loop23_loop24  |    32796|    32796|        30|          1|          1|  32768|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      535|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   160|    14752|     8832|    -|
|Memory               |       80|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      504|    -|
|Register             |        -|     -|     5789|      896|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       80|   160|    20541|    10767|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        5|     5|        2|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1502  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1503  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1504  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1505  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1506  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1507  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1508  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1509  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1510  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1511  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1512  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1513  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1514  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1515  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1516  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1517  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1518  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1519  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1520  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1521  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1522  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1523  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1524  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1525  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1526  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1527  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1528  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1529  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1530  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1531  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1532  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1533  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1534   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1535   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1536   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1537   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1538   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1539   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1540   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1541   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1542   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1543   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1544   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1545   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1546   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1547   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1548   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1549   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1550   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1551   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1552   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1553   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1554   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1555   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1556   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1557   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1558   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1559   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1560   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1561   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1562   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1563   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1564   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1565   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0| 160|14752| 8832|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v67_U     |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v67_1_U   |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v67_2_U   |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v67_3_U   |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v67_4_U   |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v67_5_U   |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v67_6_U   |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v67_7_U   |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_U     |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_1_U   |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_2_U   |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_3_U   |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_4_U   |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_5_U   |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_6_U   |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_7_U   |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_8_U   |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_9_U   |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_10_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_11_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_12_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_13_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_14_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_15_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_16_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_17_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_18_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_19_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_20_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_21_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_22_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_23_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_24_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_25_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_26_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_27_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_28_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_29_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_30_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v68_31_U  |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                           |       80|  0|   0|    0| 40960| 1280|    40|      1310720|
    +----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln181_1_fu_1547_p2              |         +|   0|  0|  23|          16|           1|
    |add_ln181_fu_1562_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln182_1_fu_1656_p2              |         +|   0|  0|  19|          12|           1|
    |add_ln182_fu_1612_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln183_fu_1650_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln195_fu_1728_p2                |         +|   0|  0|  17|          10|          10|
    |add_ln201_fu_1722_p2                |         +|   0|  0|  17|          10|          10|
    |and_ln181_fu_1594_p2                |       and|   0|  0|   2|           1|           1|
    |ap_condition_2435                   |       and|   0|  0|   2|           1|           1|
    |cmp39_fu_1644_p2                    |      icmp|   0|  0|  13|           6|           1|
    |cmp65_fu_1709_p2                    |      icmp|   0|  0|  13|           6|           1|
    |cmp93_3_fu_1714_p2                  |      icmp|   0|  0|  12|           5|           2|
    |icmp_ln181_fu_1541_p2               |      icmp|   0|  0|  24|          16|          17|
    |icmp_ln182_fu_1568_p2               |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln183_fu_1588_p2               |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln188_fu_1770_p2               |      icmp|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter10  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |ap_block_state30_pp0_stage0_iter29  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3    |        or|   0|  0|   2|           1|           1|
    |or_ln182_fu_1618_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln181_1_fu_1600_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln181_fu_1574_p3             |    select|   0|  0|   6|           1|           1|
    |select_ln182_1_fu_1632_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln182_2_fu_1662_p3           |    select|   0|  0|  12|           1|           1|
    |select_ln182_fu_1624_p3             |    select|   0|  0|   6|           1|           1|
    |v80_1_fu_2075_p3                    |    select|   0|  0|  32|           1|           1|
    |v80_2_fu_2082_p3                    |    select|   0|  0|  32|           1|           1|
    |v80_3_fu_2089_p3                    |    select|   0|  0|  32|           1|           1|
    |v80_4_fu_2096_p3                    |    select|   0|  0|  32|           1|           1|
    |v80_5_fu_2103_p3                    |    select|   0|  0|  32|           1|           1|
    |v80_6_fu_2110_p3                    |    select|   0|  0|  32|           1|           1|
    |v80_7_fu_2117_p3                    |    select|   0|  0|  32|           1|           1|
    |v80_fu_2068_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln181_fu_1582_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 535|         146|         100|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten19_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   12|         24|
    |ap_sig_allocacmp_v70_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_v71_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_v72_load               |   9|          2|    6|         12|
    |indvar_flatten19_fu_162                 |   9|          2|   16|         32|
    |indvar_flatten_fu_154                   |   9|          2|   12|         24|
    |v268_0_blk_n                            |   9|          2|    1|          2|
    |v268_1_blk_n                            |   9|          2|    1|          2|
    |v268_2_blk_n                            |   9|          2|    1|          2|
    |v268_3_blk_n                            |   9|          2|    1|          2|
    |v268_4_blk_n                            |   9|          2|    1|          2|
    |v268_5_blk_n                            |   9|          2|    1|          2|
    |v268_6_blk_n                            |   9|          2|    1|          2|
    |v268_7_blk_n                            |   9|          2|    1|          2|
    |v269_0_0_blk_n                          |   9|          2|    1|          2|
    |v269_0_1_blk_n                          |   9|          2|    1|          2|
    |v269_0_2_blk_n                          |   9|          2|    1|          2|
    |v269_0_3_blk_n                          |   9|          2|    1|          2|
    |v269_0_4_blk_n                          |   9|          2|    1|          2|
    |v269_0_5_blk_n                          |   9|          2|    1|          2|
    |v269_0_6_blk_n                          |   9|          2|    1|          2|
    |v269_0_7_blk_n                          |   9|          2|    1|          2|
    |v269_1_0_blk_n                          |   9|          2|    1|          2|
    |v269_1_1_blk_n                          |   9|          2|    1|          2|
    |v269_1_2_blk_n                          |   9|          2|    1|          2|
    |v269_1_3_blk_n                          |   9|          2|    1|          2|
    |v269_1_4_blk_n                          |   9|          2|    1|          2|
    |v269_1_5_blk_n                          |   9|          2|    1|          2|
    |v269_1_6_blk_n                          |   9|          2|    1|          2|
    |v269_1_7_blk_n                          |   9|          2|    1|          2|
    |v269_2_0_blk_n                          |   9|          2|    1|          2|
    |v269_2_1_blk_n                          |   9|          2|    1|          2|
    |v269_2_2_blk_n                          |   9|          2|    1|          2|
    |v269_2_3_blk_n                          |   9|          2|    1|          2|
    |v269_2_4_blk_n                          |   9|          2|    1|          2|
    |v269_2_5_blk_n                          |   9|          2|    1|          2|
    |v269_2_6_blk_n                          |   9|          2|    1|          2|
    |v269_2_7_blk_n                          |   9|          2|    1|          2|
    |v269_3_0_blk_n                          |   9|          2|    1|          2|
    |v269_3_1_blk_n                          |   9|          2|    1|          2|
    |v269_3_2_blk_n                          |   9|          2|    1|          2|
    |v269_3_3_blk_n                          |   9|          2|    1|          2|
    |v269_3_4_blk_n                          |   9|          2|    1|          2|
    |v269_3_5_blk_n                          |   9|          2|    1|          2|
    |v269_3_6_blk_n                          |   9|          2|    1|          2|
    |v269_3_7_blk_n                          |   9|          2|    1|          2|
    |v270_0_blk_n                            |   9|          2|    1|          2|
    |v270_1_blk_n                            |   9|          2|    1|          2|
    |v270_2_blk_n                            |   9|          2|    1|          2|
    |v270_3_blk_n                            |   9|          2|    1|          2|
    |v70_fu_158                              |   9|          2|    6|         12|
    |v71_fu_150                              |   9|          2|    6|         12|
    |v72_fu_146                              |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 504|        112|  138|        276|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln201_reg_2275                 |  10|   0|   10|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |cmp39_reg_2255                     |   1|   0|    1|          0|
    |cmp65_reg_2259                     |   1|   0|    1|          0|
    |cmp93_3_reg_2271                   |   1|   0|    1|          0|
    |empty_10_fu_178                    |  32|   0|   32|          0|
    |empty_8_fu_170                     |  32|   0|   32|          0|
    |empty_9_fu_174                     |  32|   0|   32|          0|
    |empty_fu_166                       |  32|   0|   32|          0|
    |icmp_ln188_reg_2440                |   1|   0|    1|          0|
    |indvar_flatten19_fu_162            |  16|   0|   16|          0|
    |indvar_flatten_fu_154              |  12|   0|   12|          0|
    |select_ln182_1_reg_2244            |   6|   0|    6|          0|
    |select_ln182_reg_2238              |   6|   0|    6|          0|
    |tmp10_reg_3031                     |  32|   0|   32|          0|
    |tmp11_reg_2971                     |  32|   0|   32|          0|
    |tmp12_reg_3036                     |  32|   0|   32|          0|
    |tmp13_reg_3041                     |  32|   0|   32|          0|
    |tmp14_reg_2976                     |  32|   0|   32|          0|
    |tmp15_reg_3046                     |  32|   0|   32|          0|
    |tmp16_reg_3051                     |  32|   0|   32|          0|
    |tmp17_reg_2981                     |  32|   0|   32|          0|
    |tmp18_reg_3056                     |  32|   0|   32|          0|
    |tmp19_reg_3061                     |  32|   0|   32|          0|
    |tmp1_reg_3001                      |  32|   0|   32|          0|
    |tmp20_reg_2986                     |  32|   0|   32|          0|
    |tmp21_reg_3066                     |  32|   0|   32|          0|
    |tmp22_reg_3071                     |  32|   0|   32|          0|
    |tmp23_reg_2991                     |  32|   0|   32|          0|
    |tmp2_reg_2956                      |  32|   0|   32|          0|
    |tmp3_reg_3006                      |  32|   0|   32|          0|
    |tmp4_reg_3011                      |  32|   0|   32|          0|
    |tmp5_reg_2961                      |  32|   0|   32|          0|
    |tmp6_reg_3016                      |  32|   0|   32|          0|
    |tmp7_reg_3021                      |  32|   0|   32|          0|
    |tmp8_reg_2966                      |  32|   0|   32|          0|
    |tmp9_reg_3026                      |  32|   0|   32|          0|
    |tmp_reg_2996                       |  32|   0|   32|          0|
    |trunc_ln182_reg_2233               |   5|   0|    5|          0|
    |trunc_ln201_reg_2249               |   5|   0|    5|          0|
    |v67_1_addr_reg_2794                |  10|   0|   10|          0|
    |v67_2_addr_reg_2800                |  10|   0|   10|          0|
    |v67_3_addr_reg_2806                |  10|   0|   10|          0|
    |v67_4_addr_reg_2812                |  10|   0|   10|          0|
    |v67_5_addr_reg_2818                |  10|   0|   10|          0|
    |v67_6_addr_reg_2824                |  10|   0|   10|          0|
    |v67_7_addr_reg_2830                |  10|   0|   10|          0|
    |v67_addr_reg_2788                  |  10|   0|   10|          0|
    |v68_10_addr_reg_2330               |  10|   0|   10|          0|
    |v68_11_addr_reg_2335               |  10|   0|   10|          0|
    |v68_12_addr_reg_2340               |  10|   0|   10|          0|
    |v68_13_addr_reg_2345               |  10|   0|   10|          0|
    |v68_14_addr_reg_2350               |  10|   0|   10|          0|
    |v68_15_addr_reg_2355               |  10|   0|   10|          0|
    |v68_16_addr_reg_2360               |  10|   0|   10|          0|
    |v68_17_addr_reg_2365               |  10|   0|   10|          0|
    |v68_18_addr_reg_2370               |  10|   0|   10|          0|
    |v68_19_addr_reg_2375               |  10|   0|   10|          0|
    |v68_1_addr_reg_2285                |  10|   0|   10|          0|
    |v68_20_addr_reg_2380               |  10|   0|   10|          0|
    |v68_21_addr_reg_2385               |  10|   0|   10|          0|
    |v68_22_addr_reg_2390               |  10|   0|   10|          0|
    |v68_23_addr_reg_2395               |  10|   0|   10|          0|
    |v68_24_addr_reg_2400               |  10|   0|   10|          0|
    |v68_25_addr_reg_2405               |  10|   0|   10|          0|
    |v68_26_addr_reg_2410               |  10|   0|   10|          0|
    |v68_27_addr_reg_2415               |  10|   0|   10|          0|
    |v68_28_addr_reg_2420               |  10|   0|   10|          0|
    |v68_29_addr_reg_2425               |  10|   0|   10|          0|
    |v68_2_addr_reg_2290                |  10|   0|   10|          0|
    |v68_30_addr_reg_2430               |  10|   0|   10|          0|
    |v68_31_addr_reg_2435               |  10|   0|   10|          0|
    |v68_3_addr_reg_2295                |  10|   0|   10|          0|
    |v68_4_addr_reg_2300                |  10|   0|   10|          0|
    |v68_5_addr_reg_2305                |  10|   0|   10|          0|
    |v68_6_addr_reg_2310                |  10|   0|   10|          0|
    |v68_7_addr_reg_2315                |  10|   0|   10|          0|
    |v68_8_addr_reg_2320                |  10|   0|   10|          0|
    |v68_9_addr_reg_2325                |  10|   0|   10|          0|
    |v68_addr_reg_2280                  |  10|   0|   10|          0|
    |v70_fu_158                         |   6|   0|    6|          0|
    |v71_fu_150                         |   6|   0|    6|          0|
    |v72_fu_146                         |   6|   0|    6|          0|
    |v79_15_reg_2731                    |  32|   0|   32|          0|
    |v79_1_reg_2661                     |  32|   0|   32|          0|
    |v79_23_reg_2479                    |  32|   0|   32|          0|
    |v79_24_reg_2484                    |  32|   0|   32|          0|
    |v79_25_reg_2489                    |  32|   0|   32|          0|
    |v79_26_reg_2494                    |  32|   0|   32|          0|
    |v79_27_reg_2499                    |  32|   0|   32|          0|
    |v79_28_reg_2504                    |  32|   0|   32|          0|
    |v79_29_reg_2509                    |  32|   0|   32|          0|
    |v79_2_reg_2666                     |  32|   0|   32|          0|
    |v79_30_reg_2514                    |  32|   0|   32|          0|
    |v79_31_reg_2519                    |  32|   0|   32|          0|
    |v79_32_reg_2444                    |  32|   0|   32|          0|
    |v79_33_reg_2449                    |  32|   0|   32|          0|
    |v79_34_reg_2454                    |  32|   0|   32|          0|
    |v79_35_reg_2459                    |  32|   0|   32|          0|
    |v79_36_reg_2464                    |  32|   0|   32|          0|
    |v79_37_reg_2469                    |  32|   0|   32|          0|
    |v79_38_reg_2474                    |  32|   0|   32|          0|
    |v79_39_reg_2696                    |  32|   0|   32|          0|
    |v79_3_reg_2671                     |  32|   0|   32|          0|
    |v79_40_reg_2701                    |  32|   0|   32|          0|
    |v79_41_reg_2706                    |  32|   0|   32|          0|
    |v79_42_reg_2711                    |  32|   0|   32|          0|
    |v79_43_reg_2716                    |  32|   0|   32|          0|
    |v79_44_reg_2721                    |  32|   0|   32|          0|
    |v79_45_reg_2726                    |  32|   0|   32|          0|
    |v79_4_reg_2676                     |  32|   0|   32|          0|
    |v79_5_reg_2681                     |  32|   0|   32|          0|
    |v79_6_reg_2686                     |  32|   0|   32|          0|
    |v79_7_reg_2691                     |  32|   0|   32|          0|
    |v79_reg_2656                       |  32|   0|   32|          0|
    |v80_1_reg_2846                     |  32|   0|   32|          0|
    |v80_2_reg_2856                     |  32|   0|   32|          0|
    |v80_3_reg_2866                     |  32|   0|   32|          0|
    |v80_4_reg_2876                     |  32|   0|   32|          0|
    |v80_5_reg_2886                     |  32|   0|   32|          0|
    |v80_6_reg_2896                     |  32|   0|   32|          0|
    |v80_7_reg_2906                     |  32|   0|   32|          0|
    |v80_reg_2836                       |  32|   0|   32|          0|
    |v81_10_reg_2931                    |  32|   0|   32|          0|
    |v81_11_reg_2936                    |  32|   0|   32|          0|
    |v81_12_reg_2941                    |  32|   0|   32|          0|
    |v81_13_reg_2946                    |  32|   0|   32|          0|
    |v81_14_reg_2576                    |  32|   0|   32|          0|
    |v81_15_reg_2951                    |  32|   0|   32|          0|
    |v81_16_reg_2581                    |  32|   0|   32|          0|
    |v81_17_reg_2586                    |  32|   0|   32|          0|
    |v81_18_reg_2591                    |  32|   0|   32|          0|
    |v81_19_reg_2596                    |  32|   0|   32|          0|
    |v81_1_reg_2851                     |  32|   0|   32|          0|
    |v81_20_reg_2601                    |  32|   0|   32|          0|
    |v81_21_reg_2606                    |  32|   0|   32|          0|
    |v81_22_reg_2611                    |  32|   0|   32|          0|
    |v81_23_reg_2616                    |  32|   0|   32|          0|
    |v81_24_reg_2621                    |  32|   0|   32|          0|
    |v81_25_reg_2626                    |  32|   0|   32|          0|
    |v81_26_reg_2631                    |  32|   0|   32|          0|
    |v81_27_reg_2636                    |  32|   0|   32|          0|
    |v81_28_reg_2641                    |  32|   0|   32|          0|
    |v81_29_reg_2646                    |  32|   0|   32|          0|
    |v81_2_reg_2861                     |  32|   0|   32|          0|
    |v81_30_reg_2651                    |  32|   0|   32|          0|
    |v81_32_reg_2926                    |  32|   0|   32|          0|
    |v81_3_reg_2871                     |  32|   0|   32|          0|
    |v81_4_reg_2881                     |  32|   0|   32|          0|
    |v81_5_reg_2891                     |  32|   0|   32|          0|
    |v81_6_reg_2901                     |  32|   0|   32|          0|
    |v81_7_reg_2911                     |  32|   0|   32|          0|
    |v81_8_reg_2916                     |  32|   0|   32|          0|
    |v81_9_reg_2921                     |  32|   0|   32|          0|
    |v81_reg_2841                       |  32|   0|   32|          0|
    |v82_1_reg_3082                     |  32|   0|   32|          0|
    |v82_2_reg_3088                     |  32|   0|   32|          0|
    |v82_3_reg_3094                     |  32|   0|   32|          0|
    |v82_4_reg_3100                     |  32|   0|   32|          0|
    |v82_5_reg_3106                     |  32|   0|   32|          0|
    |v82_6_reg_3112                     |  32|   0|   32|          0|
    |v82_7_reg_3118                     |  32|   0|   32|          0|
    |v82_reg_3076                       |  32|   0|   32|          0|
    |add_ln201_reg_2275                 |  64|  32|   10|          0|
    |cmp65_reg_2259                     |  64|  32|    1|          0|
    |cmp93_3_reg_2271                   |  64|  32|    1|          0|
    |icmp_ln188_reg_2440                |  64|  32|    1|          0|
    |v67_1_addr_reg_2794                |  64|  32|   10|          0|
    |v67_2_addr_reg_2800                |  64|  32|   10|          0|
    |v67_3_addr_reg_2806                |  64|  32|   10|          0|
    |v67_4_addr_reg_2812                |  64|  32|   10|          0|
    |v67_5_addr_reg_2818                |  64|  32|   10|          0|
    |v67_6_addr_reg_2824                |  64|  32|   10|          0|
    |v67_7_addr_reg_2830                |  64|  32|   10|          0|
    |v67_addr_reg_2788                  |  64|  32|   10|          0|
    |v68_10_addr_reg_2330               |  64|  32|   10|          0|
    |v68_11_addr_reg_2335               |  64|  32|   10|          0|
    |v68_12_addr_reg_2340               |  64|  32|   10|          0|
    |v68_13_addr_reg_2345               |  64|  32|   10|          0|
    |v68_14_addr_reg_2350               |  64|  32|   10|          0|
    |v68_15_addr_reg_2355               |  64|  32|   10|          0|
    |v68_1_addr_reg_2285                |  64|  32|   10|          0|
    |v68_2_addr_reg_2290                |  64|  32|   10|          0|
    |v68_3_addr_reg_2295                |  64|  32|   10|          0|
    |v68_4_addr_reg_2300                |  64|  32|   10|          0|
    |v68_5_addr_reg_2305                |  64|  32|   10|          0|
    |v68_6_addr_reg_2310                |  64|  32|   10|          0|
    |v68_7_addr_reg_2315                |  64|  32|   10|          0|
    |v68_8_addr_reg_2320                |  64|  32|   10|          0|
    |v68_9_addr_reg_2325                |  64|  32|   10|          0|
    |v68_addr_reg_2280                  |  64|  32|   10|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |5789| 896| 4250|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node5|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node5|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node5|  return value|
|v269_0_0_dout            |   in|   32|     ap_fifo|      v269_0_0|       pointer|
|v269_0_0_num_data_valid  |   in|   11|     ap_fifo|      v269_0_0|       pointer|
|v269_0_0_fifo_cap        |   in|   11|     ap_fifo|      v269_0_0|       pointer|
|v269_0_0_empty_n         |   in|    1|     ap_fifo|      v269_0_0|       pointer|
|v269_0_0_read            |  out|    1|     ap_fifo|      v269_0_0|       pointer|
|v269_0_1_dout            |   in|   32|     ap_fifo|      v269_0_1|       pointer|
|v269_0_1_num_data_valid  |   in|   11|     ap_fifo|      v269_0_1|       pointer|
|v269_0_1_fifo_cap        |   in|   11|     ap_fifo|      v269_0_1|       pointer|
|v269_0_1_empty_n         |   in|    1|     ap_fifo|      v269_0_1|       pointer|
|v269_0_1_read            |  out|    1|     ap_fifo|      v269_0_1|       pointer|
|v269_0_2_dout            |   in|   32|     ap_fifo|      v269_0_2|       pointer|
|v269_0_2_num_data_valid  |   in|   11|     ap_fifo|      v269_0_2|       pointer|
|v269_0_2_fifo_cap        |   in|   11|     ap_fifo|      v269_0_2|       pointer|
|v269_0_2_empty_n         |   in|    1|     ap_fifo|      v269_0_2|       pointer|
|v269_0_2_read            |  out|    1|     ap_fifo|      v269_0_2|       pointer|
|v269_0_3_dout            |   in|   32|     ap_fifo|      v269_0_3|       pointer|
|v269_0_3_num_data_valid  |   in|   11|     ap_fifo|      v269_0_3|       pointer|
|v269_0_3_fifo_cap        |   in|   11|     ap_fifo|      v269_0_3|       pointer|
|v269_0_3_empty_n         |   in|    1|     ap_fifo|      v269_0_3|       pointer|
|v269_0_3_read            |  out|    1|     ap_fifo|      v269_0_3|       pointer|
|v269_0_4_dout            |   in|   32|     ap_fifo|      v269_0_4|       pointer|
|v269_0_4_num_data_valid  |   in|   11|     ap_fifo|      v269_0_4|       pointer|
|v269_0_4_fifo_cap        |   in|   11|     ap_fifo|      v269_0_4|       pointer|
|v269_0_4_empty_n         |   in|    1|     ap_fifo|      v269_0_4|       pointer|
|v269_0_4_read            |  out|    1|     ap_fifo|      v269_0_4|       pointer|
|v269_0_5_dout            |   in|   32|     ap_fifo|      v269_0_5|       pointer|
|v269_0_5_num_data_valid  |   in|   11|     ap_fifo|      v269_0_5|       pointer|
|v269_0_5_fifo_cap        |   in|   11|     ap_fifo|      v269_0_5|       pointer|
|v269_0_5_empty_n         |   in|    1|     ap_fifo|      v269_0_5|       pointer|
|v269_0_5_read            |  out|    1|     ap_fifo|      v269_0_5|       pointer|
|v269_0_6_dout            |   in|   32|     ap_fifo|      v269_0_6|       pointer|
|v269_0_6_num_data_valid  |   in|   11|     ap_fifo|      v269_0_6|       pointer|
|v269_0_6_fifo_cap        |   in|   11|     ap_fifo|      v269_0_6|       pointer|
|v269_0_6_empty_n         |   in|    1|     ap_fifo|      v269_0_6|       pointer|
|v269_0_6_read            |  out|    1|     ap_fifo|      v269_0_6|       pointer|
|v269_0_7_dout            |   in|   32|     ap_fifo|      v269_0_7|       pointer|
|v269_0_7_num_data_valid  |   in|   11|     ap_fifo|      v269_0_7|       pointer|
|v269_0_7_fifo_cap        |   in|   11|     ap_fifo|      v269_0_7|       pointer|
|v269_0_7_empty_n         |   in|    1|     ap_fifo|      v269_0_7|       pointer|
|v269_0_7_read            |  out|    1|     ap_fifo|      v269_0_7|       pointer|
|v269_1_0_dout            |   in|   32|     ap_fifo|      v269_1_0|       pointer|
|v269_1_0_num_data_valid  |   in|   11|     ap_fifo|      v269_1_0|       pointer|
|v269_1_0_fifo_cap        |   in|   11|     ap_fifo|      v269_1_0|       pointer|
|v269_1_0_empty_n         |   in|    1|     ap_fifo|      v269_1_0|       pointer|
|v269_1_0_read            |  out|    1|     ap_fifo|      v269_1_0|       pointer|
|v269_1_1_dout            |   in|   32|     ap_fifo|      v269_1_1|       pointer|
|v269_1_1_num_data_valid  |   in|   11|     ap_fifo|      v269_1_1|       pointer|
|v269_1_1_fifo_cap        |   in|   11|     ap_fifo|      v269_1_1|       pointer|
|v269_1_1_empty_n         |   in|    1|     ap_fifo|      v269_1_1|       pointer|
|v269_1_1_read            |  out|    1|     ap_fifo|      v269_1_1|       pointer|
|v269_1_2_dout            |   in|   32|     ap_fifo|      v269_1_2|       pointer|
|v269_1_2_num_data_valid  |   in|   11|     ap_fifo|      v269_1_2|       pointer|
|v269_1_2_fifo_cap        |   in|   11|     ap_fifo|      v269_1_2|       pointer|
|v269_1_2_empty_n         |   in|    1|     ap_fifo|      v269_1_2|       pointer|
|v269_1_2_read            |  out|    1|     ap_fifo|      v269_1_2|       pointer|
|v269_1_3_dout            |   in|   32|     ap_fifo|      v269_1_3|       pointer|
|v269_1_3_num_data_valid  |   in|   11|     ap_fifo|      v269_1_3|       pointer|
|v269_1_3_fifo_cap        |   in|   11|     ap_fifo|      v269_1_3|       pointer|
|v269_1_3_empty_n         |   in|    1|     ap_fifo|      v269_1_3|       pointer|
|v269_1_3_read            |  out|    1|     ap_fifo|      v269_1_3|       pointer|
|v269_1_4_dout            |   in|   32|     ap_fifo|      v269_1_4|       pointer|
|v269_1_4_num_data_valid  |   in|   11|     ap_fifo|      v269_1_4|       pointer|
|v269_1_4_fifo_cap        |   in|   11|     ap_fifo|      v269_1_4|       pointer|
|v269_1_4_empty_n         |   in|    1|     ap_fifo|      v269_1_4|       pointer|
|v269_1_4_read            |  out|    1|     ap_fifo|      v269_1_4|       pointer|
|v269_1_5_dout            |   in|   32|     ap_fifo|      v269_1_5|       pointer|
|v269_1_5_num_data_valid  |   in|   11|     ap_fifo|      v269_1_5|       pointer|
|v269_1_5_fifo_cap        |   in|   11|     ap_fifo|      v269_1_5|       pointer|
|v269_1_5_empty_n         |   in|    1|     ap_fifo|      v269_1_5|       pointer|
|v269_1_5_read            |  out|    1|     ap_fifo|      v269_1_5|       pointer|
|v269_1_6_dout            |   in|   32|     ap_fifo|      v269_1_6|       pointer|
|v269_1_6_num_data_valid  |   in|   11|     ap_fifo|      v269_1_6|       pointer|
|v269_1_6_fifo_cap        |   in|   11|     ap_fifo|      v269_1_6|       pointer|
|v269_1_6_empty_n         |   in|    1|     ap_fifo|      v269_1_6|       pointer|
|v269_1_6_read            |  out|    1|     ap_fifo|      v269_1_6|       pointer|
|v269_1_7_dout            |   in|   32|     ap_fifo|      v269_1_7|       pointer|
|v269_1_7_num_data_valid  |   in|   11|     ap_fifo|      v269_1_7|       pointer|
|v269_1_7_fifo_cap        |   in|   11|     ap_fifo|      v269_1_7|       pointer|
|v269_1_7_empty_n         |   in|    1|     ap_fifo|      v269_1_7|       pointer|
|v269_1_7_read            |  out|    1|     ap_fifo|      v269_1_7|       pointer|
|v269_2_0_dout            |   in|   32|     ap_fifo|      v269_2_0|       pointer|
|v269_2_0_num_data_valid  |   in|   11|     ap_fifo|      v269_2_0|       pointer|
|v269_2_0_fifo_cap        |   in|   11|     ap_fifo|      v269_2_0|       pointer|
|v269_2_0_empty_n         |   in|    1|     ap_fifo|      v269_2_0|       pointer|
|v269_2_0_read            |  out|    1|     ap_fifo|      v269_2_0|       pointer|
|v269_2_1_dout            |   in|   32|     ap_fifo|      v269_2_1|       pointer|
|v269_2_1_num_data_valid  |   in|   11|     ap_fifo|      v269_2_1|       pointer|
|v269_2_1_fifo_cap        |   in|   11|     ap_fifo|      v269_2_1|       pointer|
|v269_2_1_empty_n         |   in|    1|     ap_fifo|      v269_2_1|       pointer|
|v269_2_1_read            |  out|    1|     ap_fifo|      v269_2_1|       pointer|
|v269_2_2_dout            |   in|   32|     ap_fifo|      v269_2_2|       pointer|
|v269_2_2_num_data_valid  |   in|   11|     ap_fifo|      v269_2_2|       pointer|
|v269_2_2_fifo_cap        |   in|   11|     ap_fifo|      v269_2_2|       pointer|
|v269_2_2_empty_n         |   in|    1|     ap_fifo|      v269_2_2|       pointer|
|v269_2_2_read            |  out|    1|     ap_fifo|      v269_2_2|       pointer|
|v269_2_3_dout            |   in|   32|     ap_fifo|      v269_2_3|       pointer|
|v269_2_3_num_data_valid  |   in|   11|     ap_fifo|      v269_2_3|       pointer|
|v269_2_3_fifo_cap        |   in|   11|     ap_fifo|      v269_2_3|       pointer|
|v269_2_3_empty_n         |   in|    1|     ap_fifo|      v269_2_3|       pointer|
|v269_2_3_read            |  out|    1|     ap_fifo|      v269_2_3|       pointer|
|v269_2_4_dout            |   in|   32|     ap_fifo|      v269_2_4|       pointer|
|v269_2_4_num_data_valid  |   in|   11|     ap_fifo|      v269_2_4|       pointer|
|v269_2_4_fifo_cap        |   in|   11|     ap_fifo|      v269_2_4|       pointer|
|v269_2_4_empty_n         |   in|    1|     ap_fifo|      v269_2_4|       pointer|
|v269_2_4_read            |  out|    1|     ap_fifo|      v269_2_4|       pointer|
|v269_2_5_dout            |   in|   32|     ap_fifo|      v269_2_5|       pointer|
|v269_2_5_num_data_valid  |   in|   11|     ap_fifo|      v269_2_5|       pointer|
|v269_2_5_fifo_cap        |   in|   11|     ap_fifo|      v269_2_5|       pointer|
|v269_2_5_empty_n         |   in|    1|     ap_fifo|      v269_2_5|       pointer|
|v269_2_5_read            |  out|    1|     ap_fifo|      v269_2_5|       pointer|
|v269_2_6_dout            |   in|   32|     ap_fifo|      v269_2_6|       pointer|
|v269_2_6_num_data_valid  |   in|   11|     ap_fifo|      v269_2_6|       pointer|
|v269_2_6_fifo_cap        |   in|   11|     ap_fifo|      v269_2_6|       pointer|
|v269_2_6_empty_n         |   in|    1|     ap_fifo|      v269_2_6|       pointer|
|v269_2_6_read            |  out|    1|     ap_fifo|      v269_2_6|       pointer|
|v269_2_7_dout            |   in|   32|     ap_fifo|      v269_2_7|       pointer|
|v269_2_7_num_data_valid  |   in|   11|     ap_fifo|      v269_2_7|       pointer|
|v269_2_7_fifo_cap        |   in|   11|     ap_fifo|      v269_2_7|       pointer|
|v269_2_7_empty_n         |   in|    1|     ap_fifo|      v269_2_7|       pointer|
|v269_2_7_read            |  out|    1|     ap_fifo|      v269_2_7|       pointer|
|v269_3_0_dout            |   in|   32|     ap_fifo|      v269_3_0|       pointer|
|v269_3_0_num_data_valid  |   in|   11|     ap_fifo|      v269_3_0|       pointer|
|v269_3_0_fifo_cap        |   in|   11|     ap_fifo|      v269_3_0|       pointer|
|v269_3_0_empty_n         |   in|    1|     ap_fifo|      v269_3_0|       pointer|
|v269_3_0_read            |  out|    1|     ap_fifo|      v269_3_0|       pointer|
|v269_3_1_dout            |   in|   32|     ap_fifo|      v269_3_1|       pointer|
|v269_3_1_num_data_valid  |   in|   11|     ap_fifo|      v269_3_1|       pointer|
|v269_3_1_fifo_cap        |   in|   11|     ap_fifo|      v269_3_1|       pointer|
|v269_3_1_empty_n         |   in|    1|     ap_fifo|      v269_3_1|       pointer|
|v269_3_1_read            |  out|    1|     ap_fifo|      v269_3_1|       pointer|
|v269_3_2_dout            |   in|   32|     ap_fifo|      v269_3_2|       pointer|
|v269_3_2_num_data_valid  |   in|   11|     ap_fifo|      v269_3_2|       pointer|
|v269_3_2_fifo_cap        |   in|   11|     ap_fifo|      v269_3_2|       pointer|
|v269_3_2_empty_n         |   in|    1|     ap_fifo|      v269_3_2|       pointer|
|v269_3_2_read            |  out|    1|     ap_fifo|      v269_3_2|       pointer|
|v269_3_3_dout            |   in|   32|     ap_fifo|      v269_3_3|       pointer|
|v269_3_3_num_data_valid  |   in|   11|     ap_fifo|      v269_3_3|       pointer|
|v269_3_3_fifo_cap        |   in|   11|     ap_fifo|      v269_3_3|       pointer|
|v269_3_3_empty_n         |   in|    1|     ap_fifo|      v269_3_3|       pointer|
|v269_3_3_read            |  out|    1|     ap_fifo|      v269_3_3|       pointer|
|v269_3_4_dout            |   in|   32|     ap_fifo|      v269_3_4|       pointer|
|v269_3_4_num_data_valid  |   in|   11|     ap_fifo|      v269_3_4|       pointer|
|v269_3_4_fifo_cap        |   in|   11|     ap_fifo|      v269_3_4|       pointer|
|v269_3_4_empty_n         |   in|    1|     ap_fifo|      v269_3_4|       pointer|
|v269_3_4_read            |  out|    1|     ap_fifo|      v269_3_4|       pointer|
|v269_3_5_dout            |   in|   32|     ap_fifo|      v269_3_5|       pointer|
|v269_3_5_num_data_valid  |   in|   11|     ap_fifo|      v269_3_5|       pointer|
|v269_3_5_fifo_cap        |   in|   11|     ap_fifo|      v269_3_5|       pointer|
|v269_3_5_empty_n         |   in|    1|     ap_fifo|      v269_3_5|       pointer|
|v269_3_5_read            |  out|    1|     ap_fifo|      v269_3_5|       pointer|
|v269_3_6_dout            |   in|   32|     ap_fifo|      v269_3_6|       pointer|
|v269_3_6_num_data_valid  |   in|   11|     ap_fifo|      v269_3_6|       pointer|
|v269_3_6_fifo_cap        |   in|   11|     ap_fifo|      v269_3_6|       pointer|
|v269_3_6_empty_n         |   in|    1|     ap_fifo|      v269_3_6|       pointer|
|v269_3_6_read            |  out|    1|     ap_fifo|      v269_3_6|       pointer|
|v269_3_7_dout            |   in|   32|     ap_fifo|      v269_3_7|       pointer|
|v269_3_7_num_data_valid  |   in|   11|     ap_fifo|      v269_3_7|       pointer|
|v269_3_7_fifo_cap        |   in|   11|     ap_fifo|      v269_3_7|       pointer|
|v269_3_7_empty_n         |   in|    1|     ap_fifo|      v269_3_7|       pointer|
|v269_3_7_read            |  out|    1|     ap_fifo|      v269_3_7|       pointer|
|v270_2_dout              |   in|   32|     ap_fifo|        v270_2|       pointer|
|v270_2_num_data_valid    |   in|   11|     ap_fifo|        v270_2|       pointer|
|v270_2_fifo_cap          |   in|   11|     ap_fifo|        v270_2|       pointer|
|v270_2_empty_n           |   in|    1|     ap_fifo|        v270_2|       pointer|
|v270_2_read              |  out|    1|     ap_fifo|        v270_2|       pointer|
|v270_3_dout              |   in|   32|     ap_fifo|        v270_3|       pointer|
|v270_3_num_data_valid    |   in|   11|     ap_fifo|        v270_3|       pointer|
|v270_3_fifo_cap          |   in|   11|     ap_fifo|        v270_3|       pointer|
|v270_3_empty_n           |   in|    1|     ap_fifo|        v270_3|       pointer|
|v270_3_read              |  out|    1|     ap_fifo|        v270_3|       pointer|
|v270_0_dout              |   in|   32|     ap_fifo|        v270_0|       pointer|
|v270_0_num_data_valid    |   in|   11|     ap_fifo|        v270_0|       pointer|
|v270_0_fifo_cap          |   in|   11|     ap_fifo|        v270_0|       pointer|
|v270_0_empty_n           |   in|    1|     ap_fifo|        v270_0|       pointer|
|v270_0_read              |  out|    1|     ap_fifo|        v270_0|       pointer|
|v270_1_dout              |   in|   32|     ap_fifo|        v270_1|       pointer|
|v270_1_num_data_valid    |   in|   11|     ap_fifo|        v270_1|       pointer|
|v270_1_fifo_cap          |   in|   11|     ap_fifo|        v270_1|       pointer|
|v270_1_empty_n           |   in|    1|     ap_fifo|        v270_1|       pointer|
|v270_1_read              |  out|    1|     ap_fifo|        v270_1|       pointer|
|v268_0_din               |  out|   32|     ap_fifo|        v268_0|       pointer|
|v268_0_num_data_valid    |   in|   11|     ap_fifo|        v268_0|       pointer|
|v268_0_fifo_cap          |   in|   11|     ap_fifo|        v268_0|       pointer|
|v268_0_full_n            |   in|    1|     ap_fifo|        v268_0|       pointer|
|v268_0_write             |  out|    1|     ap_fifo|        v268_0|       pointer|
|v268_1_din               |  out|   32|     ap_fifo|        v268_1|       pointer|
|v268_1_num_data_valid    |   in|   11|     ap_fifo|        v268_1|       pointer|
|v268_1_fifo_cap          |   in|   11|     ap_fifo|        v268_1|       pointer|
|v268_1_full_n            |   in|    1|     ap_fifo|        v268_1|       pointer|
|v268_1_write             |  out|    1|     ap_fifo|        v268_1|       pointer|
|v268_2_din               |  out|   32|     ap_fifo|        v268_2|       pointer|
|v268_2_num_data_valid    |   in|   11|     ap_fifo|        v268_2|       pointer|
|v268_2_fifo_cap          |   in|   11|     ap_fifo|        v268_2|       pointer|
|v268_2_full_n            |   in|    1|     ap_fifo|        v268_2|       pointer|
|v268_2_write             |  out|    1|     ap_fifo|        v268_2|       pointer|
|v268_3_din               |  out|   32|     ap_fifo|        v268_3|       pointer|
|v268_3_num_data_valid    |   in|   11|     ap_fifo|        v268_3|       pointer|
|v268_3_fifo_cap          |   in|   11|     ap_fifo|        v268_3|       pointer|
|v268_3_full_n            |   in|    1|     ap_fifo|        v268_3|       pointer|
|v268_3_write             |  out|    1|     ap_fifo|        v268_3|       pointer|
|v268_4_din               |  out|   32|     ap_fifo|        v268_4|       pointer|
|v268_4_num_data_valid    |   in|   11|     ap_fifo|        v268_4|       pointer|
|v268_4_fifo_cap          |   in|   11|     ap_fifo|        v268_4|       pointer|
|v268_4_full_n            |   in|    1|     ap_fifo|        v268_4|       pointer|
|v268_4_write             |  out|    1|     ap_fifo|        v268_4|       pointer|
|v268_5_din               |  out|   32|     ap_fifo|        v268_5|       pointer|
|v268_5_num_data_valid    |   in|   11|     ap_fifo|        v268_5|       pointer|
|v268_5_fifo_cap          |   in|   11|     ap_fifo|        v268_5|       pointer|
|v268_5_full_n            |   in|    1|     ap_fifo|        v268_5|       pointer|
|v268_5_write             |  out|    1|     ap_fifo|        v268_5|       pointer|
|v268_6_din               |  out|   32|     ap_fifo|        v268_6|       pointer|
|v268_6_num_data_valid    |   in|   11|     ap_fifo|        v268_6|       pointer|
|v268_6_fifo_cap          |   in|   11|     ap_fifo|        v268_6|       pointer|
|v268_6_full_n            |   in|    1|     ap_fifo|        v268_6|       pointer|
|v268_6_write             |  out|    1|     ap_fifo|        v268_6|       pointer|
|v268_7_din               |  out|   32|     ap_fifo|        v268_7|       pointer|
|v268_7_num_data_valid    |   in|   11|     ap_fifo|        v268_7|       pointer|
|v268_7_fifo_cap          |   in|   11|     ap_fifo|        v268_7|       pointer|
|v268_7_full_n            |   in|    1|     ap_fifo|        v268_7|       pointer|
|v268_7_write             |  out|    1|     ap_fifo|        v268_7|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

