

================================================================
== Vivado HLS Report for 'axis_width_upsizer'
================================================================
* Date:           Tue Oct 20 12:45:17 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        axisWidthUpsizer_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     1.671|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      82|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     228|
|Register         |        -|      -|     305|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     305|     310|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |tmp_7_fu_375_p2                     |     +    |      0|  0|  11|           3|           1|
    |ap_block_state1_pp0_stage0_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_334                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_368                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op44_write_state2      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op56_write_state3      |    and   |      0|  0|   2|           1|           1|
    |data_out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |data_out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |data_out_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |data_out_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |data_out_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |data_out_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_108_p4             |    and   |      0|  0|   2|           1|           0|
    |data_out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |data_out_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |data_out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_5_fu_363_p2                     |   icmp   |      0|  0|   9|           3|           2|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_369_p2                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|  82|          31|          25|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter1_tmp_data_V_1_reg_179  |  44|          9|   64|        576|
    |ap_phi_reg_pp0_iter1_tmp_keep_V_reg_139    |  44|          9|    8|         72|
    |counter_V                                  |   9|          2|    3|          6|
    |data_in_TDATA_blk_n                        |   9|          2|    1|          2|
    |data_out_TDATA_blk_n                       |   9|          2|    1|          2|
    |data_out_V_data_V_1_data_out               |   9|          2|   64|        128|
    |data_out_V_data_V_1_state                  |  15|          3|    2|          6|
    |data_out_V_keep_V_1_data_out               |   9|          2|    8|         16|
    |data_out_V_keep_V_1_state                  |  15|          3|    2|          6|
    |data_out_V_last_V_1_data_out               |   9|          2|    1|          2|
    |data_out_V_last_V_1_state                  |  15|          3|    2|          6|
    |send_word_data_V                           |  41|          8|   64|        512|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 228|         47|  220|       1334|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_data_V_1_reg_179  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_tmp_keep_V_reg_139    |   8|   0|    8|          0|
    |counter_V                                  |   3|   0|    3|          0|
    |data_out_V_data_V_1_payload_A              |  64|   0|   64|          0|
    |data_out_V_data_V_1_payload_B              |  64|   0|   64|          0|
    |data_out_V_data_V_1_sel_rd                 |   1|   0|    1|          0|
    |data_out_V_data_V_1_sel_wr                 |   1|   0|    1|          0|
    |data_out_V_data_V_1_state                  |   2|   0|    2|          0|
    |data_out_V_keep_V_1_payload_A              |   8|   0|    8|          0|
    |data_out_V_keep_V_1_payload_B              |   8|   0|    8|          0|
    |data_out_V_keep_V_1_sel_rd                 |   1|   0|    1|          0|
    |data_out_V_keep_V_1_sel_wr                 |   1|   0|    1|          0|
    |data_out_V_keep_V_1_state                  |   2|   0|    2|          0|
    |data_out_V_last_V_1_payload_A              |   1|   0|    1|          0|
    |data_out_V_last_V_1_payload_B              |   1|   0|    1|          0|
    |data_out_V_last_V_1_sel_rd                 |   1|   0|    1|          0|
    |data_out_V_last_V_1_sel_wr                 |   1|   0|    1|          0|
    |data_out_V_last_V_1_state                  |   2|   0|    2|          0|
    |or_cond_reg_445                            |   1|   0|    1|          0|
    |or_cond_reg_445_pp0_iter1_reg              |   1|   0|    1|          0|
    |send_word_data_V                           |  64|   0|   64|          0|
    |tmp_last_V_reg_397                         |   1|   0|    1|          0|
    |tmp_reg_393                                |   1|   0|    1|          0|
    |tmp_reg_393_pp0_iter1_reg                  |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 305|   0|  305|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+-----------------+-----+-----+--------------+--------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_none | axis_width_upsizer | return value |
|ap_rst_n         |  in |    1| ap_ctrl_none | axis_width_upsizer | return value |
|data_in_TDATA    |  in |    8|     axis     |  data_in_V_data_V  |    pointer   |
|data_in_TVALID   |  in |    1|     axis     |  data_in_V_last_V  |    pointer   |
|data_in_TREADY   | out |    1|     axis     |  data_in_V_last_V  |    pointer   |
|data_in_TLAST    |  in |    1|     axis     |  data_in_V_last_V  |    pointer   |
|data_out_TDATA   | out |   64|     axis     |  data_out_V_data_V |    pointer   |
|data_out_TREADY  |  in |    1|     axis     |  data_out_V_data_V |    pointer   |
|data_out_TVALID  | out |    1|     axis     |  data_out_V_keep_V |    pointer   |
|data_out_TKEEP   | out |    8|     axis     |  data_out_V_keep_V |    pointer   |
|data_out_TLAST   | out |    1|     axis     |  data_out_V_last_V |    pointer   |
+-----------------+-----+-----+--------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.67>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i8P.i1P(i8* %data_in_V_data_V, i1* %data_in_V_last_V, i32 1)" [src/axis_width_upsizer/axis_width_upsizer.cpp:41]   --->   Operation 4 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %._crit_edge222" [src/axis_width_upsizer/axis_width_upsizer.cpp:41]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call { i8, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P(i8* %data_in_V_data_V, i1* %data_in_V_last_V)" [src/axis_width_upsizer/axis_width_upsizer.cpp:43]   --->   Operation 6 'read' 'empty' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i8, i1 } %empty, 0" [src/axis_width_upsizer/axis_width_upsizer.cpp:43]   --->   Operation 7 'extractvalue' 'tmp_data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i8, i1 } %empty, 1" [src/axis_width_upsizer/axis_width_upsizer.cpp:43]   --->   Operation 8 'extractvalue' 'tmp_last_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%t_V = load i3* @counter_V, align 1" [src/axis_width_upsizer/axis_width_upsizer.cpp:45]   --->   Operation 9 'load' 't_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64* @send_word_data_V, align 8" [src/axis_width_upsizer/axis_width_upsizer.cpp:47]   --->   Operation 10 'load' 'p_Val2_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.87ns)   --->   "switch i3 %t_V, label %8 [
    i3 0, label %1
    i3 1, label %2
    i3 2, label %3
    i3 3, label %4
    i3 -4, label %5
    i3 -3, label %6
    i3 -2, label %7
  ]" [src/axis_width_upsizer/axis_width_upsizer.cpp:45]   --->   Operation 11 'switch' <Predicate = (tmp)> <Delay = 0.87>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_7 = call i64 @llvm.part.set.i64.i8(i64 %p_Val2_s, i8 %tmp_data_V, i32 48, i32 55)" [src/axis_width_upsizer/axis_width_upsizer.cpp:77]   --->   Operation 12 'partset' 'p_Result_7' <Predicate = (tmp & t_V == 6)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.21ns)   --->   "store i64 %p_Result_7, i64* @send_word_data_V, align 8" [src/axis_width_upsizer/axis_width_upsizer.cpp:77]   --->   Operation 13 'store' <Predicate = (tmp & t_V == 6)> <Delay = 1.21>
ST_1 : Operation 14 [1/1] (1.21ns)   --->   "br label %9" [src/axis_width_upsizer/axis_width_upsizer.cpp:80]   --->   Operation 14 'br' <Predicate = (tmp & t_V == 6)> <Delay = 1.21>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_6 = call i64 @llvm.part.set.i64.i8(i64 %p_Val2_s, i8 %tmp_data_V, i32 40, i32 47)" [src/axis_width_upsizer/axis_width_upsizer.cpp:72]   --->   Operation 15 'partset' 'p_Result_6' <Predicate = (tmp & t_V == 5)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.21ns)   --->   "store i64 %p_Result_6, i64* @send_word_data_V, align 8" [src/axis_width_upsizer/axis_width_upsizer.cpp:72]   --->   Operation 16 'store' <Predicate = (tmp & t_V == 5)> <Delay = 1.21>
ST_1 : Operation 17 [1/1] (1.21ns)   --->   "br label %9" [src/axis_width_upsizer/axis_width_upsizer.cpp:75]   --->   Operation 17 'br' <Predicate = (tmp & t_V == 5)> <Delay = 1.21>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_5 = call i64 @llvm.part.set.i64.i8(i64 %p_Val2_s, i8 %tmp_data_V, i32 32, i32 39)" [src/axis_width_upsizer/axis_width_upsizer.cpp:67]   --->   Operation 18 'partset' 'p_Result_5' <Predicate = (tmp & t_V == 4)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.21ns)   --->   "store i64 %p_Result_5, i64* @send_word_data_V, align 8" [src/axis_width_upsizer/axis_width_upsizer.cpp:67]   --->   Operation 19 'store' <Predicate = (tmp & t_V == 4)> <Delay = 1.21>
ST_1 : Operation 20 [1/1] (1.21ns)   --->   "br label %9" [src/axis_width_upsizer/axis_width_upsizer.cpp:70]   --->   Operation 20 'br' <Predicate = (tmp & t_V == 4)> <Delay = 1.21>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_4 = call i64 @llvm.part.set.i64.i8(i64 %p_Val2_s, i8 %tmp_data_V, i32 24, i32 31)" [src/axis_width_upsizer/axis_width_upsizer.cpp:62]   --->   Operation 21 'partset' 'p_Result_4' <Predicate = (tmp & t_V == 3)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.21ns)   --->   "store i64 %p_Result_4, i64* @send_word_data_V, align 8" [src/axis_width_upsizer/axis_width_upsizer.cpp:62]   --->   Operation 22 'store' <Predicate = (tmp & t_V == 3)> <Delay = 1.21>
ST_1 : Operation 23 [1/1] (1.21ns)   --->   "br label %9" [src/axis_width_upsizer/axis_width_upsizer.cpp:65]   --->   Operation 23 'br' <Predicate = (tmp & t_V == 3)> <Delay = 1.21>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_3 = call i64 @llvm.part.set.i64.i8(i64 %p_Val2_s, i8 %tmp_data_V, i32 16, i32 23)" [src/axis_width_upsizer/axis_width_upsizer.cpp:57]   --->   Operation 24 'partset' 'p_Result_3' <Predicate = (tmp & t_V == 2)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.21ns)   --->   "store i64 %p_Result_3, i64* @send_word_data_V, align 8" [src/axis_width_upsizer/axis_width_upsizer.cpp:57]   --->   Operation 25 'store' <Predicate = (tmp & t_V == 2)> <Delay = 1.21>
ST_1 : Operation 26 [1/1] (1.21ns)   --->   "br label %9" [src/axis_width_upsizer/axis_width_upsizer.cpp:60]   --->   Operation 26 'br' <Predicate = (tmp & t_V == 2)> <Delay = 1.21>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_2 = call i64 @llvm.part.set.i64.i8(i64 %p_Val2_s, i8 %tmp_data_V, i32 8, i32 15)" [src/axis_width_upsizer/axis_width_upsizer.cpp:52]   --->   Operation 27 'partset' 'p_Result_2' <Predicate = (tmp & t_V == 1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.21ns)   --->   "store i64 %p_Result_2, i64* @send_word_data_V, align 8" [src/axis_width_upsizer/axis_width_upsizer.cpp:52]   --->   Operation 28 'store' <Predicate = (tmp & t_V == 1)> <Delay = 1.21>
ST_1 : Operation 29 [1/1] (1.21ns)   --->   "br label %9" [src/axis_width_upsizer/axis_width_upsizer.cpp:55]   --->   Operation 29 'br' <Predicate = (tmp & t_V == 1)> <Delay = 1.21>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @llvm.part.set.i64.i8(i64 %p_Val2_s, i8 %tmp_data_V, i32 0, i32 7)" [src/axis_width_upsizer/axis_width_upsizer.cpp:47]   --->   Operation 30 'partset' 'p_Result_1' <Predicate = (tmp & t_V == 0)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.21ns)   --->   "store i64 %p_Result_1, i64* @send_word_data_V, align 8" [src/axis_width_upsizer/axis_width_upsizer.cpp:47]   --->   Operation 31 'store' <Predicate = (tmp & t_V == 0)> <Delay = 1.21>
ST_1 : Operation 32 [1/1] (1.21ns)   --->   "br label %9" [src/axis_width_upsizer/axis_width_upsizer.cpp:50]   --->   Operation 32 'br' <Predicate = (tmp & t_V == 0)> <Delay = 1.21>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @llvm.part.set.i64.i8(i64 %p_Val2_s, i8 %tmp_data_V, i32 56, i32 63)" [src/axis_width_upsizer/axis_width_upsizer.cpp:82]   --->   Operation 33 'partset' 'p_Result_s' <Predicate = (tmp & t_V == 7)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.21ns)   --->   "store i64 %p_Result_s, i64* @send_word_data_V, align 8" [src/axis_width_upsizer/axis_width_upsizer.cpp:82]   --->   Operation 34 'store' <Predicate = (tmp & t_V == 7)> <Delay = 1.21>
ST_1 : Operation 35 [1/1] (1.21ns)   --->   "br label %9" [src/axis_width_upsizer/axis_width_upsizer.cpp:85]   --->   Operation 35 'br' <Predicate = (tmp & t_V == 7)> <Delay = 1.21>
ST_1 : Operation 36 [1/1] (0.72ns)   --->   "%tmp_5 = icmp eq i3 %t_V, -1" [src/axis_width_upsizer/axis_width_upsizer.cpp:88]   --->   Operation 36 'icmp' 'tmp_5' <Predicate = (tmp)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.33ns)   --->   "%or_cond = or i1 %tmp_last_V, %tmp_5" [src/axis_width_upsizer/axis_width_upsizer.cpp:88]   --->   Operation 37 'or' 'or_cond' <Predicate = (tmp)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %._crit_edge223, label %10" [src/axis_width_upsizer/axis_width_upsizer.cpp:88]   --->   Operation 38 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.83ns)   --->   "%tmp_7 = add i3 %t_V, 1" [src/axis_width_upsizer/axis_width_upsizer.cpp:95]   --->   Operation 39 'add' 'tmp_7' <Predicate = (tmp & !or_cond)> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.83ns)   --->   "store i3 %tmp_7, i3* @counter_V, align 1" [src/axis_width_upsizer/axis_width_upsizer.cpp:95]   --->   Operation 40 'store' <Predicate = (tmp & !or_cond)> <Delay = 0.83>
ST_1 : Operation 41 [1/1] (0.83ns)   --->   "store i3 0, i3* @counter_V, align 1" [src/axis_width_upsizer/axis_width_upsizer.cpp:89]   --->   Operation 41 'store' <Predicate = (tmp & or_cond)> <Delay = 0.83>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_keep_V = phi i8 [ -1, %8 ], [ 127, %7 ], [ 63, %6 ], [ 31, %5 ], [ 15, %4 ], [ 7, %3 ], [ 3, %2 ], [ 1, %1 ]"   --->   Operation 42 'phi' 'tmp_keep_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = phi i64 [ %p_Result_s, %8 ], [ %p_Result_7, %7 ], [ %p_Result_6, %6 ], [ %p_Result_5, %5 ], [ %p_Result_4, %4 ], [ %p_Result_3, %3 ], [ %p_Result_2, %2 ], [ %p_Result_1, %1 ]"   --->   Operation 43 'phi' 'tmp_data_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %data_out_V_data_V, i1* %data_out_V_last_V, i8* %data_out_V_keep_V, i64 %tmp_data_V_1, i1 %tmp_last_V, i8 %tmp_keep_V)" [src/axis_width_upsizer/axis_width_upsizer.cpp:92]   --->   Operation 44 'write' <Predicate = (tmp & or_cond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %data_in_V_data_V), !map !67"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_in_V_last_V), !map !71"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %data_out_V_data_V), !map !75"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out_V_last_V), !map !79"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %data_out_V_keep_V), !map !83"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @axis_width_upsizer_s) nounwind"   --->   Operation 50 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/axis_width_upsizer/axis_width_upsizer.cpp:30]   --->   Operation 51 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/axis_width_upsizer/axis_width_upsizer.cpp:31]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_in_V_data_V, i1* %data_in_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/axis_width_upsizer/axis_width_upsizer.cpp:33]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %data_out_V_data_V, i1* %data_out_V_last_V, i8* %data_out_V_keep_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/axis_width_upsizer/axis_width_upsizer.cpp:34]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 55 'br' <Predicate = (tmp & !or_cond)> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %data_out_V_data_V, i1* %data_out_V_last_V, i8* %data_out_V_keep_V, i64 %tmp_data_V_1, i1 %tmp_last_V, i8 %tmp_keep_V)" [src/axis_width_upsizer/axis_width_upsizer.cpp:92]   --->   Operation 56 'write' <Predicate = (tmp & or_cond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %11" [src/axis_width_upsizer/axis_width_upsizer.cpp:93]   --->   Operation 57 'br' <Predicate = (tmp & or_cond)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %._crit_edge222" [src/axis_width_upsizer/axis_width_upsizer.cpp:97]   --->   Operation 58 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [src/axis_width_upsizer/axis_width_upsizer.cpp:98]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ counter_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ send_word_data_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp          (nbreadreq    ) [ 0111]
StgValue_5   (br           ) [ 0000]
empty        (read         ) [ 0000]
tmp_data_V   (extractvalue ) [ 0000]
tmp_last_V   (extractvalue ) [ 0111]
t_V          (load         ) [ 0100]
p_Val2_s     (load         ) [ 0000]
StgValue_11  (switch       ) [ 0000]
p_Result_7   (partset      ) [ 0110]
StgValue_13  (store        ) [ 0000]
StgValue_14  (br           ) [ 0110]
p_Result_6   (partset      ) [ 0110]
StgValue_16  (store        ) [ 0000]
StgValue_17  (br           ) [ 0110]
p_Result_5   (partset      ) [ 0110]
StgValue_19  (store        ) [ 0000]
StgValue_20  (br           ) [ 0110]
p_Result_4   (partset      ) [ 0110]
StgValue_22  (store        ) [ 0000]
StgValue_23  (br           ) [ 0110]
p_Result_3   (partset      ) [ 0110]
StgValue_25  (store        ) [ 0000]
StgValue_26  (br           ) [ 0110]
p_Result_2   (partset      ) [ 0110]
StgValue_28  (store        ) [ 0000]
StgValue_29  (br           ) [ 0110]
p_Result_1   (partset      ) [ 0110]
StgValue_31  (store        ) [ 0000]
StgValue_32  (br           ) [ 0110]
p_Result_s   (partset      ) [ 0110]
StgValue_34  (store        ) [ 0000]
StgValue_35  (br           ) [ 0110]
tmp_5        (icmp         ) [ 0000]
or_cond      (or           ) [ 0111]
StgValue_38  (br           ) [ 0000]
tmp_7        (add          ) [ 0000]
StgValue_40  (store        ) [ 0000]
StgValue_41  (store        ) [ 0000]
tmp_keep_V   (phi          ) [ 0111]
tmp_data_V_1 (phi          ) [ 0111]
StgValue_45  (specbitsmap  ) [ 0000]
StgValue_46  (specbitsmap  ) [ 0000]
StgValue_47  (specbitsmap  ) [ 0000]
StgValue_48  (specbitsmap  ) [ 0000]
StgValue_49  (specbitsmap  ) [ 0000]
StgValue_50  (spectopmodule) [ 0000]
StgValue_51  (specpipeline ) [ 0000]
StgValue_52  (specinterface) [ 0000]
StgValue_53  (specinterface) [ 0000]
StgValue_54  (specinterface) [ 0000]
StgValue_55  (br           ) [ 0000]
StgValue_56  (write        ) [ 0000]
StgValue_57  (br           ) [ 0000]
StgValue_58  (br           ) [ 0000]
StgValue_59  (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_out_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="counter_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="send_word_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_word_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i1P.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_width_upsizer_s"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_nbreadreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="0" index="3" bw="1" slack="0"/>
<pin id="113" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="empty_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="0" index="3" bw="8" slack="0"/>
<pin id="131" dir="0" index="4" bw="64" slack="0"/>
<pin id="132" dir="0" index="5" bw="1" slack="1"/>
<pin id="133" dir="0" index="6" bw="8" slack="0"/>
<pin id="134" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_44/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="tmp_keep_V_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="1"/>
<pin id="141" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_keep_V_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="8" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="4" bw="7" slack="1"/>
<pin id="157" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="6" bw="6" slack="1"/>
<pin id="159" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="8" bw="5" slack="1"/>
<pin id="161" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="10" bw="4" slack="1"/>
<pin id="163" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="12" bw="3" slack="1"/>
<pin id="165" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="14" bw="1" slack="1"/>
<pin id="167" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="16" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="tmp_data_V_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="1"/>
<pin id="181" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_data_V_1_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="64" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="4" bw="64" slack="1"/>
<pin id="189" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="64" slack="1"/>
<pin id="191" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="8" bw="64" slack="1"/>
<pin id="193" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="10" bw="64" slack="1"/>
<pin id="195" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="12" bw="64" slack="1"/>
<pin id="197" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="14" bw="64" slack="1"/>
<pin id="199" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="16" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_1/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_data_V_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_last_V_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="0"/>
<pin id="209" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="t_V_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_Val2_s_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_Result_7_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="64" slack="0"/>
<pin id="222" dir="0" index="2" bw="8" slack="0"/>
<pin id="223" dir="0" index="3" bw="7" slack="0"/>
<pin id="224" dir="0" index="4" bw="7" slack="0"/>
<pin id="225" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="StgValue_13_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_13/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_Result_6_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="0" index="2" bw="8" slack="0"/>
<pin id="241" dir="0" index="3" bw="7" slack="0"/>
<pin id="242" dir="0" index="4" bw="7" slack="0"/>
<pin id="243" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="StgValue_16_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_Result_5_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="0" index="3" bw="7" slack="0"/>
<pin id="260" dir="0" index="4" bw="7" slack="0"/>
<pin id="261" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="StgValue_19_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_19/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_Result_4_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="0" index="2" bw="8" slack="0"/>
<pin id="277" dir="0" index="3" bw="6" slack="0"/>
<pin id="278" dir="0" index="4" bw="6" slack="0"/>
<pin id="279" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="StgValue_22_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_22/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_Result_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="0" index="2" bw="8" slack="0"/>
<pin id="295" dir="0" index="3" bw="6" slack="0"/>
<pin id="296" dir="0" index="4" bw="6" slack="0"/>
<pin id="297" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="StgValue_25_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="0" index="1" bw="64" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_25/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_Result_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="0" index="1" bw="64" slack="0"/>
<pin id="312" dir="0" index="2" bw="8" slack="0"/>
<pin id="313" dir="0" index="3" bw="5" slack="0"/>
<pin id="314" dir="0" index="4" bw="5" slack="0"/>
<pin id="315" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="StgValue_28_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="0" index="1" bw="64" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_Result_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="0" index="2" bw="8" slack="0"/>
<pin id="331" dir="0" index="3" bw="1" slack="0"/>
<pin id="332" dir="0" index="4" bw="4" slack="0"/>
<pin id="333" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="StgValue_31_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_Result_s_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="0" index="1" bw="64" slack="0"/>
<pin id="348" dir="0" index="2" bw="8" slack="0"/>
<pin id="349" dir="0" index="3" bw="7" slack="0"/>
<pin id="350" dir="0" index="4" bw="7" slack="0"/>
<pin id="351" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="StgValue_34_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_5_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="0"/>
<pin id="365" dir="0" index="1" bw="3" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="or_cond_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_7_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="StgValue_40_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="0" index="1" bw="3" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="StgValue_41_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="3" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_41/1 "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_last_V_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="405" class="1005" name="p_Result_7_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="1"/>
<pin id="407" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="410" class="1005" name="p_Result_6_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="1"/>
<pin id="412" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="415" class="1005" name="p_Result_5_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="1"/>
<pin id="417" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="420" class="1005" name="p_Result_4_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="1"/>
<pin id="422" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="425" class="1005" name="p_Result_3_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="1"/>
<pin id="427" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="430" class="1005" name="p_Result_2_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="1"/>
<pin id="432" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="435" class="1005" name="p_Result_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="440" class="1005" name="p_Result_s_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="1"/>
<pin id="442" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="445" class="1005" name="or_cond_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="135"><net_src comp="86" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="142"><net_src comp="70" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="72" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="74" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="76" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="78" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="80" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="82" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="84" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="139" pin="1"/><net_sink comp="126" pin=6"/></net>

<net id="169"><net_src comp="139" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="170"><net_src comp="139" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="171"><net_src comp="139" pin="1"/><net_sink comp="151" pin=4"/></net>

<net id="172"><net_src comp="139" pin="1"/><net_sink comp="151" pin=6"/></net>

<net id="173"><net_src comp="139" pin="1"/><net_sink comp="151" pin=8"/></net>

<net id="174"><net_src comp="139" pin="1"/><net_sink comp="151" pin=10"/></net>

<net id="175"><net_src comp="139" pin="1"/><net_sink comp="151" pin=12"/></net>

<net id="176"><net_src comp="139" pin="1"/><net_sink comp="151" pin=14"/></net>

<net id="177"><net_src comp="151" pin="16"/><net_sink comp="126" pin=6"/></net>

<net id="178"><net_src comp="151" pin="16"/><net_sink comp="139" pin=0"/></net>

<net id="182"><net_src comp="179" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="201"><net_src comp="183" pin="16"/><net_sink comp="126" pin=4"/></net>

<net id="202"><net_src comp="183" pin="16"/><net_sink comp="179" pin=0"/></net>

<net id="206"><net_src comp="118" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="118" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="203" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="219" pin=4"/></net>

<net id="235"><net_src comp="219" pin="5"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="215" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="203" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="237" pin=4"/></net>

<net id="253"><net_src comp="237" pin="5"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="12" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="215" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="203" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="265"><net_src comp="44" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="255" pin=4"/></net>

<net id="271"><net_src comp="255" pin="5"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="280"><net_src comp="34" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="215" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="203" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="284"><net_src comp="50" pin="0"/><net_sink comp="273" pin=4"/></net>

<net id="289"><net_src comp="273" pin="5"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="215" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="203" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="301"><net_src comp="52" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="302"><net_src comp="54" pin="0"/><net_sink comp="291" pin=4"/></net>

<net id="307"><net_src comp="291" pin="5"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="12" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="316"><net_src comp="34" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="215" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="203" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="56" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="320"><net_src comp="58" pin="0"/><net_sink comp="309" pin=4"/></net>

<net id="325"><net_src comp="309" pin="5"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="12" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="334"><net_src comp="34" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="215" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="203" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="337"><net_src comp="60" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="338"><net_src comp="62" pin="0"/><net_sink comp="327" pin=4"/></net>

<net id="343"><net_src comp="327" pin="5"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="12" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="215" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="203" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="355"><net_src comp="64" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="356"><net_src comp="66" pin="0"/><net_sink comp="345" pin=4"/></net>

<net id="361"><net_src comp="345" pin="5"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="12" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="211" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="68" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="207" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="363" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="211" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="22" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="10" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="20" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="10" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="108" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="207" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="126" pin=5"/></net>

<net id="408"><net_src comp="219" pin="5"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="413"><net_src comp="237" pin="5"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="418"><net_src comp="255" pin="5"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="183" pin=6"/></net>

<net id="423"><net_src comp="273" pin="5"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="183" pin=8"/></net>

<net id="428"><net_src comp="291" pin="5"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="183" pin=10"/></net>

<net id="433"><net_src comp="309" pin="5"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="183" pin=12"/></net>

<net id="438"><net_src comp="327" pin="5"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="183" pin=14"/></net>

<net id="443"><net_src comp="345" pin="5"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="448"><net_src comp="369" pin="2"/><net_sink comp="445" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V_data_V | {3 }
	Port: data_out_V_last_V | {3 }
	Port: data_out_V_keep_V | {3 }
	Port: counter_V | {1 }
	Port: send_word_data_V | {1 }
 - Input state : 
	Port: axis_width_upsizer : data_in_V_data_V | {1 }
	Port: axis_width_upsizer : data_in_V_last_V | {1 }
	Port: axis_width_upsizer : counter_V | {1 }
	Port: axis_width_upsizer : send_word_data_V | {1 }
  - Chain level:
	State 1
		StgValue_11 : 1
		p_Result_7 : 1
		StgValue_13 : 2
		p_Result_6 : 1
		StgValue_16 : 2
		p_Result_5 : 1
		StgValue_19 : 2
		p_Result_4 : 1
		StgValue_22 : 2
		p_Result_3 : 1
		StgValue_25 : 2
		p_Result_2 : 1
		StgValue_28 : 2
		p_Result_1 : 1
		StgValue_31 : 2
		p_Result_s : 1
		StgValue_34 : 2
		tmp_5 : 1
		or_cond : 2
		StgValue_38 : 2
		tmp_7 : 1
		StgValue_40 : 2
	State 2
		StgValue_44 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |     tmp_7_fu_375     |    0    |    11   |
|----------|----------------------|---------|---------|
|   icmp   |     tmp_5_fu_363     |    0    |    9    |
|----------|----------------------|---------|---------|
|    or    |    or_cond_fu_369    |    0    |    2    |
|----------|----------------------|---------|---------|
| nbreadreq| tmp_nbreadreq_fu_108 |    0    |    0    |
|----------|----------------------|---------|---------|
|   read   |   empty_read_fu_118  |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  |   grp_write_fu_126   |    0    |    0    |
|----------|----------------------|---------|---------|
|extractvalue|   tmp_data_V_fu_203  |    0    |    0    |
|          |   tmp_last_V_fu_207  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   p_Result_7_fu_219  |    0    |    0    |
|          |   p_Result_6_fu_237  |    0    |    0    |
|          |   p_Result_5_fu_255  |    0    |    0    |
|  partset |   p_Result_4_fu_273  |    0    |    0    |
|          |   p_Result_3_fu_291  |    0    |    0    |
|          |   p_Result_2_fu_309  |    0    |    0    |
|          |   p_Result_1_fu_327  |    0    |    0    |
|          |   p_Result_s_fu_345  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    22   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   or_cond_reg_445  |    1   |
| p_Result_1_reg_435 |   64   |
| p_Result_2_reg_430 |   64   |
| p_Result_3_reg_425 |   64   |
| p_Result_4_reg_420 |   64   |
| p_Result_5_reg_415 |   64   |
| p_Result_6_reg_410 |   64   |
| p_Result_7_reg_405 |   64   |
| p_Result_s_reg_440 |   64   |
|tmp_data_V_1_reg_179|   64   |
| tmp_keep_V_reg_139 |    8   |
| tmp_last_V_reg_397 |    1   |
|     tmp_reg_393    |    1   |
+--------------------+--------+
|        Total       |   587  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_126  |  p4  |   2  |  64  |   128  ||    9    |
|  grp_write_fu_126  |  p6  |   2  |   8  |   16   ||    9    |
| tmp_keep_V_reg_139 |  p0  |   9  |   8  |   72   ||    21   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   216  ||  2.9077 ||    39   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   39   |
|  Register |    -   |   587  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   587  |   61   |
+-----------+--------+--------+--------+
