============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.13-s093_1
  Generated on:           Dec 11 2024  02:35:26 am
  Module:                 adc
  Operating conditions:   tt_1.8_25 (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (295 ps) Late External Delay Assertion at pin b[0]
          Group: clk
     Startpoint: (R) therm1/out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) b[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-      14                  
       Uncertainty:-      50                  
     Required Time:=     936                  
      Launch Clock:-       0                  
         Data Path:-     641                  
             Slack:=     295                  

Exceptions/Constraints:
  output_delay              14             ADC.sdc_line_37_16_1 

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  therm1/out_reg[0]/CK -       -     R     (arrival)      4     -    10     0       0    (-,-) 
  therm1/out_reg[0]/Q  -       CK->Q R     DFFRX1         1   5.6    60   269     269    (-,-) 
  therm1/g294/Y        -       A->Y  R     CLKBUFX8       1 500.0   421   372     641    (-,-) 
  b[0]                 <<<     -     R     (port)         -     -     -     0     641    (-,-) 
#----------------------------------------------------------------------------------------------

