{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619061851916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619061851924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 11:24:11 2021 " "Processing started: Thu Apr 22 11:24:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619061851924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1619061851924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Design_Of_Graduation -c Design_Of_Graduation " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Design_Of_Graduation -c Design_Of_Graduation" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1619061851924 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Design_Of_Graduation_8l_1000mv_85c_slow.vo D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim/ simulation " "Generated file Design_Of_Graduation_8l_1000mv_85c_slow.vo in folder \"D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619061854745 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Design_Of_Graduation_8l_1000mv_0c_slow.vo D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim/ simulation " "Generated file Design_Of_Graduation_8l_1000mv_0c_slow.vo in folder \"D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619061855076 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Design_Of_Graduation_min_1000mv_0c_fast.vo D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim/ simulation " "Generated file Design_Of_Graduation_min_1000mv_0c_fast.vo in folder \"D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619061855408 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Design_Of_Graduation.vo D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim/ simulation " "Generated file Design_Of_Graduation.vo in folder \"D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619061855738 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Design_Of_Graduation_8l_1000mv_85c_v_slow.sdo D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim/ simulation " "Generated file Design_Of_Graduation_8l_1000mv_85c_v_slow.sdo in folder \"D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619061855891 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Design_Of_Graduation_8l_1000mv_0c_v_slow.sdo D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim/ simulation " "Generated file Design_Of_Graduation_8l_1000mv_0c_v_slow.sdo in folder \"D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619061856045 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Design_Of_Graduation_min_1000mv_0c_v_fast.sdo D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim/ simulation " "Generated file Design_Of_Graduation_min_1000mv_0c_v_fast.sdo in folder \"D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619061856199 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Design_Of_Graduation_v.sdo D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim/ simulation " "Generated file Design_Of_Graduation_v.sdo in folder \"D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619061856356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619061858254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 22 11:24:18 2021 " "Processing ended: Thu Apr 22 11:24:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619061858254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619061858254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619061858254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1619061858254 ""}
