{:input (genetic.crossover/dumb-crossover 1749138219 (genetic.mutation/change-names-remove-clause 416303718 (genetic.mutation/change-constant-value 838568977 (genetic.representation/genetic-representation "examples/58451.D939260B.blif"))) (genetic.mutation/change-names-remove-clause 111509057 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_8_10, wire1_6_7, wire2_13, wire3_12, \\wire14_19_:missing_20 , \\wire15_:missing_20_22 );\n  wire \\:missing_edge ;\n  input wire0_8_10;\n  wire wire0_8_10;\n  input \\wire14_19_:missing_20 ;\n  wire \\wire14_19_:missing_20 ;\n  input \\wire15_:missing_20_22 ;\n  wire \\wire15_:missing_20_22 ;\n  wire wire16;\n  wire \\wire16_19_:missing_22 ;\n  wire wire16_21;\n  wire \\wire16_25_:missing_29 ;\n  wire \\wire16_26_:missing_30_31 ;\n  wire wire16_27;\n  wire wire16_28;\n  wire \\wire16_5_:missing ;\n  wire wire17_22;\n  wire \\wire17_:missing ;\n  wire wire18_32;\n  wire wire18_6_33;\n  wire \\wire19_:missing ;\n  input wire1_6_7;\n  wire wire1_6_7;\n  wire wire25;\n  output wire2_13;\n  wire wire2_13;\n  wire wire30;\n  wire wire31;\n  output wire3_12;\n  wire wire3_12;\n  wire \\wire4_:missing_8_21 ;\n  wire \\wire5_:missing ;\n  wire wire6_7_29;\n  wire wire7_12;\n  wire wire8_9;\n  wire wire9_13;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_23 ;\n  wire \\wire:missing_23_21 ;\n  wire \\wire:missing_27 ;\n  wire \\wire:missing_28 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_6 ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire4_:missing_8_21 ;\n  assign \\wire17_:missing  = 2'h1 >> wire17_22;\n  assign wire18_32 = 2'hx >> wire18_6_33;\n  assign \\wire19_:missing  = 4'h6 >> { \\wire16_19_:missing_22 , \\wire14_19_:missing_20  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire15_:missing_20_22 , \\wire14_19_:missing_20  };\n  assign \\wire4_:missing_8_21  = 4'h8 >> { wire16_21, wire16_21 };\n  assign wire17_22 = 4'h8 >> { \\wire15_:missing_20_22 , \\wire16_19_:missing_22  };\n  assign \\wire:missing_23  = 4'h8 >> { \\wire:missing_23_21 , \\wire:missing_23_21  };\n  assign \\wire5_:missing  = 4'h2 >> { \\wire:missing_edge , \\wire16_5_:missing  };\n  assign \\wire:missing_6  = 4'h6 >> { wire1_6_7, wire6_7_29 };\n  assign wire7_12 = 4'h8 >> { wire1_6_7, wire6_7_29 };\n  assign wire8_9 = 4'h8 >> { wire0_8_10, \\wire4_:missing_8_21  };\n  assign wire9_13 = 4'he >> { \\wire:missing_edge , wire8_9 };\n  assign wire16 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_33  = wire18_6_33;\n  assign \\wire:missing_edge  = wire18_32;\n  assign wire31 = \\wire16_26_:missing_30_31 ;\n  assign wire30 = \\wire16_26_:missing_30_31 ;\n  assign wire6_7_29 = \\wire16_25_:missing_29 ;\n  assign \\wire:missing_28  = wire16_28;\n  assign \\wire:missing_27  = wire16_27;\n  assign \\wire:missing_edge  = \\wire16_26_:missing_30_31 ;\n  assign wire25 = \\wire16_25_:missing_29 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire2_13 = wire9_13;\n  assign wire3_12 = wire7_12;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_10  = wire0_8_10;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:3.1-76.10\" *)\nmodule postsynth(wire0_8_10, wire1_6_7, wire2_13, wire3_12, \\wire14_19_:missing_20 , \\wire15_:missing_20_22 );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:5.9-5.19\" *)\n  input wire0_8_10;\n  wire wire0_8_10;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:7.9-7.31\" *)\n  input \\wire14_19_:missing_20 ;\n  wire \\wire14_19_:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:9.9-9.31\" *)\n  input \\wire15_:missing_20_22 ;\n  wire \\wire15_:missing_20_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:11.8-11.14\" *)\n  wire wire16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:13.8-13.17\" *)\n  wire wire16_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:14.8-14.30\" *)\n  wire \\wire16_25_:missing_29 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:15.8-15.33\" *)\n  wire \\wire16_26_:missing_30_31 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:21.8-21.17\" *)\n  wire wire18_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:22.8-22.19\" *)\n  wire wire18_6_33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:24.9-24.18\" *)\n  input wire1_6_7;\n  wire wire1_6_7;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:26.8-26.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:27.10-27.18\" *)\n  output wire2_13;\n  wire wire2_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:29.8-29.14\" *)\n  wire wire30;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:30.8-30.14\" *)\n  wire wire31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:31.10-31.18\" *)\n  output wire3_12;\n  wire wire3_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:33.8-33.28\" *)\n  wire \\wire4_:missing_8_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:35.8-35.18\" *)\n  wire wire6_7_29;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:36.8-36.16\" *)\n  wire wire7_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:37.8-37.15\" *)\n  wire wire8_9;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:38.8-38.16\" *)\n  wire wire9_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:39.8-39.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:44.8-44.24\" *)\n  wire \\wire:missing_33 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC9165EE.v:46.8-46.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire16 = 1'h0;\n  assign wire16_21 = 1'hx;\n  assign \\wire16_25_:missing_29  = 1'hx;\n  assign \\wire16_26_:missing_30_31  = 1'hx;\n  assign wire18_32 = 1'hx;\n  assign wire18_6_33 = 1'hx;\n  assign wire25 = 1'hx;\n  assign wire2_13 = 1'hx;\n  assign wire30 = 1'hx;\n  assign wire31 = 1'hx;\n  assign wire3_12 = 1'hx;\n  assign \\wire4_:missing_8_21  = 1'hx;\n  assign wire6_7_29 = 1'hx;\n  assign wire7_12 = 1'hx;\n  assign wire8_9 = 1'hx;\n  assign wire9_13 = 1'hx;\n  assign \\wire:missing_10  = wire0_8_10;\n  assign \\wire:missing_33  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  1:21:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys/src/top.v'.\nSBY  1:21:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] Copy '/tmp/fuzzmount2DDF5D8C/FC9165EE.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys/src/FC9165EE.v'.\nSBY  1:21:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] Copy '/tmp/fuzzmount2DDF5D8C/FC9165EE.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys/src/FC9165EE.post.v'.\nSBY  1:21:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] engine_0: abc pdr\nSBY  1:21:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:21:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] base: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  1:21:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/FC9165EE.v:47$16 ($shr)\nSBY  1:21:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/FC9165EE.v:49$18 ($shr)\nSBY  1:21:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/FC9165EE.v:51$20 ($shr)\nSBY  1:21:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] base: Warning: Wire presynth.\\wire6_7_29 is used but has no driver.\nSBY  1:21:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] base: Warning: Wire presynth.\\wire16_21 is used but has no driver.\nSBY  1:21:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] base: Warning: Wire presynth.\\wire18_6_33 is used but has no driver.\nSBY  1:21:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] base: finished (returncode=0)\nSBY  1:21:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:21:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] aig: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  1:21:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/FC9165EE.v:47$16 ($shr)\nSBY  1:21:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/FC9165EE.v:49$18 ($shr)\nSBY  1:21:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/FC9165EE.v:51$20 ($shr)\nSBY  1:21:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] aig: Warning: Wire presynth.\\wire6_7_29 is used but has no driver.\nSBY  1:21:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] aig: Warning: Wire presynth.\\wire16_21 is used but has no driver.\nSBY  1:21:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] aig: Warning: Wire presynth.\\wire18_6_33 is used but has no driver.\nSBY  1:21:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] aig: finished (returncode=0)\nSBY  1:21:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:21:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:21:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] engine_0: Warning: The network has no constraints.\nSBY  1:21:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  1:21:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] engine_0: finished (returncode=0)\nSBY  1:21:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] engine_0: Status returned by engine: FAIL\nSBY  1:21:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY  1:21:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:21:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:21:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys'.\nSBY  1:21:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_wt89oys] DONE (FAIL, rc=2)\n", :err ""}}}