Hardware Languages Lab assignments. Each project focuses on different aspects of Verilog language and hardware design.
