
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /mnt/applications/Xilinx/19.2/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/applications/Xilinx/19.2/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'pg519' on host 'ee-beholder1.ee.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.80.1.el7.x86_64) on Mon May 29 15:43:22 BST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/hls'
WARNING: [HLS 200-40] Environment variable 'C_INCLUDE_PATH' is set to /mnt/applications/libevent/2.0.21/include:/mnt/applications/hdf5/1.8.16/include:/mnt/applications/leveldb/1.9.0/include:/mnt/applications/protobuf/google/include:/mnt/applications/lmdb/include:/mnt/applications/gflags/include:/mnt/applications/glog-0.3.3/include:/mnt/applications/flex/2.5.39/include:/mnt/applications/nvidia/cuda-9.0/include:/mnt/applications/opencv/2.4.10/include:/mnt/applications/metis/5.1.0/include:mnt/applications/graphviz/2.38.0/include:/wxWidgets/2.8.12/include:/mnt/application/readline/6.3/include:/mnt/applications/mpfr/3.1.2/include:/mnt/applications/gmp/6.0.0/include:/mnt/applications/scip/3.1.1/include:/mnt/applications/boost/include:/mnt/applications/opencl/1.2/include:/mnt/applications/libevent/2.0.21/include:/mnt/applications/hdf5/1.8.16/include:/mnt/applications/leveldb/1.9.0/include:/mnt/applications/protobuf/google/include:/mnt/applications/lmdb/include:/mnt/applications/gflags/include:/mnt/applications/glog-0.3.3/include:/mnt/applications/flex/2.5.39/include:/mnt/applications/nvidia/cuda-9.0/include:/mnt/applications/opencv/2.4.10/include:/mnt/applications/metis/5.1.0/include:mnt/applications/graphviz/2.38.0/include:/wxWidgets/2.8.12/include:/mnt/application/readline/6.3/include:/mnt/applications/mpfr/3.1.2/include:/mnt/applications/gmp/6.0.0/include:/mnt/applications/scip/3.1.1/include:/mnt/applications/boost/include:/mnt/applications/opencl/1.2/include:::::::/::::::::::/::::.
Sourcing Tcl script './run_hls.tcl'
INFO: [HLS 200-10] Creating and opening project '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/hls/prj'.
INFO: [HLS 200-10] Creating and opening solution '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/hls/prj/sol'.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-10] Adding design file '../Vadd_A_B_cmodel.cpp' to the project
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -pipeline_loops=64
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -module_auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-483] The 'config_rtl -auto_prefix' command is deprecated and will be removed in a future release. Use 'config_rtl -module_auto_prefix' as its replacement.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../Vadd_A_B_cmodel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1059.492 ; gain = 528.973 ; free physical = 162207 ; free virtual = 185358
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1059.492 ; gain = 528.973 ; free physical = 162207 ; free virtual = 185358
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1059.492 ; gain = 528.973 ; free physical = 162207 ; free virtual = 185361
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1059.492 ; gain = 528.973 ; free physical = 162199 ; free virtual = 185353
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (../Vadd_A_B_cmodel.cpp:55) in function 'Vadd_A_B' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' (../Vadd_A_B_cmodel.cpp:76) in function 'Vadd_A_B' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1059.492 ; gain = 528.973 ; free physical = 162184 ; free virtual = 185338
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'm00_axi' (../Vadd_A_B_cmodel.cpp:52:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'm01_axi' (../Vadd_A_B_cmodel.cpp:73:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'm00_axi' (../Vadd_A_B_cmodel.cpp:60:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'm01_axi' (../Vadd_A_B_cmodel.cpp:81:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'm00_axi_input_buffer' (../Vadd_A_B_cmodel.cpp:52:5)
INFO: [HLS 200-472] Inferring partial write operation for 'm00_axi_output_buffer' (../Vadd_A_B_cmodel.cpp:56:7)
INFO: [HLS 200-472] Inferring partial write operation for 'm01_axi_input_buffer' (../Vadd_A_B_cmodel.cpp:73:5)
INFO: [HLS 200-472] Inferring partial write operation for 'm01_axi_output_buffer' (../Vadd_A_B_cmodel.cpp:77:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1059.492 ; gain = 528.973 ; free physical = 162059 ; free virtual = 185216
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Vadd_A_B' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Vadd_A_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.m00_axi_input_buffer.A'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.A.m00_axi_output_buffer.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.m01_axi_input_buffer.B'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.B.m01_axi_output_buffer.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.13 seconds; current allocated memory: 116.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 116.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Vadd_A_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Vadd_A_B/m00_axi' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Vadd_A_B/m01_axi' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Vadd_A_B/scalar00' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Vadd_A_B/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Vadd_A_B/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Vadd_A_B' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'scalar00', 'A' and 'B' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Vadd_A_B'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 118.431 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'Vadd_A_B_m00_axi_input_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.500 ; gain = 528.980 ; free physical = 162007 ; free virtual = 185168
INFO: [VHDL 208-304] Generating VHDL RTL for Vadd_A_B.
INFO: [VLOG 209-307] Generating Verilog RTL for Vadd_A_B.
INFO: [HLS 200-112] Total elapsed time: 33.4 seconds; peak allocated memory: 118.431 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon May 29 15:43:55 2023...
