	component pll_2 is
		port (
			altpll_0_locked_conduit_export : out std_logic;        -- export
			clk_clk                        : in  std_logic := 'X'; -- clk
			clk_200m_clk                   : out std_logic;        -- clk
			clk_50m_clk                    : out std_logic;        -- clk
			reset_reset_n                  : in  std_logic := 'X'  -- reset_n
		);
	end component pll_2;

