

================================================================
== Vitis HLS Report for 'write_result_Pipeline_mem_wr'
================================================================
* Date:           Mon Nov 25 16:13:56 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        vadd
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4099|     4099|  27.328 us|  27.328 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_wr  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      91|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      54|    -|
|Register         |        -|     -|      68|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      68|     145|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln89_fu_106_p2         |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n      |       and|   0|  0|   2|           1|           0|
    |ap_ext_blocking_n          |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n          |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n          |       and|   0|  0|   2|           2|           2|
    |icmp_ln89_fu_100_p2        |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  91|          72|          43|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |   9|          2|   31|         62|
    |gmem0_blk_n_W            |   9|          2|    1|          2|
    |i_fu_54                  |   9|          2|   31|         62|
    |outStream_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_54                           |  31|   0|   31|          0|
    |outStream_read_reg_139            |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  68|   0|   68|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  write_result_Pipeline_mem_wr|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  write_result_Pipeline_mem_wr|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  write_result_Pipeline_mem_wr|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  write_result_Pipeline_mem_wr|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  write_result_Pipeline_mem_wr|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  write_result_Pipeline_mem_wr|  return value|
|ap_ext_blocking_n         |  out|    1|  ap_ctrl_hs|  write_result_Pipeline_mem_wr|  return value|
|ap_str_blocking_n         |  out|    1|  ap_ctrl_hs|  write_result_Pipeline_mem_wr|  return value|
|ap_int_blocking_n         |  out|    1|  ap_ctrl_hs|  write_result_Pipeline_mem_wr|  return value|
|outStream_dout            |   in|   32|     ap_fifo|                     outStream|       pointer|
|outStream_num_data_valid  |   in|    3|     ap_fifo|                     outStream|       pointer|
|outStream_fifo_cap        |   in|    3|     ap_fifo|                     outStream|       pointer|
|outStream_empty_n         |   in|    1|     ap_fifo|                     outStream|       pointer|
|outStream_read            |  out|    1|     ap_fifo|                     outStream|       pointer|
|m_axi_gmem0_AWVALID       |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWREADY       |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWADDR        |  out|   64|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWID          |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWLEN         |  out|   32|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWSIZE        |  out|    3|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWBURST       |  out|    2|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWLOCK        |  out|    2|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWCACHE       |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWPROT        |  out|    3|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWQOS         |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWREGION      |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWUSER        |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WVALID        |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WREADY        |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WDATA         |  out|   32|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WSTRB         |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WLAST         |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WID           |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WUSER         |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARVALID       |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARREADY       |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARADDR        |  out|   64|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARID          |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARLEN         |  out|   32|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARSIZE        |  out|    3|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARBURST       |  out|    2|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARLOCK        |  out|    2|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARCACHE       |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARPROT        |  out|    3|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARQOS         |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARREGION      |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARUSER        |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RVALID        |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RREADY        |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RDATA         |   in|   32|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RLAST         |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RID           |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RFIFONUM      |   in|    9|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RUSER         |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RRESP         |   in|    2|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_BVALID        |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_BREADY        |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_BRESP         |   in|    2|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_BID           |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_BUSER         |   in|    1|       m_axi|                         gmem0|       pointer|
|size_load                 |   in|   32|     ap_none|                     size_load|        scalar|
|sext_ln89                 |   in|   62|     ap_none|                     sext_ln89|        scalar|
+--------------------------+-----+-----+------------+------------------------------+--------------+

